TimeQuest Timing Analyzer report for AD9764_Code
Sat Jul 15 11:07:25 2023
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'clk_ext'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Hold: 'clk_ext'
 20. Slow 1200mV 85C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'clk_ext'
 22. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Removal: 'clk_ext'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_ext'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Propagation Delay
 34. Minimum Propagation Delay
 35. Slow 1200mV 85C Model Metastability Report
 36. Slow 1200mV 0C Model Fmax Summary
 37. Slow 1200mV 0C Model Setup Summary
 38. Slow 1200mV 0C Model Hold Summary
 39. Slow 1200mV 0C Model Recovery Summary
 40. Slow 1200mV 0C Model Removal Summary
 41. Slow 1200mV 0C Model Minimum Pulse Width Summary
 42. Slow 1200mV 0C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[1]'
 44. Slow 1200mV 0C Model Setup: 'clk_ext'
 45. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 46. Slow 1200mV 0C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[1]'
 48. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 49. Slow 1200mV 0C Model Hold: 'clk_ext'
 50. Slow 1200mV 0C Model Recovery: 'clk_ext'
 51. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 52. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 53. Slow 1200mV 0C Model Removal: 'clk_ext'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'
 55. Slow 1200mV 0C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[1]'
 56. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_ext'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Propagation Delay
 63. Minimum Propagation Delay
 64. Slow 1200mV 0C Model Metastability Report
 65. Fast 1200mV 0C Model Setup Summary
 66. Fast 1200mV 0C Model Hold Summary
 67. Fast 1200mV 0C Model Recovery Summary
 68. Fast 1200mV 0C Model Removal Summary
 69. Fast 1200mV 0C Model Minimum Pulse Width Summary
 70. Fast 1200mV 0C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'
 71. Fast 1200mV 0C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[1]'
 72. Fast 1200mV 0C Model Setup: 'clk_ext'
 73. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 74. Fast 1200mV 0C Model Hold: 'clk_ext'
 75. Fast 1200mV 0C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[1]'
 76. Fast 1200mV 0C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'
 77. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 78. Fast 1200mV 0C Model Recovery: 'clk_ext'
 79. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 80. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 81. Fast 1200mV 0C Model Removal: 'clk_ext'
 82. Fast 1200mV 0C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'
 83. Fast 1200mV 0C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[1]'
 84. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_ext'
 85. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 86. Setup Times
 87. Hold Times
 88. Clock to Output Times
 89. Minimum Clock to Output Times
 90. Propagation Delay
 91. Minimum Propagation Delay
 92. Fast 1200mV 0C Model Metastability Report
 93. Multicorner Timing Analysis Summary
 94. Setup Times
 95. Hold Times
 96. Clock to Output Times
 97. Minimum Clock to Output Times
 98. Progagation Delay
 99. Minimum Progagation Delay
100. Board Trace Model Assignments
101. Input Transition Times
102. Signal Integrity Metrics (Slow 1200mv 0c Model)
103. Signal Integrity Metrics (Slow 1200mv 85c Model)
104. Signal Integrity Metrics (Fast 1200mv 0c Model)
105. Setup Transfers
106. Hold Transfers
107. Recovery Transfers
108. Removal Transfers
109. Report TCCS
110. Report RSKM
111. Unconstrained Paths
112. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; AD9764_Code                                         ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10E22C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; AD9764_Code.sdc ; OK     ; Sat Jul 15 11:07:24 2023 ;
+-----------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; altera_reserved_tck                               ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { altera_reserved_tck }                               ;
; clk_ext                                           ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { clk }                                               ;
; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 8.000   ; 125.0 MHz ; 0.000  ; 4.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; clk_ext ; U_PLL|altpll_component|auto_generated|pll1|inclk[0] ; { U_PLL|altpll_component|auto_generated|pll1|clk[0] } ;
; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 8.000   ; 125.0 MHz ; -2.000 ; 2.000  ; 50.00      ; 2         ; 5           ; -90.0 ;        ;           ;            ; false    ; clk_ext ; U_PLL|altpll_component|auto_generated|pll1|inclk[0] ; { U_PLL|altpll_component|auto_generated|pll1|clk[1] } ;
; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 8.000   ; 125.0 MHz ; -2.000 ; 2.000  ; 50.00      ; 2         ; 5           ; -90.0 ;        ;           ;            ; false    ; clk_ext ; U_PLL|altpll_component|auto_generated|pll1|inclk[0] ; { U_PLL|altpll_component|auto_generated|pll1|clk[2] } ;
+---------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 53.24 MHz  ; 53.24 MHz       ; altera_reserved_tck                               ;      ;
; 73.37 MHz  ; 73.37 MHz       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 142.57 MHz ; 142.57 MHz      ; clk_ext                                           ;      ;
; 165.89 MHz ; 165.89 MHz      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; -2.815 ; -88.552       ;
; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 1.972  ; 0.000         ;
; clk_ext                                           ; 12.986 ; 0.000         ;
; altera_reserved_tck                               ; 40.608 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.452 ; 0.000         ;
; altera_reserved_tck                               ; 0.452 ; 0.000         ;
; clk_ext                                           ; 0.452 ; 0.000         ;
; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk_ext             ; 16.874 ; 0.000         ;
; altera_reserved_tck ; 47.609 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.651 ; 0.000         ;
; clk_ext             ; 2.063 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 3.702  ; 0.000         ;
; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 3.715  ; 0.000         ;
; clk_ext                                           ; 9.763  ; 0.000         ;
; altera_reserved_tck                               ; 49.451 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                        ;
+--------+-----------------------------------+---------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+---------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.815 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 6.739      ;
; -2.815 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 6.739      ;
; -2.815 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 6.739      ;
; -2.815 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 6.739      ;
; -2.815 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 6.739      ;
; -2.765 ; key_con:u_key_con|fre_end[0]      ; key_con:u_key_con|fre[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.087     ; 6.699      ;
; -2.765 ; key_con:u_key_con|fre_end[0]      ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.087     ; 6.699      ;
; -2.765 ; key_con:u_key_con|fre_end[0]      ; key_con:u_key_con|fre[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.087     ; 6.699      ;
; -2.760 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.109     ; 6.672      ;
; -2.760 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.109     ; 6.672      ;
; -2.760 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.109     ; 6.672      ;
; -2.760 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.109     ; 6.672      ;
; -2.760 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.109     ; 6.672      ;
; -2.751 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.100     ; 6.672      ;
; -2.751 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.100     ; 6.672      ;
; -2.751 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.100     ; 6.672      ;
; -2.751 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.100     ; 6.672      ;
; -2.751 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.100     ; 6.672      ;
; -2.736 ; key_con:u_key_con|cnt_1[5]        ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 6.660      ;
; -2.736 ; key_con:u_key_con|cnt_1[5]        ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 6.660      ;
; -2.736 ; key_con:u_key_con|cnt_1[5]        ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 6.660      ;
; -2.736 ; key_con:u_key_con|cnt_1[5]        ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 6.660      ;
; -2.736 ; key_con:u_key_con|cnt_1[5]        ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 6.660      ;
; -2.729 ; key_con:u_key_con|cnt_1[8]        ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 6.653      ;
; -2.729 ; key_con:u_key_con|cnt_1[8]        ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 6.653      ;
; -2.729 ; key_con:u_key_con|cnt_1[8]        ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 6.653      ;
; -2.729 ; key_con:u_key_con|cnt_1[8]        ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 6.653      ;
; -2.729 ; key_con:u_key_con|cnt_1[8]        ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 6.653      ;
; -2.719 ; key_con:u_key_con|fre_end[1]      ; key_con:u_key_con|fre[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 6.643      ;
; -2.719 ; key_con:u_key_con|fre_end[1]      ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 6.643      ;
; -2.719 ; key_con:u_key_con|fre_end[1]      ; key_con:u_key_con|fre[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 6.643      ;
; -2.690 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 6.615      ;
; -2.690 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 6.615      ;
; -2.690 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 6.615      ;
; -2.690 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[16] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 6.615      ;
; -2.690 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[19] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 6.615      ;
; -2.690 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[20] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 6.615      ;
; -2.690 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[29] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 6.615      ;
; -2.661 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.095     ; 6.587      ;
; -2.657 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.108     ; 6.570      ;
; -2.657 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.108     ; 6.570      ;
; -2.657 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.108     ; 6.570      ;
; -2.657 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[16] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.108     ; 6.570      ;
; -2.657 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[19] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.108     ; 6.570      ;
; -2.657 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[20] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.108     ; 6.570      ;
; -2.657 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[29] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.108     ; 6.570      ;
; -2.648 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.099     ; 6.570      ;
; -2.648 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.099     ; 6.570      ;
; -2.648 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.099     ; 6.570      ;
; -2.648 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[16] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.099     ; 6.570      ;
; -2.648 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[19] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.099     ; 6.570      ;
; -2.648 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[20] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.099     ; 6.570      ;
; -2.648 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[29] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.099     ; 6.570      ;
; -2.632 ; key_con:u_key_con|fre_end[0]      ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.086     ; 6.567      ;
; -2.632 ; key_con:u_key_con|fre_end[0]      ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.086     ; 6.567      ;
; -2.632 ; key_con:u_key_con|fre_end[0]      ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.086     ; 6.567      ;
; -2.632 ; key_con:u_key_con|fre_end[0]      ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.086     ; 6.567      ;
; -2.632 ; key_con:u_key_con|fre_end[0]      ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.086     ; 6.567      ;
; -2.628 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.107     ; 6.542      ;
; -2.619 ; key_con:u_key_con|cycle_count[15] ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.088     ; 6.552      ;
; -2.619 ; key_con:u_key_con|cycle_count[15] ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.088     ; 6.552      ;
; -2.619 ; key_con:u_key_con|cycle_count[15] ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.088     ; 6.552      ;
; -2.619 ; key_con:u_key_con|cycle_count[15] ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.088     ; 6.552      ;
; -2.619 ; key_con:u_key_con|cycle_count[15] ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.088     ; 6.552      ;
; -2.619 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.098     ; 6.542      ;
; -2.615 ; key_con:u_key_con|cnt_1[9]        ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 6.539      ;
; -2.615 ; key_con:u_key_con|cnt_1[9]        ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 6.539      ;
; -2.615 ; key_con:u_key_con|cnt_1[9]        ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 6.539      ;
; -2.615 ; key_con:u_key_con|cnt_1[9]        ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 6.539      ;
; -2.615 ; key_con:u_key_con|cnt_1[9]        ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 6.539      ;
; -2.614 ; key_con:u_key_con|fre_end[2]      ; key_con:u_key_con|fre[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.087     ; 6.548      ;
; -2.614 ; key_con:u_key_con|fre_end[2]      ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.087     ; 6.548      ;
; -2.614 ; key_con:u_key_con|fre_end[2]      ; key_con:u_key_con|fre[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.087     ; 6.548      ;
; -2.603 ; key_con:u_key_con|cnt_1[5]        ; key_con:u_key_con|fre[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 6.528      ;
; -2.603 ; key_con:u_key_con|cnt_1[5]        ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 6.528      ;
; -2.603 ; key_con:u_key_con|cnt_1[5]        ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 6.528      ;
; -2.603 ; key_con:u_key_con|cnt_1[5]        ; key_con:u_key_con|fre[16] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 6.528      ;
; -2.603 ; key_con:u_key_con|cnt_1[5]        ; key_con:u_key_con|fre[19] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 6.528      ;
; -2.603 ; key_con:u_key_con|cnt_1[5]        ; key_con:u_key_con|fre[20] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 6.528      ;
; -2.603 ; key_con:u_key_con|cnt_1[5]        ; key_con:u_key_con|fre[29] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 6.528      ;
; -2.596 ; key_con:u_key_con|cnt_1[8]        ; key_con:u_key_con|fre[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 6.521      ;
; -2.596 ; key_con:u_key_con|cnt_1[8]        ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 6.521      ;
; -2.596 ; key_con:u_key_con|cnt_1[8]        ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 6.521      ;
; -2.596 ; key_con:u_key_con|cnt_1[8]        ; key_con:u_key_con|fre[16] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 6.521      ;
; -2.596 ; key_con:u_key_con|cnt_1[8]        ; key_con:u_key_con|fre[19] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 6.521      ;
; -2.596 ; key_con:u_key_con|cnt_1[8]        ; key_con:u_key_con|fre[20] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 6.521      ;
; -2.596 ; key_con:u_key_con|cnt_1[8]        ; key_con:u_key_con|fre[29] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 6.521      ;
; -2.595 ; key_con:u_key_con|cnt_1[11]       ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 6.519      ;
; -2.595 ; key_con:u_key_con|cnt_1[11]       ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 6.519      ;
; -2.595 ; key_con:u_key_con|cnt_1[11]       ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 6.519      ;
; -2.595 ; key_con:u_key_con|cnt_1[11]       ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 6.519      ;
; -2.595 ; key_con:u_key_con|cnt_1[11]       ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 6.519      ;
; -2.586 ; key_con:u_key_con|fre_end[1]      ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 6.511      ;
; -2.586 ; key_con:u_key_con|fre_end[1]      ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 6.511      ;
; -2.586 ; key_con:u_key_con|fre_end[1]      ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 6.511      ;
; -2.586 ; key_con:u_key_con|fre_end[1]      ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 6.511      ;
; -2.586 ; key_con:u_key_con|fre_end[1]      ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 6.511      ;
; -2.577 ; key_con:u_key_con|cnt_1[5]        ; key_con:u_key_con|fre[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.095     ; 6.503      ;
; -2.573 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.098     ; 6.496      ;
; -2.573 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.098     ; 6.496      ;
+--------+-----------------------------------+---------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.972 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.086     ; 5.963      ;
; 1.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.950      ;
; 2.011 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.923      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.086     ; 5.863      ;
; 2.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.852      ;
; 2.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.850      ;
; 2.086 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.085     ; 5.850      ;
; 2.094 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.088     ; 5.839      ;
; 2.123 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.811      ;
; 2.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.785      ;
; 2.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.088     ; 5.774      ;
; 2.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.763      ;
; 2.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.085     ; 5.750      ;
; 2.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.739      ;
; 2.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.086     ; 5.739      ;
; 2.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.735      ;
; 2.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.731      ;
; 2.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.088     ; 5.722      ;
; 2.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.711      ;
; 2.227 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.086     ; 5.708      ;
; 2.233 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.701      ;
; 2.233 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.088     ; 5.700      ;
; 2.234 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.700      ;
; 2.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.695      ;
; 2.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.680      ;
; 2.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.676      ;
; 2.262 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.085     ; 5.674      ;
; 2.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.085     ; 5.671      ;
; 2.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.085     ; 5.671      ;
; 2.269 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.665      ;
; 2.271 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.663      ;
; 2.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.088     ; 5.657      ;
; 2.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.086     ; 5.655      ;
; 2.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.088     ; 5.652      ;
; 2.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.085     ; 5.650      ;
; 2.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.639      ;
; 2.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.630      ;
; 2.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.088     ; 5.628      ;
; 2.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.086     ; 5.622      ;
; 2.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.086     ; 5.621      ;
; 2.326 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.608      ;
; 2.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.085     ; 5.595      ;
; 2.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.586      ;
; 2.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.088     ; 5.583      ;
; 2.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.584      ;
; 2.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.584      ;
; 2.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.088     ; 5.573      ;
; 2.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.088     ; 5.573      ;
; 2.362 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.085     ; 5.574      ;
; 2.365 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.085     ; 5.571      ;
; 2.365 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.085     ; 5.571      ;
; 2.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.567      ;
; 2.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.567      ;
; 2.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.565      ;
; 2.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.086     ; 5.563      ;
; 2.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.086     ; 5.560      ;
; 2.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.086     ; 5.560      ;
; 2.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.556      ;
; 2.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.088     ; 5.554      ;
; 2.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.088     ; 5.551      ;
; 2.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.085     ; 5.550      ;
; 2.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.547      ;
; 2.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.085     ; 5.547      ;
; 2.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.086     ; 5.539      ;
; 2.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.088     ; 5.535      ;
; 2.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.086     ; 5.532      ;
; 2.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.088     ; 5.518      ;
; 2.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.519      ;
; 2.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.088     ; 5.511      ;
; 2.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.088     ; 5.507      ;
; 2.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.508      ;
; 2.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.085     ; 5.508      ;
; 2.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.504      ;
; 2.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.503      ;
; 2.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.490      ;
; 2.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.484      ;
; 2.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.483      ;
; 2.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.086     ; 5.478      ;
; 2.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.476      ;
; 2.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.473      ;
; 2.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.469      ;
; 2.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.465      ;
; 2.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.086     ; 5.460      ;
; 2.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.086     ; 5.459      ;
; 2.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.088     ; 5.456      ;
; 2.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.088     ; 5.456      ;
; 2.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.455      ;
; 2.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.085     ; 5.453      ;
; 2.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.088     ; 5.445      ;
; 2.489 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.086     ; 5.446      ;
; 2.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.443      ;
; 2.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.085     ; 5.444      ;
; 2.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.442      ;
; 2.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.086     ; 5.443      ;
; 2.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.086     ; 5.443      ;
; 2.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.088     ; 5.437      ;
; 2.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.086     ; 5.434      ;
; 2.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.085     ; 5.435      ;
; 2.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.086     ; 5.433      ;
; 2.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 5.429      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_ext'                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.986 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[13] ; time_cs:time_cs_u1|time_out_flag                      ; clk_ext      ; clk_ext     ; 20.000       ; -0.080     ; 6.955      ;
; 13.265 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[14] ; time_cs:time_cs_u1|time_out_flag                      ; clk_ext      ; clk_ext     ; 20.000       ; -0.080     ; 6.676      ;
; 13.432 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[15] ; time_cs:time_cs_u1|time_out_flag                      ; clk_ext      ; clk_ext     ; 20.000       ; -0.080     ; 6.509      ;
; 13.566 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[12] ; time_cs:time_cs_u1|time_out_flag                      ; clk_ext      ; clk_ext     ; 20.000       ; -0.080     ; 6.375      ;
; 13.596 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[9]  ; time_cs:time_cs_u1|time_out_flag                      ; clk_ext      ; clk_ext     ; 20.000       ; -0.080     ; 6.345      ;
; 13.621 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[10] ; time_cs:time_cs_u1|time_out_flag                      ; clk_ext      ; clk_ext     ; 20.000       ; -0.080     ; 6.320      ;
; 13.724 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[19]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.057     ; 6.240      ;
; 13.727 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[18]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.076     ; 6.218      ;
; 13.753 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[8]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.090     ; 6.178      ;
; 13.799 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[7]  ; time_cs:time_cs_u1|time_out_flag                      ; clk_ext      ; clk_ext     ; 20.000       ; -0.080     ; 6.142      ;
; 13.965 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[8]  ; time_cs:time_cs_u1|time_out_flag                      ; clk_ext      ; clk_ext     ; 20.000       ; -0.080     ; 5.976      ;
; 13.997 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[12]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.070     ; 5.954      ;
; 14.061 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[10]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.077     ; 5.883      ;
; 14.067 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[6]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.070     ; 5.884      ;
; 14.100 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[23]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.079     ; 5.842      ;
; 14.117 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[28]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.069     ; 5.835      ;
; 14.142 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[3]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.070     ; 5.809      ;
; 14.148 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[3]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.070     ; 5.803      ;
; 14.150 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[22]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.057     ; 5.814      ;
; 14.157 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[26]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.079     ; 5.785      ;
; 14.187 ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[3]     ; time_cs:time_cs_u1|test_ok                            ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 5.753      ;
; 14.199 ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[5]     ; time_cs:time_cs_u1|test_ok                            ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 5.741      ;
; 14.253 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[27]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.069     ; 5.699      ;
; 14.343 ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[4]     ; time_cs:time_cs_u1|test_ok                            ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 5.597      ;
; 14.401 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[24]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.079     ; 5.541      ;
; 14.401 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[2]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.069     ; 5.551      ;
; 14.407 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[2]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.069     ; 5.545      ;
; 14.428 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[14]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.070     ; 5.523      ;
; 14.454 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[6]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.070     ; 5.497      ;
; 14.465 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[29]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.069     ; 5.487      ;
; 14.474 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[30]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.069     ; 5.478      ;
; 14.479 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[25]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.079     ; 5.463      ;
; 14.481 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[31]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.069     ; 5.471      ;
; 14.483 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[13]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.070     ; 5.468      ;
; 14.484 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[28]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.069     ; 5.468      ;
; 14.504 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[11]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.070     ; 5.447      ;
; 14.517 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[15]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.076     ; 5.428      ;
; 14.528 ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[2]     ; time_cs:time_cs_u1|test_ok                            ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 5.412      ;
; 14.531 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[11] ; time_cs:time_cs_u1|time_out_flag                      ; clk_ext      ; clk_ext     ; 20.000       ; -0.080     ; 5.410      ;
; 14.543 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[4]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.070     ; 5.408      ;
; 14.557 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[4]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.070     ; 5.394      ;
; 14.614 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[0]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.069     ; 5.338      ;
; 14.686 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][19] ; clk_ext      ; clk_ext     ; 20.000       ; -0.089     ; 5.246      ;
; 14.686 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][18] ; clk_ext      ; clk_ext     ; 20.000       ; -0.089     ; 5.246      ;
; 14.686 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][8]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.089     ; 5.246      ;
; 14.723 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[16] ; time_cs:time_cs_u1|time_out_flag                      ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 5.217      ;
; 14.777 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[12]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.070     ; 5.174      ;
; 14.793 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][3]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.045     ; 5.183      ;
; 14.793 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][4]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.045     ; 5.183      ;
; 14.793 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][5]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.045     ; 5.183      ;
; 14.793 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][6]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.045     ; 5.183      ;
; 14.793 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][7]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.045     ; 5.183      ;
; 14.815 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[22] ; time_cs:time_cs_u1|time_out_flag                      ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 5.125      ;
; 14.817 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[14]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.070     ; 5.134      ;
; 14.822 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[29]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.069     ; 5.130      ;
; 14.830 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][16] ; clk_ext      ; clk_ext     ; 20.000       ; -0.046     ; 5.145      ;
; 14.830 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][17] ; clk_ext      ; clk_ext     ; 20.000       ; -0.046     ; 5.145      ;
; 14.830 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][22] ; clk_ext      ; clk_ext     ; 20.000       ; -0.046     ; 5.145      ;
; 14.830 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][23] ; clk_ext      ; clk_ext     ; 20.000       ; -0.046     ; 5.145      ;
; 14.839 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[30]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.069     ; 5.113      ;
; 14.844 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[31]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.069     ; 5.108      ;
; 14.844 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[13]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.070     ; 5.107      ;
; 14.883 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[1]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.069     ; 5.069      ;
; 14.890 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[15]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.076     ; 5.055      ;
; 14.931 ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[7]     ; time_cs:time_cs_u1|test_ok                            ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 5.009      ;
; 14.938 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[26]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.079     ; 5.004      ;
; 14.952 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[17]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.076     ; 4.993      ;
; 14.985 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[5]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.070     ; 4.966      ;
; 15.006 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[16]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.076     ; 4.939      ;
; 15.014 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][23] ; clk_ext      ; clk_ext     ; 20.000       ; -0.086     ; 4.921      ;
; 15.014 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][22] ; clk_ext      ; clk_ext     ; 20.000       ; -0.086     ; 4.921      ;
; 15.014 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][10] ; clk_ext      ; clk_ext     ; 20.000       ; -0.086     ; 4.921      ;
; 15.015 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[21]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.057     ; 4.949      ;
; 15.025 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][3]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.045     ; 4.951      ;
; 15.025 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][4]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.045     ; 4.951      ;
; 15.025 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][5]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.045     ; 4.951      ;
; 15.025 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][6]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.045     ; 4.951      ;
; 15.025 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][7]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.045     ; 4.951      ;
; 15.042 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[27]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.069     ; 4.910      ;
; 15.050 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[5]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.070     ; 4.901      ;
; 15.062 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][16] ; clk_ext      ; clk_ext     ; 20.000       ; -0.046     ; 4.913      ;
; 15.062 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][17] ; clk_ext      ; clk_ext     ; 20.000       ; -0.046     ; 4.913      ;
; 15.062 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][22] ; clk_ext      ; clk_ext     ; 20.000       ; -0.046     ; 4.913      ;
; 15.062 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][23] ; clk_ext      ; clk_ext     ; 20.000       ; -0.046     ; 4.913      ;
; 15.069 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[25]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.079     ; 4.873      ;
; 15.079 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[10]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.077     ; 4.865      ;
; 15.081 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][17] ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 4.867      ;
; 15.081 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][16] ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 4.867      ;
; 15.081 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][7]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 4.867      ;
; 15.096 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][22] ; clk_ext      ; clk_ext     ; 20.000       ; -0.043     ; 4.882      ;
; 15.096 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][23] ; clk_ext      ; clk_ext     ; 20.000       ; -0.043     ; 4.882      ;
; 15.096 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][24] ; clk_ext      ; clk_ext     ; 20.000       ; -0.043     ; 4.882      ;
; 15.096 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][25] ; clk_ext      ; clk_ext     ; 20.000       ; -0.043     ; 4.882      ;
; 15.096 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][26] ; clk_ext      ; clk_ext     ; 20.000       ; -0.043     ; 4.882      ;
; 15.096 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][27] ; clk_ext      ; clk_ext     ; 20.000       ; -0.043     ; 4.882      ;
; 15.096 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][28] ; clk_ext      ; clk_ext     ; 20.000       ; -0.043     ; 4.882      ;
; 15.096 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][29] ; clk_ext      ; clk_ext     ; 20.000       ; -0.043     ; 4.882      ;
; 15.096 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][21] ; clk_ext      ; clk_ext     ; 20.000       ; -0.080     ; 4.845      ;
; 15.096 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][20] ; clk_ext      ; clk_ext     ; 20.000       ; -0.080     ; 4.845      ;
; 15.096 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][9]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.080     ; 4.845      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 40.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 9.621      ;
; 40.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 9.406      ;
; 41.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 8.864      ;
; 41.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 8.755      ;
; 41.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 8.521      ;
; 42.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 7.991      ;
; 42.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 7.925      ;
; 42.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 7.863      ;
; 42.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 7.712      ;
; 42.581 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 7.632      ;
; 42.606 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 7.607      ;
; 43.697 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 6.508      ;
; 43.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 6.504      ;
; 44.065 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 6.140      ;
; 44.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 6.085      ;
; 45.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 5.156      ;
; 45.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 4.451      ;
; 46.280 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 3.947      ;
; 46.561 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 3.652      ;
; 46.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 3.588      ;
; 46.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 3.542      ;
; 46.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 3.342      ;
; 46.919 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 3.313      ;
; 49.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 1.029      ;
; 94.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.555      ;
; 94.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.555      ;
; 94.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.555      ;
; 94.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[3]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.555      ;
; 94.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[4]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.555      ;
; 94.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[5]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.555      ;
; 94.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[6]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.555      ;
; 94.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[7]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.555      ;
; 94.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[8]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.555      ;
; 94.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[9]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.555      ;
; 94.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[10]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.555      ;
; 94.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[11]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.555      ;
; 94.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.550      ;
; 94.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.538      ;
; 94.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.537      ;
; 94.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.536      ;
; 94.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.536      ;
; 94.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.496      ;
; 94.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.493      ;
; 94.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.447      ;
; 94.522 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.446      ;
; 94.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.445      ;
; 94.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.445      ;
; 94.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.421      ;
; 94.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.421      ;
; 94.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.421      ;
; 94.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[3]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.421      ;
; 94.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[4]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.421      ;
; 94.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[5]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.421      ;
; 94.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[6]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.421      ;
; 94.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[7]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.421      ;
; 94.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[8]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.421      ;
; 94.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[9]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.421      ;
; 94.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[10]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.421      ;
; 94.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[11]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.421      ;
; 94.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.405      ;
; 94.566 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.402      ;
; 94.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.335      ;
; 94.650 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.395     ; 4.976      ;
; 94.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.315      ;
; 94.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.224      ;
; 94.790 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.175      ;
; 94.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.174      ;
; 94.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.174      ;
; 94.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.173      ;
; 94.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.171      ;
; 94.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.171      ;
; 94.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.170      ;
; 94.800 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.395     ; 4.826      ;
; 94.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.153      ;
; 94.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.153      ;
; 94.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.153      ;
; 94.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.153      ;
; 94.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.153      ;
; 94.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.144      ;
; 94.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.141      ;
; 94.828 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.138      ;
; 94.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.136      ;
; 94.867 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.073      ;
; 94.867 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.073      ;
; 94.867 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.073      ;
; 94.867 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.073      ;
; 94.870 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.096      ;
; 94.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.094      ;
; 94.873 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.095      ;
; 94.873 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.095      ;
; 94.873 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.095      ;
; 94.873 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.095      ;
; 94.873 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.095      ;
; 94.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.091      ;
; 94.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.091      ;
; 94.879 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.087      ;
; 94.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.084      ;
; 94.884 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.083      ;
; 94.884 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.083      ;
; 94.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.082      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                      ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.468      ; 1.174      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.207      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.777      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.466      ; 1.238      ;
; 0.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.818      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[11]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.820      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.821      ;
; 0.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.950      ;
; 0.692 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.985      ;
; 0.697 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.991      ;
; 0.698 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.996      ;
; 0.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.998      ;
; 0.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.993      ;
; 0.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.994      ;
; 0.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.994      ;
; 0.704 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.997      ;
; 0.718 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.011      ;
; 0.723 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.017      ;
; 0.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.017      ;
; 0.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.024      ;
; 0.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.026      ;
; 0.733 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[11]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.026      ;
; 0.733 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.027      ;
; 0.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.034      ;
; 0.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.039      ;
; 0.749 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.042      ;
; 0.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.472      ; 1.480      ;
; 0.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.060      ;
; 0.781 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.075      ;
; 0.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.467      ; 1.508      ;
; 0.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.467      ; 1.509      ;
; 0.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.472      ; 1.517      ;
; 0.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.472      ; 1.542      ;
; 0.829 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.562      ;
; 0.844 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.138      ;
; 0.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.573      ;
; 0.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.145      ;
; 0.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.599      ;
; 0.910 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.207      ;
; 0.913 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.206      ;
; 0.915 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.212      ;
; 0.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.225      ;
; 0.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.236      ;
; 0.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.245      ;
; 0.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.252      ;
; 0.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.256      ;
; 0.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.263      ;
; 0.972 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.266      ;
; 0.976 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.272      ;
; 0.987 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.464      ; 1.705      ;
; 0.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.288      ;
; 0.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.288      ;
; 0.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.288      ;
; 1.002 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.295      ;
; 1.018 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.312      ;
; 1.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.313      ;
; 1.023 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.310      ;
; 1.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.326      ;
; 1.029 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.327      ;
; 1.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.331      ;
; 1.033 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_we_reg                                                                                                                         ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.468      ; 1.755      ;
; 1.036 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.334      ;
; 1.036 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.334      ;
; 1.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.355      ;
; 1.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.343      ;
; 1.058 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.344      ;
; 1.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.357      ;
; 1.063 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.364      ;
; 1.065 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.363      ;
; 1.065 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.363      ;
; 1.069 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.358      ;
; 1.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.359      ;
; 1.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.381      ;
; 1.086 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.375      ;
; 1.089 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.378      ;
; 1.093 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.387      ;
; 1.097 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.498      ; 1.849      ;
; 1.108 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.395      ;
; 1.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.440      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.758      ;
; 0.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.776      ;
; 0.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.787      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.796      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.803      ;
; 0.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.804      ;
; 0.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.804      ;
; 0.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.804      ;
; 0.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.805      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.809      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.809      ;
; 0.517 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[11]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.172      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.812      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[3]          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.174      ;
; 0.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.820      ;
; 0.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.534 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.826      ;
; 0.534 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.826      ;
; 0.536 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.828      ;
; 0.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.829      ;
; 0.554 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[2]          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.209      ;
; 0.572 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[1]          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.227      ;
; 0.580 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[7]          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.235      ;
; 0.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.925      ;
; 0.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.934      ;
; 0.641 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.935      ;
; 0.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.935      ;
; 0.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.935      ;
; 0.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.935      ;
; 0.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.937      ;
; 0.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.937      ;
; 0.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.937      ;
; 0.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.936      ;
; 0.644 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.938      ;
; 0.644 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.938      ;
; 0.644 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.938      ;
; 0.644 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.937      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_ext'                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[5][0]                                                                          ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[5][0]                                                                         ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; delay_debounce:u_delay_debounce_sb|dout_reg                                                                                   ; delay_debounce:u_delay_debounce_sb|dout_reg                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; two_frequency:two_frequency_u1|ina_two                                                                                        ; two_frequency:two_frequency_u1|ina_two                                                                                       ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; delay_debounce:u_delay_debounce_sa|dout_reg                                                                                   ; delay_debounce:u_delay_debounce_sa|dout_reg                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; time_cs:time_cs_u1|state.STATE_IDLE                                                                                           ; time_cs:time_cs_u1|state.STATE_IDLE                                                                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; time_cs:time_cs_u1|state.STATE_WAIT                                                                                           ; time_cs:time_cs_u1|state.STATE_WAIT                                                                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; two_frequency:two_frequency_u1|inb_two                                                                                        ; two_frequency:two_frequency_u1|inb_two                                                                                       ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.746      ;
; 0.483 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[2]                                              ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|done_reg                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.776      ;
; 0.483 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|spi_cs_reg[2]                                               ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|done_reg                                                   ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.776      ;
; 0.494 ; cnt_module:cnt_module_u1|b_cnt[26]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[26]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 1.704      ; 2.410      ;
; 0.496 ; time_cs:time_cs_u1|inb_r[3]                                                                                                   ; buf_or:buf_or_u1|q_or                                                                                                        ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.788      ;
; 0.501 ; two_frequency:two_frequency_u1|ina_two                                                                                        ; two_frequency:two_frequency_u1|ina_out_reg                                                                                   ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; two_frequency:two_frequency_u1|inb_two                                                                                        ; two_frequency:two_frequency_u1|inb_out_reg                                                                                   ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.793      ;
; 0.502 ; two_frequency:two_frequency_u1|ina_out_reg                                                                                    ; time_cs:time_cs_u1|ina_r[0]                                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; buf_or:buf_or_u1|ina_r[0]                                                                                                     ; cnt_module:cnt_module_u1|ina_in_r[0]                                                                                         ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; in_buf:in_buf_u1|inb_r                                                                                                        ; two_frequency:two_frequency_u1|inb_r[0]                                                                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.794      ;
; 0.504 ; time_cs:time_cs_u1|inb_r[0]                                                                                                   ; time_cs:time_cs_u1|inb_r[1]                                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; time_cs:time_cs_u1|inb_r[2]                                                                                                   ; time_cs:time_cs_u1|inb_r[3]                                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.796      ;
; 0.505 ; buf_or:buf_or_u1|inb_r[0]                                                                                                     ; cnt_module:cnt_module_u1|inb_in_r[0]                                                                                         ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.797      ;
; 0.508 ; delay_debounce:u_delay_debounce_sb|din_reg[11]                                                                                ; delay_debounce:u_delay_debounce_sb|din_reg[12]                                                                               ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; delay_debounce:u_delay_debounce_sa|din_reg[4]                                                                                 ; delay_debounce:u_delay_debounce_sa|din_reg[5]                                                                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.800      ;
; 0.509 ; time_cs:time_cs_u1|ina_r[0]                                                                                                   ; time_cs:time_cs_u1|ina_r[1]                                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; two_frequency:two_frequency_u1|ina_r[0]                                                                                       ; two_frequency:two_frequency_u1|ina_r[1]                                                                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; time_cs:time_cs_u1|external_signal_rising                                                                                     ; time_cs:time_cs_u1|state.STATE_START                                                                                         ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; two_frequency:two_frequency_u1|inb_r[0]                                                                                       ; two_frequency:two_frequency_u1|inb_r[1]                                                                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.802      ;
; 0.511 ; time_cs:time_cs_u1|ina_r[3]                                                                                                   ; buf_or:buf_or_u1|ina_r[0]                                                                                                    ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.803      ;
; 0.514 ; delay_debounce:u_delay_debounce_sa|din_reg[6]                                                                                 ; delay_debounce:u_delay_debounce_sa|din_reg[7]                                                                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.806      ;
; 0.514 ; time_cs:time_cs_u1|inb_r[3]                                                                                                   ; buf_or:buf_or_u1|inb_r[0]                                                                                                    ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.806      ;
; 0.516 ; delay_debounce:u_delay_debounce_sb|din_reg[9]                                                                                 ; delay_debounce:u_delay_debounce_sb|din_reg[10]                                                                               ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 0.810      ;
; 0.517 ; delay_debounce:u_delay_debounce_sb|din_reg[14]                                                                                ; delay_debounce:u_delay_debounce_sb|din_reg[15]                                                                               ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.810      ;
; 0.517 ; cnt_module:cnt_module_u1|inb_in_r[0]                                                                                          ; cnt_module:cnt_module_u1|inb_in_r[1]                                                                                         ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.809      ;
; 0.518 ; cnt_module:cnt_module_u1|inb_in_r[0]                                                                                          ; cnt_module:cnt_module_u1|lag_cnt_en                                                                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.810      ;
; 0.518 ; time_cs:time_cs_u1|state.STATE_START                                                                                          ; time_cs:time_cs_u1|state.STATE_WAIT                                                                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.810      ;
; 0.519 ; time_cs:time_cs_u1|state.STATE_STOP                                                                                           ; time_cs:time_cs_u1|updata_reg                                                                                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.811      ;
; 0.520 ; time_cs:time_cs_u1|state.STATE_START                                                                                          ; time_cs:time_cs_u1|aclr_reg                                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.812      ;
; 0.520 ; cnt_module:cnt_module_u1|inb_in_r[0]                                                                                          ; cnt_module:cnt_module_u1|adv_cnt_en                                                                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.812      ;
; 0.520 ; time_cs:time_cs_u1|state.STATE_START                                                                                          ; time_cs:time_cs_u1|state.STATE_IDLE                                                                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.812      ;
; 0.526 ; cnt_module:cnt_module_u1|ina_in_r[0]                                                                                          ; cnt_module:cnt_module_u1|ina_in_r[1]                                                                                         ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.818      ;
; 0.527 ; cnt_module:cnt_module_u1|ina_in_r[0]                                                                                          ; cnt_module:cnt_module_u1|cyc_cnt_en                                                                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.819      ;
; 0.528 ; delay_debounce:u_delay_debounce_sa|din_reg[0]                                                                                 ; delay_debounce:u_delay_debounce_sa|din_reg[1]                                                                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.820      ;
; 0.537 ; delay_debounce:u_delay_debounce_sa|din_reg[13]                                                                                ; delay_debounce:u_delay_debounce_sa|din_reg[14]                                                                               ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.829      ;
; 0.551 ; cnt_module:cnt_module_u1|b_cnt[13]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[13]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 1.707      ; 2.470      ;
; 0.554 ; cnt_module:cnt_module_u1|b_cnt[24]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[24]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 1.698      ; 2.464      ;
; 0.561 ; cnt_module:cnt_module_u1|b_cnt[29]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[29]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 1.707      ; 2.480      ;
; 0.575 ; cnt_module:cnt_module_u1|f_cnt[2]                                                                                             ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[2]                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 1.709      ; 2.496      ;
; 0.582 ; cnt_module:cnt_module_u1|b_cnt[1]                                                                                             ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[1]                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 1.710      ; 2.504      ;
; 0.589 ; cnt_module:cnt_module_u1|b_cnt[0]                                                                                             ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[0]                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 1.710      ; 2.511      ;
; 0.592 ; cnt_module:cnt_module_u1|b_cnt[12]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[12]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 1.707      ; 2.511      ;
; 0.593 ; cnt_module:cnt_module_u1|b_cnt[27]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[27]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 1.709      ; 2.514      ;
; 0.606 ; cnt_module:cnt_module_u1|b_cnt[14]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[14]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 1.707      ; 2.525      ;
; 0.620 ; cnt_module:cnt_module_u1|b_cnt[31]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[31]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 1.704      ; 2.536      ;
; 0.624 ; cnt_module:cnt_module_u1|b_cnt[17]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[17]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 1.703      ; 2.539      ;
; 0.637 ; cnt_module:cnt_module_u1|ina_in_r[1]                                                                                          ; cnt_module:cnt_module_u1|cyc_cnt_en                                                                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.929      ;
; 0.643 ; cnt_module:cnt_module_u1|b_cnt[30]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[30]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 1.709      ; 2.564      ;
; 0.647 ; cnt_module:cnt_module_u1|f_cnt[5]                                                                                             ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[5]                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 1.706      ; 2.565      ;
; 0.649 ; cnt_module:cnt_module_u1|b_cnt[28]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[28]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 1.710      ; 2.571      ;
; 0.650 ; cnt_module:cnt_module_u1|b_cnt[5]                                                                                             ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[5]                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 1.707      ; 2.569      ;
; 0.651 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|spi_cs_reg[0]                                               ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|done_reg                                                   ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.944      ;
; 0.656 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[1]                                              ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|done_reg                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.949      ;
; 0.656 ; time_cs:time_cs_u1|state.STATE_WAIT                                                                                           ; time_cs:time_cs_u1|state.STATE_STOP                                                                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.948      ;
; 0.666 ; buf_or:buf_or_u1|cnt_en_r[0]                                                                                                  ; cnt_module:cnt_module_u1|lag_cnt_en                                                                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.958      ;
; 0.668 ; buf_or:buf_or_u1|cnt_en_r[0]                                                                                                  ; cnt_module:cnt_module_u1|adv_cnt_en                                                                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.960      ;
; 0.669 ; time_cs:time_cs_u1|updata_reg                                                                                                 ; cnt_module:cnt_module_u1|up_data_flag                                                                                        ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.961      ;
; 0.678 ; two_frequency:two_frequency_u1|ina_r[1]                                                                                       ; two_frequency:two_frequency_u1|ina_two                                                                                       ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.971      ;
; 0.683 ; two_frequency:two_frequency_u1|inb_r[1]                                                                                       ; two_frequency:two_frequency_u1|inb_two                                                                                       ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.975      ;
; 0.685 ; cnt_module:cnt_module_u1|b_cnt[10]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[10]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 1.702      ; 2.599      ;
; 0.687 ; delay_debounce:u_delay_debounce_sb|H_reg                                                                                      ; delay_debounce:u_delay_debounce_sb|dout_reg                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 0.981      ;
; 0.698 ; delay_debounce:u_delay_debounce_sa|din_reg[2]                                                                                 ; delay_debounce:u_delay_debounce_sa|din_reg[3]                                                                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.990      ;
; 0.700 ; delay_debounce:u_delay_debounce_sa|din_reg[8]                                                                                 ; delay_debounce:u_delay_debounce_sa|din_reg[9]                                                                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.992      ;
; 0.701 ; two_frequency:two_frequency_u1|inb_out_reg                                                                                    ; time_cs:time_cs_u1|inb_r[0]                                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.993      ;
; 0.701 ; buf_or:buf_or_u1|q_or                                                                                                         ; cnt_module:cnt_module_u1|pha_cnt_en                                                                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.993      ;
; 0.704 ; delay_debounce:u_delay_debounce_sb|din_reg[4]                                                                                 ; delay_debounce:u_delay_debounce_sb|din_reg[5]                                                                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 0.998      ;
; 0.707 ; time_cs:time_cs_u1|ina_r[1]                                                                                                   ; time_cs:time_cs_u1|ina_r[2]                                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 1.000      ;
; 0.708 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[0]                                              ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[1]                                             ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 1.001      ;
; 0.708 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|spi_cs_reg[0]                                               ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|spi_cs_reg[1]                                              ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 1.001      ;
; 0.709 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|spi_cs_reg[1]                                               ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|spi_cs_reg[2]                                              ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 1.002      ;
; 0.710 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[1]                                              ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[2]                                             ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 1.003      ;
; 0.711 ; delay_debounce:u_delay_debounce_sa|dout_reg                                                                                   ; in_buf:in_buf_u1|ina_r                                                                                                       ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 1.004      ;
; 0.711 ; cnt_module:cnt_module_u1|cntt:cntt_u4|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[4]            ; cnt_module:cnt_module_u1|e_cnt[4]                                                                                            ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 1.003      ;
; 0.712 ; cnt_module:cnt_module_u1|b_cnt[18]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[18]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 1.708      ; 2.632      ;
; 0.712 ; delay_debounce:u_delay_debounce_sb|din_reg[3]                                                                                 ; delay_debounce:u_delay_debounce_sb|din_reg[4]                                                                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 1.006      ;
; 0.714 ; delay_debounce:u_delay_debounce_sb|din_reg[5]                                                                                 ; delay_debounce:u_delay_debounce_sb|din_reg[6]                                                                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 1.008      ;
; 0.714 ; delay_debounce:u_delay_debounce_sb|din_reg[7]                                                                                 ; delay_debounce:u_delay_debounce_sb|din_reg[8]                                                                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 1.008      ;
; 0.715 ; cnt_module:cnt_module_u1|f_cnt[12]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[12]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 1.707      ; 2.634      ;
; 0.715 ; delay_debounce:u_delay_debounce_sb|din_reg[13]                                                                                ; delay_debounce:u_delay_debounce_sb|din_reg[14]                                                                               ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 1.008      ;
; 0.716 ; time_cs:time_cs_u1|state.STATE_WAIT                                                                                           ; time_cs:time_cs_u1|trick_count_en                                                                                            ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 1.008      ;
; 0.718 ; cnt_module:cnt_module_u1|b_cnt[19]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[19]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 1.726      ; 2.656      ;
; 0.718 ; delay_debounce:u_delay_debounce_sa|din_reg[5]                                                                                 ; delay_debounce:u_delay_debounce_sa|din_reg[6]                                                                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 1.010      ;
; 0.719 ; delay_debounce:u_delay_debounce_sb|din_reg[12]                                                                                ; delay_debounce:u_delay_debounce_sb|din_reg[13]                                                                               ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 1.013      ;
; 0.720 ; cnt_module:cnt_module_u1|b_cnt[25]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[25]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 1.700      ; 2.632      ;
; 0.722 ; cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[17]           ; cnt_module:cnt_module_u1|c_cnt[17]                                                                                           ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 1.013      ;
; 0.723 ; cnt_module:cnt_module_u1|f_cnt[17]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[17]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 1.703      ; 2.638      ;
; 0.723 ; cnt_module:cnt_module_u1|f_cnt[4]                                                                                             ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[4]                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 1.708      ; 2.643      ;
; 0.724 ; delay_debounce:u_delay_debounce_sb|din_reg[6]                                                                                 ; delay_debounce:u_delay_debounce_sb|din_reg[7]                                                                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 1.018      ;
; 0.724 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[30] ; time_cs:time_cs_u1|time_out_flag                                                                                             ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 1.017      ;
; 0.727 ; buf_or:buf_or_u1|cnt_en_r[0]                                                                                                  ; cnt_module:cnt_module_u1|fre_cnt_en                                                                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 1.019      ;
; 0.731 ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[1]            ; cnt_module:cnt_module_u1|a_cnt[1]                                                                                            ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 1.022      ;
; 0.735 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[3]  ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[3] ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 1.028      ;
; 0.736 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[1]  ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[1] ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 1.029      ;
; 0.736 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[5]  ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[5] ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 1.029      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.453 ; key_con:u_key_con|cnt_1[0]                      ; key_con:u_key_con|cnt_1[0]                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.484 ; add_32bit:u_add_32bit|add[28]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a0~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.219      ;
; 0.494 ; add_32bit:u_add_32bit|add[28]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a8~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.230      ;
; 0.500 ; add_32bit:u_add_32bit|add[28]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a2~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.235      ;
; 0.500 ; add_32bit:u_add_32bit|add[31]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a0~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.235      ;
; 0.502 ; add_32bit:u_add_32bit|add[24]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a0~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.237      ;
; 0.513 ; add_32bit:u_add_32bit|add[24]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a8~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.249      ;
; 0.513 ; add_32bit:u_add_32bit|add[31]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a8~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.249      ;
; 0.520 ; add_32bit:u_add_32bit|add[24]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a2~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.255      ;
; 0.532 ; add_32bit:u_add_32bit|add[25]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a0~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.267      ;
; 0.546 ; add_32bit:u_add_32bit|add[25]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a8~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.282      ;
; 0.554 ; add_32bit:u_add_32bit|add[25]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a2~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.289      ;
; 0.589 ; add_32bit:u_add_32bit|add[31]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a2~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.324      ;
; 0.650 ; sel_wave:u_sel_wave|da_out_reg[13]              ; data_buf1[13]                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.943      ;
; 0.652 ; sel_wave:u_sel_wave|da_out_reg[0]               ; data_buf1[0]                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.945      ;
; 0.734 ; sel_wave:u_sel_wave|da_out_reg[1]               ; data_buf2[1]                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.026      ;
; 0.735 ; add_32bit:u_add_32bit|add[2]                    ; add_32bit:u_add_32bit|add[2]                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.029      ;
; 0.735 ; add_32bit:u_add_32bit|add[6]                    ; add_32bit:u_add_32bit|add[6]                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.029      ;
; 0.735 ; add_32bit:u_add_32bit|add[16]                   ; add_32bit:u_add_32bit|add[16]                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.029      ;
; 0.736 ; add_32bit:u_add_32bit|add[3]                    ; add_32bit:u_add_32bit|add[3]                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; add_32bit:u_add_32bit|add[4]                    ; add_32bit:u_add_32bit|add[4]                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; add_32bit:u_add_32bit|add[10]                   ; add_32bit:u_add_32bit|add[10]                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; add_32bit:u_add_32bit|add[12]                   ; add_32bit:u_add_32bit|add[12]                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; add_32bit:u_add_32bit|add[15]                   ; add_32bit:u_add_32bit|add[15]                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; add_32bit:u_add_32bit|add[18]                   ; add_32bit:u_add_32bit|add[18]                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.030      ;
; 0.737 ; add_32bit:u_add_32bit|add[1]                    ; add_32bit:u_add_32bit|add[1]                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; add_32bit:u_add_32bit|add[5]                    ; add_32bit:u_add_32bit|add[5]                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; add_32bit:u_add_32bit|add[8]                    ; add_32bit:u_add_32bit|add[8]                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; add_32bit:u_add_32bit|add[13]                   ; add_32bit:u_add_32bit|add[13]                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; add_32bit:u_add_32bit|add[19]                   ; add_32bit:u_add_32bit|add[19]                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; sel_wave:u_sel_wave|da_out_reg[1]               ; data_buf1[1]                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.029      ;
; 0.738 ; add_32bit:u_add_32bit|add[9]                    ; add_32bit:u_add_32bit|add[9]                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.032      ;
; 0.738 ; add_32bit:u_add_32bit|add[17]                   ; add_32bit:u_add_32bit|add[17]                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.032      ;
; 0.739 ; add_32bit:u_add_32bit|add[7]                    ; add_32bit:u_add_32bit|add[7]                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.033      ;
; 0.743 ; key_con:u_key_con|cnt_1[6]                      ; key_con:u_key_con|cnt_1[6]                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.037      ;
; 0.744 ; key_con:u_key_con|cnt_1[8]                      ; key_con:u_key_con|cnt_1[8]                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.038      ;
; 0.745 ; key_con:u_key_con|cnt_1[5]                      ; key_con:u_key_con|cnt_1[5]                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.747 ; key_con:u_key_con|cnt_1[7]                      ; key_con:u_key_con|cnt_1[7]                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.041      ;
; 0.759 ; key_con:u_key_con|key_delay:u_key1_delay|kh[3]  ; key_con:u_key_con|key_delay:u_key1_delay|kh[3]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.053      ;
; 0.759 ; key_con:u_key_con|key_delay:u_key1_delay|kh[15] ; key_con:u_key_con|key_delay:u_key1_delay|kh[15]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.053      ;
; 0.759 ; key_con:u_key_con|cycle_count[3]                ; key_con:u_key_con|cycle_count[3]                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.053      ;
; 0.759 ; key_con:u_key_con|cycle_count[13]               ; key_con:u_key_con|cycle_count[13]                                                                                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.053      ;
; 0.760 ; key_con:u_key_con|key_delay:u_key2_delay|kl[3]  ; key_con:u_key_con|key_delay:u_key2_delay|kl[3]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; key_con:u_key_con|key_delay:u_key2_delay|kl[15] ; key_con:u_key_con|key_delay:u_key2_delay|kl[15]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; key_con:u_key_con|key_delay:u_key2_delay|kh[3]  ; key_con:u_key_con|key_delay:u_key2_delay|kh[3]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; key_con:u_key_con|key_delay:u_key2_delay|kh[15] ; key_con:u_key_con|key_delay:u_key2_delay|kh[15]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; key_con:u_key_con|key_delay:u_key1_delay|kh[1]  ; key_con:u_key_con|key_delay:u_key1_delay|kh[1]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; key_con:u_key_con|key_delay:u_key1_delay|kh[5]  ; key_con:u_key_con|key_delay:u_key1_delay|kh[5]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; key_con:u_key_con|key_delay:u_key1_delay|kh[11] ; key_con:u_key_con|key_delay:u_key1_delay|kh[11]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; key_con:u_key_con|key_delay:u_key1_delay|kh[13] ; key_con:u_key_con|key_delay:u_key1_delay|kh[13]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; key_con:u_key_con|key_delay:u_key1_delay|kl[3]  ; key_con:u_key_con|key_delay:u_key1_delay|kl[3]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; key_con:u_key_con|key_delay:u_key1_delay|kl[15] ; key_con:u_key_con|key_delay:u_key1_delay|kl[15]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; key_con:u_key_con|cycle_count[1]                ; key_con:u_key_con|cycle_count[1]                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; key_con:u_key_con|cycle_count[5]                ; key_con:u_key_con|cycle_count[5]                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; key_con:u_key_con|cycle_count[11]               ; key_con:u_key_con|cycle_count[11]                                                                                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; key_con:u_key_con|cycle_count[19]               ; key_con:u_key_con|cycle_count[19]                                                                                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; key_con:u_key_con|cnt_1[2]                      ; key_con:u_key_con|cnt_1[2]                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; key_con:u_key_con|cnt_1[16]                     ; key_con:u_key_con|cnt_1[16]                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; key_con:u_key_con|key_delay:u_key2_delay|kl[1]  ; key_con:u_key_con|key_delay:u_key2_delay|kl[1]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; key_con:u_key_con|key_delay:u_key2_delay|kl[5]  ; key_con:u_key_con|key_delay:u_key2_delay|kl[5]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; key_con:u_key_con|key_delay:u_key2_delay|kl[11] ; key_con:u_key_con|key_delay:u_key2_delay|kl[11]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; key_con:u_key_con|key_delay:u_key2_delay|kl[13] ; key_con:u_key_con|key_delay:u_key2_delay|kl[13]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; key_con:u_key_con|key_delay:u_key2_delay|kl[19] ; key_con:u_key_con|key_delay:u_key2_delay|kl[19]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; key_con:u_key_con|key_delay:u_key2_delay|kh[1]  ; key_con:u_key_con|key_delay:u_key2_delay|kh[1]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; key_con:u_key_con|key_delay:u_key2_delay|kh[5]  ; key_con:u_key_con|key_delay:u_key2_delay|kh[5]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; key_con:u_key_con|key_delay:u_key2_delay|kh[11] ; key_con:u_key_con|key_delay:u_key2_delay|kh[11]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; key_con:u_key_con|key_delay:u_key2_delay|kh[13] ; key_con:u_key_con|key_delay:u_key2_delay|kh[13]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; key_con:u_key_con|key_delay:u_key2_delay|kh[19] ; key_con:u_key_con|key_delay:u_key2_delay|kh[19]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; key_con:u_key_con|key_delay:u_key1_delay|kl[1]  ; key_con:u_key_con|key_delay:u_key1_delay|kl[1]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; key_con:u_key_con|key_delay:u_key1_delay|kl[5]  ; key_con:u_key_con|key_delay:u_key1_delay|kl[5]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; key_con:u_key_con|key_delay:u_key1_delay|kl[11] ; key_con:u_key_con|key_delay:u_key1_delay|kl[11]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; key_con:u_key_con|key_delay:u_key1_delay|kl[13] ; key_con:u_key_con|key_delay:u_key1_delay|kl[13]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; key_con:u_key_con|cycle_count[9]                ; key_con:u_key_con|cycle_count[9]                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; key_con:u_key_con|key_delay:u_key1_delay|kh[19] ; key_con:u_key_con|key_delay:u_key1_delay|kh[19]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; key_con:u_key_con|key_delay:u_key1_delay|kl[19] ; key_con:u_key_con|key_delay:u_key1_delay|kl[19]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; key_con:u_key_con|cycle_count[17]               ; key_con:u_key_con|cycle_count[17]                                                                                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; key_con:u_key_con|cycle_count[21]               ; key_con:u_key_con|cycle_count[21]                                                                                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; key_con:u_key_con|cycle_count[27]               ; key_con:u_key_con|cycle_count[27]                                                                                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; key_con:u_key_con|cnt_1[3]                      ; key_con:u_key_con|cnt_1[3]                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; key_con:u_key_con|cnt_1[4]                      ; key_con:u_key_con|cnt_1[4]                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; key_con:u_key_con|cnt_1[12]                     ; key_con:u_key_con|cnt_1[12]                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; key_con:u_key_con|cnt_1[14]                     ; key_con:u_key_con|cnt_1[14]                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; key_con:u_key_con|cnt_1[15]                     ; key_con:u_key_con|cnt_1[15]                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; key_con:u_key_con|cnt_1[18]                     ; key_con:u_key_con|cnt_1[18]                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; key_con:u_key_con|cnt_1[22]                     ; key_con:u_key_con|cnt_1[22]                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; key_con:u_key_con|key_delay:u_key2_delay|kl[17] ; key_con:u_key_con|key_delay:u_key2_delay|kl[17]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; key_con:u_key_con|key_delay:u_key2_delay|kl[21] ; key_con:u_key_con|key_delay:u_key2_delay|kl[21]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; key_con:u_key_con|key_delay:u_key2_delay|kh[17] ; key_con:u_key_con|key_delay:u_key2_delay|kh[17]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; key_con:u_key_con|key_delay:u_key2_delay|kh[21] ; key_con:u_key_con|key_delay:u_key2_delay|kh[21]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; key_con:u_key_con|key_delay:u_key2_delay|kh[27] ; key_con:u_key_con|key_delay:u_key2_delay|kh[27]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; key_con:u_key_con|key_delay:u_key2_delay|kh[29] ; key_con:u_key_con|key_delay:u_key2_delay|kh[29]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; key_con:u_key_con|key_delay:u_key2_delay|kl[27] ; key_con:u_key_con|key_delay:u_key2_delay|kl[27]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; key_con:u_key_con|key_delay:u_key2_delay|kl[29] ; key_con:u_key_con|key_delay:u_key2_delay|kl[29]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; key_con:u_key_con|key_delay:u_key1_delay|kh[2]  ; key_con:u_key_con|key_delay:u_key1_delay|kh[2]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; key_con:u_key_con|key_delay:u_key1_delay|kh[6]  ; key_con:u_key_con|key_delay:u_key1_delay|kh[6]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; key_con:u_key_con|key_delay:u_key1_delay|kh[7]  ; key_con:u_key_con|key_delay:u_key1_delay|kh[7]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; key_con:u_key_con|key_delay:u_key1_delay|kh[9]  ; key_con:u_key_con|key_delay:u_key1_delay|kh[9]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; key_con:u_key_con|cycle_count[2]                ; key_con:u_key_con|cycle_count[2]                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; key_con:u_key_con|cycle_count[6]                ; key_con:u_key_con|cycle_count[6]                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; key_con:u_key_con|cycle_count[7]                ; key_con:u_key_con|cycle_count[7]                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
+-------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_ext'                                                                                                                                                                                                    ;
+--------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.874 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[16] ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 3.075      ;
; 16.874 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[17] ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 3.075      ;
; 16.874 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[18] ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 3.075      ;
; 16.874 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[19] ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 3.075      ;
; 16.874 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[20] ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 3.075      ;
; 16.874 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[21] ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 3.075      ;
; 16.874 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[22] ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 3.075      ;
; 16.874 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[23] ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 3.075      ;
; 16.874 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[24] ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 3.075      ;
; 16.874 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[25] ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 3.075      ;
; 16.874 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[26] ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 3.075      ;
; 16.874 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[27] ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 3.075      ;
; 16.874 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[28] ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 3.075      ;
; 16.874 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[29] ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 3.075      ;
; 16.874 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[30] ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 3.075      ;
; 16.874 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[31] ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 3.075      ;
; 17.197 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[0]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.751      ;
; 17.197 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[1]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.751      ;
; 17.197 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[2]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.751      ;
; 17.197 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[3]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.751      ;
; 17.197 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[4]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.751      ;
; 17.197 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[5]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.751      ;
; 17.197 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[6]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.751      ;
; 17.197 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[7]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.751      ;
; 17.197 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[8]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.751      ;
; 17.197 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[9]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.751      ;
; 17.197 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[10] ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.751      ;
; 17.197 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[11] ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.751      ;
; 17.197 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[12] ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.751      ;
; 17.197 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[13] ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.751      ;
; 17.197 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[14] ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.751      ;
; 17.197 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[15] ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.751      ;
; 17.230 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[0]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 2.710      ;
; 17.230 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[1]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 2.710      ;
; 17.230 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[2]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 2.710      ;
; 17.230 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[3]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 2.710      ;
; 17.230 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[4]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 2.710      ;
; 17.230 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[5]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 2.710      ;
; 17.230 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[6]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 2.710      ;
; 17.230 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[7]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 2.710      ;
; 17.230 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[8]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 2.710      ;
; 17.230 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[9]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 2.710      ;
; 17.230 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[10]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 2.710      ;
; 17.230 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[11]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 2.710      ;
; 17.230 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[12]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 2.710      ;
; 17.230 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[13]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 2.710      ;
; 17.230 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[14]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 2.710      ;
; 17.230 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[15]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 2.710      ;
; 17.469 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[16]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 2.471      ;
; 17.469 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[17]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 2.471      ;
; 17.469 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[18]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 2.471      ;
; 17.469 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[19]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 2.471      ;
; 17.469 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[20]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 2.471      ;
; 17.469 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[21]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 2.471      ;
; 17.469 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[22]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 2.471      ;
; 17.469 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[23]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 2.471      ;
; 17.469 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[24]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 2.471      ;
; 17.469 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[25]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 2.471      ;
; 17.469 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[26]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 2.471      ;
; 17.469 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[27]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 2.471      ;
; 17.469 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[28]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 2.471      ;
; 17.469 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[29]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 2.471      ;
; 17.469 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[30]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 2.471      ;
; 17.469 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[31]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 2.471      ;
+--------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 2.621      ;
; 95.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.829      ;
; 95.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.829      ;
; 95.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.829      ;
; 95.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.829      ;
; 95.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.829      ;
; 95.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.829      ;
; 95.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.829      ;
; 95.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.829      ;
; 95.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.829      ;
; 95.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.829      ;
; 95.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.826      ;
; 95.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.826      ;
; 95.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.826      ;
; 95.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.826      ;
; 95.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.826      ;
; 95.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.826      ;
; 95.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.826      ;
; 95.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.826      ;
; 95.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.826      ;
; 95.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.826      ;
; 95.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.826      ;
; 95.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.826      ;
; 95.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.826      ;
; 95.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.826      ;
; 95.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.826      ;
; 95.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.821      ;
; 95.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.821      ;
; 95.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.821      ;
; 95.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.821      ;
; 95.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.821      ;
; 95.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.821      ;
; 95.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.821      ;
; 95.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.821      ;
; 95.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.821      ;
; 95.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.821      ;
; 95.124 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.816      ;
; 95.124 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.816      ;
; 95.124 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.816      ;
; 95.124 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.816      ;
; 95.124 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.816      ;
; 95.124 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.816      ;
; 95.124 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.816      ;
; 95.124 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.816      ;
; 95.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.823      ;
; 95.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.823      ;
; 95.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.823      ;
; 95.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.823      ;
; 95.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.823      ;
; 95.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.823      ;
; 95.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.823      ;
; 95.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.823      ;
; 95.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.818      ;
; 95.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.818      ;
; 95.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.818      ;
; 95.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.818      ;
; 95.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.818      ;
; 95.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.818      ;
; 95.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.818      ;
; 95.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.817      ;
; 95.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.817      ;
; 95.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.817      ;
; 95.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.817      ;
; 95.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.817      ;
; 95.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.817      ;
; 95.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.817      ;
; 95.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.817      ;
; 95.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.815      ;
; 95.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.815      ;
; 95.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.815      ;
; 95.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.815      ;
; 95.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.815      ;
; 95.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.822      ;
; 95.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.822      ;
; 95.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.822      ;
; 95.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.822      ;
; 95.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.822      ;
; 95.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.822      ;
; 95.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.822      ;
; 95.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.822      ;
; 95.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.822      ;
; 95.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.822      ;
; 95.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.822      ;
; 95.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.822      ;
; 95.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.822      ;
; 95.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.822      ;
; 97.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.928      ;
; 97.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.202      ;
; 97.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.202      ;
; 97.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.202      ;
; 97.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.202      ;
; 97.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.202      ;
; 97.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.202      ;
; 97.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.202      ;
; 97.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.202      ;
; 97.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.202      ;
; 97.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.202      ;
; 97.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.202      ;
; 97.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.202      ;
; 97.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.202      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.944      ;
; 1.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.944      ;
; 1.673 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.965      ;
; 1.673 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.965      ;
; 1.673 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.965      ;
; 1.673 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.965      ;
; 1.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.012      ;
; 1.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.012      ;
; 1.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.012      ;
; 1.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.012      ;
; 1.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.012      ;
; 1.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.012      ;
; 1.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.012      ;
; 1.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.012      ;
; 1.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.012      ;
; 1.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.012      ;
; 1.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.012      ;
; 1.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.012      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.087      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.087      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.087      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.087      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.087      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.087      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.087      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.087      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.087      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.087      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.087      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.087      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.087      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.087      ;
; 2.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.723      ;
; 4.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 4.611      ;
; 4.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 4.611      ;
; 4.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 4.611      ;
; 4.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 4.611      ;
; 4.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 4.611      ;
; 4.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 4.611      ;
; 4.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 4.611      ;
; 4.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 4.610      ;
; 4.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 4.610      ;
; 4.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 4.610      ;
; 4.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 4.610      ;
; 4.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 4.610      ;
; 4.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 4.610      ;
; 4.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 4.610      ;
; 4.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 4.610      ;
; 4.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 4.610      ;
; 4.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 4.610      ;
; 4.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 4.610      ;
; 4.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 4.610      ;
; 4.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 4.610      ;
; 4.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 4.610      ;
; 4.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 4.611      ;
; 4.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.606      ;
; 4.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.606      ;
; 4.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.606      ;
; 4.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.606      ;
; 4.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.606      ;
; 4.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.606      ;
; 4.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.606      ;
; 4.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.606      ;
; 4.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.606      ;
; 4.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.606      ;
; 4.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.607      ;
; 4.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.607      ;
; 4.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.607      ;
; 4.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.607      ;
; 4.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.607      ;
; 4.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.607      ;
; 4.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.607      ;
; 4.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.606      ;
; 4.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.606      ;
; 4.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.606      ;
; 4.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.606      ;
; 4.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.606      ;
; 4.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.606      ;
; 4.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.606      ;
; 4.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.605      ;
; 4.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 4.603      ;
; 4.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 4.603      ;
; 4.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 4.603      ;
; 4.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 4.603      ;
; 4.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 4.603      ;
; 4.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.604      ;
; 4.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.604      ;
; 4.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.604      ;
; 4.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.604      ;
; 4.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.604      ;
; 4.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.604      ;
; 4.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.604      ;
; 4.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.604      ;
; 4.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.615      ;
; 4.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.615      ;
; 4.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.615      ;
; 4.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.615      ;
; 4.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.615      ;
; 4.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.615      ;
; 4.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.615      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_ext'                                                                                                                                                                                                    ;
+-------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.063 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[16]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.354      ;
; 2.063 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[17]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.354      ;
; 2.063 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[18]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.354      ;
; 2.063 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[19]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.354      ;
; 2.063 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[20]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.354      ;
; 2.063 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[21]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.354      ;
; 2.063 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[22]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.354      ;
; 2.063 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[23]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.354      ;
; 2.063 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[24]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.354      ;
; 2.063 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[25]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.354      ;
; 2.063 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[26]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.354      ;
; 2.063 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[27]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.354      ;
; 2.063 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[28]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.354      ;
; 2.063 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[29]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.354      ;
; 2.063 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[30]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.354      ;
; 2.063 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[31]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.354      ;
; 2.236 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[0]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.527      ;
; 2.236 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[1]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.527      ;
; 2.236 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[2]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.527      ;
; 2.236 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[3]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.527      ;
; 2.236 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[4]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.527      ;
; 2.236 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[5]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.527      ;
; 2.236 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[6]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.527      ;
; 2.236 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[7]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.527      ;
; 2.236 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[8]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.527      ;
; 2.236 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[9]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.527      ;
; 2.236 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[10]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.527      ;
; 2.236 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[11]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.527      ;
; 2.236 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[12]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.527      ;
; 2.236 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[13]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.527      ;
; 2.236 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[14]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.527      ;
; 2.236 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[15]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.527      ;
; 2.251 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[0]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.088      ; 2.551      ;
; 2.251 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[1]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.088      ; 2.551      ;
; 2.251 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[2]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.088      ; 2.551      ;
; 2.251 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[3]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.088      ; 2.551      ;
; 2.251 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[4]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.088      ; 2.551      ;
; 2.251 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[5]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.088      ; 2.551      ;
; 2.251 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[6]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.088      ; 2.551      ;
; 2.251 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[7]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.088      ; 2.551      ;
; 2.251 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[8]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.088      ; 2.551      ;
; 2.251 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[9]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.088      ; 2.551      ;
; 2.251 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[10] ; clk_ext      ; clk_ext     ; 0.000        ; 0.088      ; 2.551      ;
; 2.251 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[11] ; clk_ext      ; clk_ext     ; 0.000        ; 0.088      ; 2.551      ;
; 2.251 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[12] ; clk_ext      ; clk_ext     ; 0.000        ; 0.088      ; 2.551      ;
; 2.251 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[13] ; clk_ext      ; clk_ext     ; 0.000        ; 0.088      ; 2.551      ;
; 2.251 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[14] ; clk_ext      ; clk_ext     ; 0.000        ; 0.088      ; 2.551      ;
; 2.251 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[15] ; clk_ext      ; clk_ext     ; 0.000        ; 0.088      ; 2.551      ;
; 2.553 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[16] ; clk_ext      ; clk_ext     ; 0.000        ; 0.089      ; 2.854      ;
; 2.553 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[17] ; clk_ext      ; clk_ext     ; 0.000        ; 0.089      ; 2.854      ;
; 2.553 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[18] ; clk_ext      ; clk_ext     ; 0.000        ; 0.089      ; 2.854      ;
; 2.553 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[19] ; clk_ext      ; clk_ext     ; 0.000        ; 0.089      ; 2.854      ;
; 2.553 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[20] ; clk_ext      ; clk_ext     ; 0.000        ; 0.089      ; 2.854      ;
; 2.553 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[21] ; clk_ext      ; clk_ext     ; 0.000        ; 0.089      ; 2.854      ;
; 2.553 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[22] ; clk_ext      ; clk_ext     ; 0.000        ; 0.089      ; 2.854      ;
; 2.553 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[23] ; clk_ext      ; clk_ext     ; 0.000        ; 0.089      ; 2.854      ;
; 2.553 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[24] ; clk_ext      ; clk_ext     ; 0.000        ; 0.089      ; 2.854      ;
; 2.553 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[25] ; clk_ext      ; clk_ext     ; 0.000        ; 0.089      ; 2.854      ;
; 2.553 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[26] ; clk_ext      ; clk_ext     ; 0.000        ; 0.089      ; 2.854      ;
; 2.553 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[27] ; clk_ext      ; clk_ext     ; 0.000        ; 0.089      ; 2.854      ;
; 2.553 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[28] ; clk_ext      ; clk_ext     ; 0.000        ; 0.089      ; 2.854      ;
; 2.553 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[29] ; clk_ext      ; clk_ext     ; 0.000        ; 0.089      ; 2.854      ;
; 2.553 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[30] ; clk_ext      ; clk_ext     ; 0.000        ; 0.089      ; 2.854      ;
; 2.553 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[31] ; clk_ext      ; clk_ext     ; 0.000        ; 0.089      ; 2.854      ;
+-------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                              ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------+
; 3.702 ; 3.922        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[16]                   ;
; 3.702 ; 3.922        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[17]                   ;
; 3.702 ; 3.922        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[18]                   ;
; 3.702 ; 3.922        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[19]                   ;
; 3.702 ; 3.922        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[20]                   ;
; 3.702 ; 3.922        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[22]                   ;
; 3.702 ; 3.922        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[24]                   ;
; 3.706 ; 3.926        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[12]                   ;
; 3.706 ; 3.926        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[14]                   ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf1[10]                                   ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf1[9]                                    ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf2[10]                                   ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kl[0]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kl[10] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kl[11] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kl[12] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kl[13] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kl[14] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kl[15] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kl[16] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kl[17] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kl[18] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kl[19] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kl[1]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kl[20] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kl[21] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kl[22] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kl[23] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kl[24] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kl[25] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kl[26] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kl[27] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kl[28] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kl[29] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kl[2]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kl[30] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kl[31] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kl[3]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kl[4]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kl[5]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kl[6]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kl[7]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kl[8]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kl[9]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kout   ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[0]                    ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[10]                   ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[2]                    ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[3]                    ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[4]                    ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[0]  ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[10] ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[11] ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[12] ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[13] ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[14] ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[15] ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[1]  ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[2]  ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[3]  ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[4]  ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[5]  ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[6]  ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[7]  ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[8]  ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[9]  ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf1[12]                                   ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf2[12]                                   ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf2[13]                                   ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[0]                    ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[10]                   ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[11]                   ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[12]                   ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[13]                   ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[14]                   ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[15]                   ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[1]                    ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[2]                    ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[3]                    ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[4]                    ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[5]                    ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[6]                    ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[7]                    ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[8]                    ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[9]                    ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf1[7]                                    ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[16]                   ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[17]                   ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[18]                   ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[19]                   ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[20]                   ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[21]                   ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[22]                   ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[23]                   ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[24]                   ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[25]                   ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[26]                   ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[27]                   ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[28]                   ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[29]                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.715 ; 3.935        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                          ;
; 3.715 ; 3.935        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]          ;
; 3.715 ; 3.935        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var ;
; 3.715 ; 3.935        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                     ;
; 3.715 ; 3.935        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var        ;
; 3.715 ; 3.935        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                              ;
; 3.715 ; 3.935        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                              ;
; 3.715 ; 3.935        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                               ;
; 3.715 ; 3.935        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                               ;
; 3.715 ; 3.935        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                               ;
; 3.715 ; 3.935        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                               ;
; 3.715 ; 3.935        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                               ;
; 3.715 ; 3.935        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig               ;
; 3.716 ; 3.936        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                               ;
; 3.716 ; 3.936        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                              ;
; 3.716 ; 3.936        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                               ;
; 3.716 ; 3.936        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                               ;
; 3.716 ; 3.936        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                               ;
; 3.716 ; 3.936        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                               ;
; 3.716 ; 3.936        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                   ;
; 3.716 ; 3.936        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                  ;
; 3.716 ; 3.936        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                  ;
; 3.716 ; 3.936        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                  ;
; 3.716 ; 3.936        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                   ;
; 3.716 ; 3.936        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                   ;
; 3.716 ; 3.936        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                   ;
; 3.716 ; 3.936        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                   ;
; 3.716 ; 3.936        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                   ;
; 3.716 ; 3.936        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                   ;
; 3.716 ; 3.936        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                   ;
; 3.716 ; 3.936        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                   ;
; 3.716 ; 3.936        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                   ;
; 3.717 ; 3.937        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                    ;
; 3.717 ; 3.937        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                     ;
; 3.717 ; 3.937        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                     ;
; 3.717 ; 3.937        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                              ;
; 3.717 ; 3.937        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                              ;
; 3.717 ; 3.937        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                              ;
; 3.717 ; 3.937        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                              ;
; 3.717 ; 3.937        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                 ;
; 3.717 ; 3.937        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                               ;
; 3.717 ; 3.937        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                             ;
; 3.717 ; 3.937        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                     ;
; 3.717 ; 3.937        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                      ;
; 3.717 ; 3.937        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                 ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                               ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                          ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                          ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                          ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                          ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]          ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]         ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]         ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]         ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]         ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]         ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]         ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]         ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]         ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]         ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]          ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]         ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]          ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]          ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]          ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]          ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]          ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]          ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]          ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]         ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]         ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]         ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]         ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]         ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]         ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]         ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]          ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]          ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]          ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]          ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]          ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]          ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]          ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                     ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                     ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                     ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                     ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                    ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[11]                                                    ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                     ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]          ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]          ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]          ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]          ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]          ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]          ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]          ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]         ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]         ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]         ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_ext'                                                                                                                                                        ;
+-------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                     ;
+-------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------+
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; buf_or:buf_or_u1|cnt_en_r[0]                                                                                               ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; buf_or:buf_or_u1|ina_r[0]                                                                                                  ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; buf_or:buf_or_u1|inb_r[0]                                                                                                  ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; buf_or:buf_or_u1|q_or                                                                                                      ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|adv_cnt_en                                                                                        ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[2]                                                                                          ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[6]                                                                                          ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cyc_cnt_en                                                                                        ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|e_cnt[2]                                                                                          ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|e_cnt[6]                                                                                          ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|fre_cnt_en                                                                                        ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|ina_in_r[0]                                                                                       ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|ina_in_r[1]                                                                                       ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|inb_in_r[0]                                                                                       ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|inb_in_r[1]                                                                                       ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|lag_cnt_en                                                                                        ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|pha_cnt_en                                                                                        ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|up_data_flag                                                                                      ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; time_cs:time_cs_u1|aclr_reg                                                                                                ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[0]  ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[10] ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[11] ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[12] ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[13] ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[14] ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[15] ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[1]  ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[2]  ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[3]  ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[4]  ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[5]  ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[6]  ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[7]  ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[8]  ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[9]  ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; time_cs:time_cs_u1|external_signal_rising                                                                                  ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; time_cs:time_cs_u1|ina_r[3]                                                                                                ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; time_cs:time_cs_u1|inb_r[2]                                                                                                ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; time_cs:time_cs_u1|inb_r[3]                                                                                                ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; time_cs:time_cs_u1|state.STATE_IDLE                                                                                        ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; time_cs:time_cs_u1|state.STATE_START                                                                                       ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; time_cs:time_cs_u1|state.STATE_STOP                                                                                        ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; time_cs:time_cs_u1|state.STATE_WAIT                                                                                        ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; time_cs:time_cs_u1|time_out_reg                                                                                            ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; time_cs:time_cs_u1|trick_count_en                                                                                          ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; time_cs:time_cs_u1|updata_reg                                                                                              ;
; 9.764 ; 9.952        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; in_buf:in_buf_u1|inb_r                                                                                                     ;
; 9.764 ; 9.952        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; time_cs:time_cs_u1|inb_r[0]                                                                                                ;
; 9.764 ; 9.952        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; time_cs:time_cs_u1|inb_r[1]                                                                                                ;
; 9.764 ; 9.952        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; two_frequency:two_frequency_u1|inb_out_reg                                                                                 ;
; 9.764 ; 9.952        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; two_frequency:two_frequency_u1|inb_r[0]                                                                                    ;
; 9.764 ; 9.952        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; two_frequency:two_frequency_u1|inb_r[1]                                                                                    ;
; 9.764 ; 9.952        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; two_frequency:two_frequency_u1|inb_two                                                                                     ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[0]                                                                                          ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[10]                                                                                         ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[11]                                                                                         ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[12]                                                                                         ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[13]                                                                                         ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[14]                                                                                         ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[16]                                                                                         ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[17]                                                                                         ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[1]                                                                                          ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[22]                                                                                         ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[23]                                                                                         ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[24]                                                                                         ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[25]                                                                                         ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[26]                                                                                         ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[27]                                                                                         ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[28]                                                                                         ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[29]                                                                                         ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[2]                                                                                          ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[3]                                                                                          ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[4]                                                                                          ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[5]                                                                                          ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[6]                                                                                          ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[7]                                                                                          ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[0]                                                                                          ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[10]                                                                                         ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[11]                                                                                         ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[12]                                                                                         ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[13]                                                                                         ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[14]                                                                                         ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[17]                                                                                         ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[1]                                                                                          ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[23]                                                                                         ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[25]                                                                                         ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[28]                                                                                         ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[29]                                                                                         ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[30]                                                                                         ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[3]                                                                                          ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[4]                                                                                          ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[5]                                                                                          ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[7]                                                                                          ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[0]                                                                                          ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[10]                                                                                         ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[11]                                                                                         ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[12]                                                                                         ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[13]                                                                                         ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[14]                                                                                         ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[16]                                                                                         ;
+-------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.451 ; 49.686       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~portb_address_reg0               ;
; 49.519 ; 49.739       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                    ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                            ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                           ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                              ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                         ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                        ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                        ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                        ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                        ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                        ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                        ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                         ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                         ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                         ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                         ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                         ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                         ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                         ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                             ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                             ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                             ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                             ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                        ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                        ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                        ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                        ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                            ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                            ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                              ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                             ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                             ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                             ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                             ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                             ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                             ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                             ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                             ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                             ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                             ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                         ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                         ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                         ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                         ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                    ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                    ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                    ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                    ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                    ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                             ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                        ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                        ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                        ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                        ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                        ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                        ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                        ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                        ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                        ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                        ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                        ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                        ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                        ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]                                                        ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]                                                        ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]                                                        ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]                                                        ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18] ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19] ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20] ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21] ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22] ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23] ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24] ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                              ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                              ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                              ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                              ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                              ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                              ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                              ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                         ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                       ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                       ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                       ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                         ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                         ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                         ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                         ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; KEY1                ; clk_ext             ; 2.573 ; 2.740 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; KEY2                ; clk_ext             ; 2.739 ; 3.052 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; KEY1                ; clk_ext             ; 4.835 ; 4.996 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; spi_sdi             ; clk_ext             ; 7.239 ; 7.561 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.590 ; 1.722 ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; 6.753 ; 6.745 ; Rise       ; altera_reserved_tck                               ;
; in_a                ; clk_ext             ; 1.549 ; 1.667 ; Rise       ; clk_ext                                           ;
; in_b                ; clk_ext             ; 2.411 ; 2.555 ; Rise       ; clk_ext                                           ;
; spi_cs_cmd          ; clk_ext             ; 2.910 ; 3.229 ; Rise       ; clk_ext                                           ;
; spi_cs_data         ; clk_ext             ; 3.092 ; 3.381 ; Rise       ; clk_ext                                           ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; KEY1                ; clk_ext             ; -1.762 ; -1.930 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; KEY2                ; clk_ext             ; -1.764 ; -1.931 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; KEY1                ; clk_ext             ; -3.929 ; -4.039 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; spi_sdi             ; clk_ext             ; -6.417 ; -6.711 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.338  ; 1.245  ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; -1.383 ; -1.476 ; Rise       ; altera_reserved_tck                               ;
; in_a                ; clk_ext             ; -0.955 ; -1.070 ; Rise       ; clk_ext                                           ;
; in_b                ; clk_ext             ; -1.935 ; -2.058 ; Rise       ; clk_ext                                           ;
; spi_cs_cmd          ; clk_ext             ; -2.427 ; -2.733 ; Rise       ; clk_ext                                           ;
; spi_cs_data         ; clk_ext             ; -2.584 ; -2.850 ; Rise       ; clk_ext                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; dac_data1[*]        ; clk_ext             ; 7.325  ; 7.270  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[0]       ; clk_ext             ; 5.583  ; 5.457  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[1]       ; clk_ext             ; 7.325  ; 7.270  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[2]       ; clk_ext             ; 5.275  ; 5.115  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[3]       ; clk_ext             ; 5.578  ; 5.423  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[4]       ; clk_ext             ; 5.404  ; 5.328  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[5]       ; clk_ext             ; 5.537  ; 5.359  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[6]       ; clk_ext             ; 5.665  ; 5.507  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[7]       ; clk_ext             ; 4.614  ; 4.546  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[8]       ; clk_ext             ; 5.729  ; 5.575  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[9]       ; clk_ext             ; 6.793  ; 6.754  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[10]      ; clk_ext             ; 5.405  ; 5.274  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[11]      ; clk_ext             ; 6.266  ; 6.044  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[12]      ; clk_ext             ; 4.937  ; 4.843  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[13]      ; clk_ext             ; 5.881  ; 5.682  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; dac_data2[*]        ; clk_ext             ; 6.372  ; 6.403  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[0]       ; clk_ext             ; 5.559  ; 5.379  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[1]       ; clk_ext             ; 5.577  ; 5.423  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[2]       ; clk_ext             ; 5.280  ; 5.111  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[3]       ; clk_ext             ; 5.526  ; 5.341  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[4]       ; clk_ext             ; 6.372  ; 6.403  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[5]       ; clk_ext             ; 4.933  ; 4.846  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[6]       ; clk_ext             ; 4.613  ; 4.547  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[7]       ; clk_ext             ; 4.221  ; 4.184  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[8]       ; clk_ext             ; 4.800  ; 4.685  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[9]       ; clk_ext             ; 4.990  ; 4.868  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[10]      ; clk_ext             ; 5.315  ; 5.183  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[11]      ; clk_ext             ; 4.303  ; 4.287  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[12]      ; clk_ext             ; 5.193  ; 5.057  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[13]      ; clk_ext             ; 5.310  ; 5.187  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; dac_clk1            ; clk_ext             ; 1.304  ;        ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk1            ; clk_ext             ;        ; 1.196  ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk2            ; clk_ext             ; 1.224  ;        ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; dac_clk2            ; clk_ext             ;        ; 1.182  ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.243 ; 13.789 ; Fall       ; altera_reserved_tck                               ;
; spi_sdo             ; clk_ext             ; 7.573  ; 7.518  ; Rise       ; clk_ext                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; dac_data1[*]        ; clk_ext             ; 4.051  ; 3.985  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[0]       ; clk_ext             ; 4.980  ; 4.858  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[1]       ; clk_ext             ; 6.707  ; 6.657  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[2]       ; clk_ext             ; 4.681  ; 4.525  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[3]       ; clk_ext             ; 4.978  ; 4.827  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[4]       ; clk_ext             ; 4.808  ; 4.734  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[5]       ; clk_ext             ; 4.938  ; 4.765  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[6]       ; clk_ext             ; 5.061  ; 4.907  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[7]       ; clk_ext             ; 4.051  ; 3.985  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[8]       ; clk_ext             ; 5.123  ; 4.972  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[9]       ; clk_ext             ; 6.202  ; 6.166  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[10]      ; clk_ext             ; 4.811  ; 4.683  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[11]      ; clk_ext             ; 5.638  ; 5.423  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[12]      ; clk_ext             ; 4.362  ; 4.270  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[13]      ; clk_ext             ; 5.268  ; 5.075  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; dac_data2[*]        ; clk_ext             ; 3.669  ; 3.632  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[0]       ; clk_ext             ; 4.954  ; 4.779  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[1]       ; clk_ext             ; 4.970  ; 4.821  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[2]       ; clk_ext             ; 4.686  ; 4.522  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[3]       ; clk_ext             ; 4.923  ; 4.744  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[4]       ; clk_ext             ; 5.792  ; 5.824  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[5]       ; clk_ext             ; 4.353  ; 4.267  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[6]       ; clk_ext             ; 4.049  ; 3.985  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[7]       ; clk_ext             ; 3.669  ; 3.632  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[8]       ; clk_ext             ; 4.229  ; 4.117  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[9]       ; clk_ext             ; 4.411  ; 4.293  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[10]      ; clk_ext             ; 4.723  ; 4.595  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[11]      ; clk_ext             ; 3.751  ; 3.735  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[12]      ; clk_ext             ; 4.603  ; 4.471  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[13]      ; clk_ext             ; 4.719  ; 4.600  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; dac_clk1            ; clk_ext             ; 0.806  ;        ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk1            ; clk_ext             ;        ; 0.701  ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk2            ; clk_ext             ; 0.728  ;        ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; dac_clk2            ; clk_ext             ;        ; 0.687  ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.886 ; 11.439 ; Fall       ; altera_reserved_tck                               ;
; spi_sdo             ; clk_ext             ; 7.247  ; 7.187  ; Rise       ; clk_ext                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+-------------+-------------+--------+-------+--------+--------+
; Input Port  ; Output Port ; RR     ; RF    ; FR     ; FF     ;
+-------------+-------------+--------+-------+--------+--------+
; spi_cs_data ; spi_sdo     ; 10.085 ; 9.945 ; 10.322 ; 10.225 ;
+-------------+-------------+--------+-------+--------+--------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; spi_cs_data ; spi_sdo     ; 7.801 ; 7.687 ; 8.116 ; 8.002 ;
+-------------+-------------+-------+-------+-------+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 56.84 MHz  ; 56.84 MHz       ; altera_reserved_tck                               ;      ;
; 77.24 MHz  ; 77.24 MHz       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 151.72 MHz ; 151.72 MHz      ; clk_ext                                           ;      ;
; 176.58 MHz ; 176.58 MHz      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; -2.473 ; -70.237       ;
; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 2.337  ; 0.000         ;
; clk_ext                                           ; 13.409 ; 0.000         ;
; altera_reserved_tck                               ; 41.204 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.401 ; 0.000         ;
; altera_reserved_tck                               ; 0.401 ; 0.000         ;
; clk_ext                                           ; 0.401 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk_ext             ; 17.055 ; 0.000         ;
; altera_reserved_tck ; 47.942 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.498 ; 0.000         ;
; clk_ext             ; 1.858 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 3.674  ; 0.000         ;
; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 3.714  ; 0.000         ;
; clk_ext                                           ; 9.774  ; 0.000         ;
; altera_reserved_tck                               ; 49.302 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+--------+-----------------------------------+---------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+---------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.473 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.108     ; 6.387      ;
; -2.473 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.108     ; 6.387      ;
; -2.473 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.108     ; 6.387      ;
; -2.473 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.108     ; 6.387      ;
; -2.473 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.108     ; 6.387      ;
; -2.440 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.116     ; 6.346      ;
; -2.440 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.116     ; 6.346      ;
; -2.440 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.116     ; 6.346      ;
; -2.440 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.116     ; 6.346      ;
; -2.440 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.116     ; 6.346      ;
; -2.378 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.105     ; 6.295      ;
; -2.378 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.105     ; 6.295      ;
; -2.378 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.105     ; 6.295      ;
; -2.378 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[16] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.105     ; 6.295      ;
; -2.378 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[19] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.105     ; 6.295      ;
; -2.378 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[20] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.105     ; 6.295      ;
; -2.378 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[29] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.105     ; 6.295      ;
; -2.361 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 6.277      ;
; -2.361 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 6.277      ;
; -2.361 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 6.277      ;
; -2.361 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 6.277      ;
; -2.361 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 6.277      ;
; -2.349 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.105     ; 6.266      ;
; -2.345 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.113     ; 6.254      ;
; -2.345 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.113     ; 6.254      ;
; -2.345 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.113     ; 6.254      ;
; -2.345 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[16] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.113     ; 6.254      ;
; -2.345 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[19] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.113     ; 6.254      ;
; -2.345 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[20] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.113     ; 6.254      ;
; -2.345 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[29] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.113     ; 6.254      ;
; -2.316 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.113     ; 6.225      ;
; -2.304 ; key_con:u_key_con|cnt_1[5]        ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 6.220      ;
; -2.304 ; key_con:u_key_con|cnt_1[5]        ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 6.220      ;
; -2.304 ; key_con:u_key_con|cnt_1[5]        ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 6.220      ;
; -2.304 ; key_con:u_key_con|cnt_1[5]        ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 6.220      ;
; -2.304 ; key_con:u_key_con|cnt_1[5]        ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 6.220      ;
; -2.299 ; key_con:u_key_con|cnt_1[8]        ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 6.215      ;
; -2.299 ; key_con:u_key_con|cnt_1[8]        ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 6.215      ;
; -2.299 ; key_con:u_key_con|cnt_1[8]        ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 6.215      ;
; -2.299 ; key_con:u_key_con|cnt_1[8]        ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 6.215      ;
; -2.299 ; key_con:u_key_con|cnt_1[8]        ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 6.215      ;
; -2.287 ; key_con:u_key_con|cycle_count[15] ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 6.213      ;
; -2.287 ; key_con:u_key_con|cycle_count[15] ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 6.213      ;
; -2.287 ; key_con:u_key_con|cycle_count[15] ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 6.213      ;
; -2.287 ; key_con:u_key_con|cycle_count[15] ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 6.213      ;
; -2.287 ; key_con:u_key_con|cycle_count[15] ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 6.213      ;
; -2.237 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.103     ; 6.156      ;
; -2.237 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.103     ; 6.156      ;
; -2.237 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.103     ; 6.156      ;
; -2.237 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[16] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.103     ; 6.156      ;
; -2.237 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[19] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.103     ; 6.156      ;
; -2.237 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[20] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.103     ; 6.156      ;
; -2.237 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[29] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.103     ; 6.156      ;
; -2.213 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.103     ; 6.132      ;
; -2.194 ; key_con:u_key_con|cnt_1[9]        ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 6.110      ;
; -2.194 ; key_con:u_key_con|cnt_1[9]        ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 6.110      ;
; -2.194 ; key_con:u_key_con|cnt_1[9]        ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 6.110      ;
; -2.194 ; key_con:u_key_con|cnt_1[9]        ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 6.110      ;
; -2.194 ; key_con:u_key_con|cnt_1[9]        ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 6.110      ;
; -2.192 ; key_con:u_key_con|cycle_count[1]  ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.116     ; 6.098      ;
; -2.192 ; key_con:u_key_con|cycle_count[1]  ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.116     ; 6.098      ;
; -2.192 ; key_con:u_key_con|cycle_count[1]  ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.116     ; 6.098      ;
; -2.192 ; key_con:u_key_con|cycle_count[1]  ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.116     ; 6.098      ;
; -2.192 ; key_con:u_key_con|cycle_count[1]  ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.116     ; 6.098      ;
; -2.192 ; key_con:u_key_con|cycle_count[15] ; key_con:u_key_con|fre[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.093     ; 6.121      ;
; -2.192 ; key_con:u_key_con|cycle_count[15] ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.093     ; 6.121      ;
; -2.192 ; key_con:u_key_con|cycle_count[15] ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.093     ; 6.121      ;
; -2.192 ; key_con:u_key_con|cycle_count[15] ; key_con:u_key_con|fre[16] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.093     ; 6.121      ;
; -2.192 ; key_con:u_key_con|cycle_count[15] ; key_con:u_key_con|fre[19] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.093     ; 6.121      ;
; -2.192 ; key_con:u_key_con|cycle_count[15] ; key_con:u_key_con|fre[20] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.093     ; 6.121      ;
; -2.192 ; key_con:u_key_con|cycle_count[15] ; key_con:u_key_con|fre[29] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.093     ; 6.121      ;
; -2.180 ; key_con:u_key_con|cnt_1[5]        ; key_con:u_key_con|fre[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.103     ; 6.099      ;
; -2.180 ; key_con:u_key_con|cnt_1[5]        ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.103     ; 6.099      ;
; -2.180 ; key_con:u_key_con|cnt_1[5]        ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.103     ; 6.099      ;
; -2.180 ; key_con:u_key_con|cnt_1[5]        ; key_con:u_key_con|fre[16] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.103     ; 6.099      ;
; -2.180 ; key_con:u_key_con|cnt_1[5]        ; key_con:u_key_con|fre[19] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.103     ; 6.099      ;
; -2.180 ; key_con:u_key_con|cnt_1[5]        ; key_con:u_key_con|fre[20] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.103     ; 6.099      ;
; -2.180 ; key_con:u_key_con|cnt_1[5]        ; key_con:u_key_con|fre[29] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.103     ; 6.099      ;
; -2.175 ; key_con:u_key_con|cnt_1[8]        ; key_con:u_key_con|fre[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.103     ; 6.094      ;
; -2.175 ; key_con:u_key_con|cnt_1[8]        ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.103     ; 6.094      ;
; -2.175 ; key_con:u_key_con|cnt_1[8]        ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.103     ; 6.094      ;
; -2.175 ; key_con:u_key_con|cnt_1[8]        ; key_con:u_key_con|fre[16] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.103     ; 6.094      ;
; -2.175 ; key_con:u_key_con|cnt_1[8]        ; key_con:u_key_con|fre[19] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.103     ; 6.094      ;
; -2.175 ; key_con:u_key_con|cnt_1[8]        ; key_con:u_key_con|fre[20] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.103     ; 6.094      ;
; -2.175 ; key_con:u_key_con|cnt_1[8]        ; key_con:u_key_con|fre[29] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.103     ; 6.094      ;
; -2.169 ; key_con:u_key_con|cycle_count[14] ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 6.095      ;
; -2.169 ; key_con:u_key_con|cycle_count[14] ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 6.095      ;
; -2.169 ; key_con:u_key_con|cycle_count[14] ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 6.095      ;
; -2.169 ; key_con:u_key_con|cycle_count[14] ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 6.095      ;
; -2.169 ; key_con:u_key_con|cycle_count[14] ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 6.095      ;
; -2.167 ; key_con:u_key_con|cycle_count[29] ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.108     ; 6.081      ;
; -2.167 ; key_con:u_key_con|cycle_count[29] ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.108     ; 6.081      ;
; -2.167 ; key_con:u_key_con|cycle_count[29] ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.108     ; 6.081      ;
; -2.167 ; key_con:u_key_con|cycle_count[29] ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.108     ; 6.081      ;
; -2.167 ; key_con:u_key_con|cycle_count[29] ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.108     ; 6.081      ;
; -2.165 ; key_con:u_key_con|cnt_1[11]       ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 6.081      ;
; -2.165 ; key_con:u_key_con|cnt_1[11]       ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 6.081      ;
; -2.165 ; key_con:u_key_con|cnt_1[11]       ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 6.081      ;
; -2.165 ; key_con:u_key_con|cnt_1[11]       ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 6.081      ;
; -2.165 ; key_con:u_key_con|cnt_1[11]       ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 6.081      ;
+--------+-----------------------------------+---------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 2.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.075     ; 5.610      ;
; 2.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 5.603      ;
; 2.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.074     ; 5.575      ;
; 2.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.476      ;
; 2.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.075     ; 5.442      ;
; 2.520 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 5.426      ;
; 2.530 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 5.416      ;
; 2.542 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.401      ;
; 2.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.075     ; 5.404      ;
; 2.544 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.075     ; 5.403      ;
; 2.548 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.394      ;
; 2.561 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.075     ; 5.386      ;
; 2.563 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.078     ; 5.381      ;
; 2.564 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 5.382      ;
; 2.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 5.379      ;
; 2.577 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 5.369      ;
; 2.578 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.075     ; 5.369      ;
; 2.590 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.361      ;
; 2.590 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.075     ; 5.357      ;
; 2.593 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.358      ;
; 2.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.357      ;
; 2.597 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.074     ; 5.351      ;
; 2.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.077     ; 5.342      ;
; 2.610 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.341      ;
; 2.648 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.295      ;
; 2.654 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.288      ;
; 2.661 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.075     ; 5.286      ;
; 2.661 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.075     ; 5.286      ;
; 2.661 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.078     ; 5.283      ;
; 2.661 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.075     ; 5.286      ;
; 2.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 5.262      ;
; 2.699 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.252      ;
; 2.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.242      ;
; 2.710 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.233      ;
; 2.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.217      ;
; 2.727 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.077     ; 5.218      ;
; 2.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.075     ; 5.218      ;
; 2.733 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 5.213      ;
; 2.735 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 5.211      ;
; 2.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.077     ; 5.204      ;
; 2.742 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 5.204      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 5.202      ;
; 2.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.197      ;
; 2.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.195      ;
; 2.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.194      ;
; 2.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 5.192      ;
; 2.755 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.075     ; 5.192      ;
; 2.757 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.074     ; 5.191      ;
; 2.757 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.074     ; 5.191      ;
; 2.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.075     ; 5.188      ;
; 2.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 5.181      ;
; 2.767 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.075     ; 5.180      ;
; 2.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.075     ; 5.179      ;
; 2.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.173      ;
; 2.771 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.075     ; 5.176      ;
; 2.773 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.077     ; 5.172      ;
; 2.773 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 5.173      ;
; 2.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.077     ; 5.165      ;
; 2.782 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.161      ;
; 2.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.154      ;
; 2.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 5.158      ;
; 2.793 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.074     ; 5.155      ;
; 2.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.074     ; 5.154      ;
; 2.795 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.075     ; 5.152      ;
; 2.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.075     ; 5.149      ;
; 2.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.144      ;
; 2.799 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.075     ; 5.148      ;
; 2.802 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.075     ; 5.145      ;
; 2.803 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 5.143      ;
; 2.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.074     ; 5.144      ;
; 2.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 5.142      ;
; 2.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.137      ;
; 2.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.075     ; 5.132      ;
; 2.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.127      ;
; 2.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.134      ;
; 2.818 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.078     ; 5.126      ;
; 2.818 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.133      ;
; 2.820 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.131      ;
; 2.820 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.131      ;
; 2.824 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.077     ; 5.121      ;
; 2.825 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 5.121      ;
; 2.831 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.120      ;
; 2.831 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.111      ;
; 2.831 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.077     ; 5.114      ;
; 2.834 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.117      ;
; 2.844 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.099      ;
; 2.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 5.100      ;
; 2.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 5.097      ;
; 2.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 5.097      ;
; 2.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.089      ;
; 2.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 5.096      ;
; 2.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.088      ;
; 2.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.075     ; 5.086      ;
; 2.866 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.075     ; 5.081      ;
; 2.866 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.077      ;
; 2.866 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.077      ;
; 2.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 5.080      ;
; 2.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 5.074      ;
; 2.873 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 5.077      ;
; 2.875 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.067      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_ext'                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.409 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[13] ; time_cs:time_cs_u1|time_out_flag                      ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 6.541      ;
; 13.648 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[14] ; time_cs:time_cs_u1|time_out_flag                      ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 6.302      ;
; 13.790 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[15] ; time_cs:time_cs_u1|time_out_flag                      ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 6.160      ;
; 13.917 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[12] ; time_cs:time_cs_u1|time_out_flag                      ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 6.033      ;
; 13.970 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[9]  ; time_cs:time_cs_u1|time_out_flag                      ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 5.980      ;
; 13.992 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[10] ; time_cs:time_cs_u1|time_out_flag                      ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 5.958      ;
; 14.031 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[19]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.050     ; 5.941      ;
; 14.037 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[18]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.066     ; 5.919      ;
; 14.054 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[8]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.082     ; 5.886      ;
; 14.142 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[7]  ; time_cs:time_cs_u1|time_out_flag                      ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 5.808      ;
; 14.254 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[12]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.063     ; 5.705      ;
; 14.293 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[8]  ; time_cs:time_cs_u1|time_out_flag                      ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 5.657      ;
; 14.350 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[23]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.071     ; 5.601      ;
; 14.350 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[10]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.069     ; 5.603      ;
; 14.366 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[6]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.063     ; 5.593      ;
; 14.401 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[28]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.062     ; 5.559      ;
; 14.406 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[3]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.063     ; 5.553      ;
; 14.410 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[22]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.050     ; 5.562      ;
; 14.411 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[26]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.071     ; 5.540      ;
; 14.412 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[3]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.063     ; 5.547      ;
; 14.483 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[27]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.062     ; 5.477      ;
; 14.616 ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[3]     ; time_cs:time_cs_u1|test_ok                            ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 5.333      ;
; 14.617 ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[5]     ; time_cs:time_cs_u1|test_ok                            ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 5.332      ;
; 14.672 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[2]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.290      ;
; 14.678 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[2]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.284      ;
; 14.682 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[24]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.071     ; 5.269      ;
; 14.683 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[14]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.063     ; 5.276      ;
; 14.704 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[29]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.258      ;
; 14.721 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[30]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.241      ;
; 14.723 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[13]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.063     ; 5.236      ;
; 14.728 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[6]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.063     ; 5.231      ;
; 14.734 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[25]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.071     ; 5.217      ;
; 14.743 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[31]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.219      ;
; 14.744 ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[4]     ; time_cs:time_cs_u1|test_ok                            ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 5.205      ;
; 14.747 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[11]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.063     ; 5.212      ;
; 14.762 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[28]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.062     ; 5.198      ;
; 14.764 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[15]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.066     ; 5.192      ;
; 14.803 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[4]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.063     ; 5.156      ;
; 14.815 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[4]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.063     ; 5.144      ;
; 14.858 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[0]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.062     ; 5.102      ;
; 14.868 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[11] ; time_cs:time_cs_u1|time_out_flag                      ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 5.082      ;
; 14.891 ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[2]     ; time_cs:time_cs_u1|test_ok                            ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 5.058      ;
; 14.989 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][19] ; clk_ext      ; clk_ext     ; 20.000       ; -0.079     ; 4.954      ;
; 14.989 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][18] ; clk_ext      ; clk_ext     ; 20.000       ; -0.079     ; 4.954      ;
; 14.989 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][8]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.079     ; 4.954      ;
; 15.001 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[12]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.063     ; 4.958      ;
; 15.028 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][3]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.038     ; 4.956      ;
; 15.028 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][4]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.038     ; 4.956      ;
; 15.028 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][5]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.038     ; 4.956      ;
; 15.028 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][6]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.038     ; 4.956      ;
; 15.028 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][7]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.038     ; 4.956      ;
; 15.033 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[16] ; time_cs:time_cs_u1|time_out_flag                      ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 4.916      ;
; 15.043 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[14]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.063     ; 4.916      ;
; 15.055 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[29]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 4.907      ;
; 15.063 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][16] ; clk_ext      ; clk_ext     ; 20.000       ; -0.039     ; 4.920      ;
; 15.063 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][17] ; clk_ext      ; clk_ext     ; 20.000       ; -0.039     ; 4.920      ;
; 15.063 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][22] ; clk_ext      ; clk_ext     ; 20.000       ; -0.039     ; 4.920      ;
; 15.063 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][23] ; clk_ext      ; clk_ext     ; 20.000       ; -0.039     ; 4.920      ;
; 15.081 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[13]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.063     ; 4.878      ;
; 15.082 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[30]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 4.880      ;
; 15.091 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[1]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.062     ; 4.869      ;
; 15.102 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[31]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 4.860      ;
; 15.134 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[15]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.066     ; 4.822      ;
; 15.154 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[22] ; time_cs:time_cs_u1|time_out_flag                      ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 4.795      ;
; 15.159 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[26]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.071     ; 4.792      ;
; 15.203 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[5]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.063     ; 4.756      ;
; 15.205 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[17]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.066     ; 4.751      ;
; 15.230 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[16]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.066     ; 4.726      ;
; 15.241 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[27]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.062     ; 4.719      ;
; 15.254 ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[7]     ; time_cs:time_cs_u1|test_ok                            ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 4.695      ;
; 15.266 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][3]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.038     ; 4.718      ;
; 15.266 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][4]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.038     ; 4.718      ;
; 15.266 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][5]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.038     ; 4.718      ;
; 15.266 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][6]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.038     ; 4.718      ;
; 15.266 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][7]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.038     ; 4.718      ;
; 15.301 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][16] ; clk_ext      ; clk_ext     ; 20.000       ; -0.039     ; 4.682      ;
; 15.301 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][17] ; clk_ext      ; clk_ext     ; 20.000       ; -0.039     ; 4.682      ;
; 15.301 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][22] ; clk_ext      ; clk_ext     ; 20.000       ; -0.039     ; 4.682      ;
; 15.301 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][23] ; clk_ext      ; clk_ext     ; 20.000       ; -0.039     ; 4.682      ;
; 15.302 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[21]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.050     ; 4.670      ;
; 15.303 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[5]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.063     ; 4.656      ;
; 15.305 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][23] ; clk_ext      ; clk_ext     ; 20.000       ; -0.076     ; 4.641      ;
; 15.305 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][22] ; clk_ext      ; clk_ext     ; 20.000       ; -0.076     ; 4.641      ;
; 15.305 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][10] ; clk_ext      ; clk_ext     ; 20.000       ; -0.076     ; 4.641      ;
; 15.319 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[25]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.071     ; 4.632      ;
; 15.324 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[23]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.071     ; 4.627      ;
; 15.324 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[10]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.069     ; 4.629      ;
; 15.355 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[11]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.063     ; 4.604      ;
; 15.368 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][22] ; clk_ext      ; clk_ext     ; 20.000       ; -0.035     ; 4.619      ;
; 15.368 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][23] ; clk_ext      ; clk_ext     ; 20.000       ; -0.035     ; 4.619      ;
; 15.368 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][24] ; clk_ext      ; clk_ext     ; 20.000       ; -0.035     ; 4.619      ;
; 15.368 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][25] ; clk_ext      ; clk_ext     ; 20.000       ; -0.035     ; 4.619      ;
; 15.368 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][26] ; clk_ext      ; clk_ext     ; 20.000       ; -0.035     ; 4.619      ;
; 15.368 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][27] ; clk_ext      ; clk_ext     ; 20.000       ; -0.035     ; 4.619      ;
; 15.368 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][28] ; clk_ext      ; clk_ext     ; 20.000       ; -0.035     ; 4.619      ;
; 15.368 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][29] ; clk_ext      ; clk_ext     ; 20.000       ; -0.035     ; 4.619      ;
; 15.370 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][17] ; clk_ext      ; clk_ext     ; 20.000       ; -0.063     ; 4.589      ;
; 15.370 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][16] ; clk_ext      ; clk_ext     ; 20.000       ; -0.063     ; 4.589      ;
; 15.370 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][7]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.063     ; 4.589      ;
; 15.377 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][19] ; clk_ext      ; clk_ext     ; 20.000       ; -0.079     ; 4.566      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 41.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.340      ; 9.158      ;
; 41.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.343      ; 8.844      ;
; 41.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.324      ; 8.449      ;
; 41.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.323      ; 8.361      ;
; 42.368 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.342      ; 7.996      ;
; 42.793 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 7.554      ;
; 42.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 7.516      ;
; 42.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 7.499      ;
; 43.014 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.340      ; 7.348      ;
; 43.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 7.184      ;
; 43.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 7.164      ;
; 44.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 6.196      ;
; 44.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 6.183      ;
; 44.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 5.822      ;
; 44.541 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 5.797      ;
; 45.441 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 4.897      ;
; 46.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.340      ; 4.156      ;
; 46.686 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.338      ; 3.674      ;
; 46.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 3.418      ;
; 47.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.324      ; 3.326      ;
; 47.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 3.287      ;
; 47.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 3.098      ;
; 47.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.344      ; 3.070      ;
; 49.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.320      ; 0.940      ;
; 94.693 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.283      ;
; 94.693 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.283      ;
; 94.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.282      ;
; 94.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.281      ;
; 94.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 5.259      ;
; 94.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.255      ;
; 94.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.252      ;
; 94.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 5.196      ;
; 94.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 5.196      ;
; 94.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 5.196      ;
; 94.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[3]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 5.196      ;
; 94.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[4]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 5.196      ;
; 94.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[5]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 5.196      ;
; 94.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[6]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 5.196      ;
; 94.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[7]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 5.196      ;
; 94.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[8]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 5.196      ;
; 94.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[9]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 5.196      ;
; 94.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[10]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 5.196      ;
; 94.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[11]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 5.196      ;
; 94.879 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 5.100      ;
; 94.879 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 5.100      ;
; 94.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 5.099      ;
; 94.881 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 5.098      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.086      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.086      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.086      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[3]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.086      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[4]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.086      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[5]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.086      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[6]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.086      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[7]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.086      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[8]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.086      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[9]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.086      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[10]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.086      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[11]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.086      ;
; 94.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.086      ;
; 94.907 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 5.072      ;
; 94.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 5.069      ;
; 95.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.945      ;
; 95.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.939      ;
; 95.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.937      ;
; 95.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.937      ;
; 95.039 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.936      ;
; 95.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.935      ;
; 95.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.934      ;
; 95.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.933      ;
; 95.071 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.905      ;
; 95.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.901      ;
; 95.076 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.903      ;
; 95.078 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.898      ;
; 95.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.896      ;
; 95.087 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.348     ; 4.587      ;
; 95.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.868      ;
; 95.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.868      ;
; 95.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.868      ;
; 95.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.868      ;
; 95.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.868      ;
; 95.108 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.868      ;
; 95.109 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.867      ;
; 95.110 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.866      ;
; 95.112 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.864      ;
; 95.121 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.855      ;
; 95.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.847      ;
; 95.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.814      ;
; 95.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.814      ;
; 95.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.814      ;
; 95.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.814      ;
; 95.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.770      ;
; 95.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.770      ;
; 95.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.770      ;
; 95.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.770      ;
; 95.221 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.348     ; 4.453      ;
; 95.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.756      ;
; 95.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.754      ;
; 95.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.754      ;
; 95.225 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.753      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.401 ; key_con:u_key_con|cnt_1[0]                      ; key_con:u_key_con|cnt_1[0]                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.453 ; add_32bit:u_add_32bit|add[28]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a0~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.109      ;
; 0.465 ; add_32bit:u_add_32bit|add[28]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a8~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.122      ;
; 0.469 ; add_32bit:u_add_32bit|add[31]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a0~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.125      ;
; 0.470 ; add_32bit:u_add_32bit|add[28]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a2~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.127      ;
; 0.470 ; add_32bit:u_add_32bit|add[24]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a0~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.126      ;
; 0.483 ; add_32bit:u_add_32bit|add[24]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a8~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.140      ;
; 0.483 ; add_32bit:u_add_32bit|add[31]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a8~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.140      ;
; 0.489 ; add_32bit:u_add_32bit|add[24]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a2~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.146      ;
; 0.497 ; add_32bit:u_add_32bit|add[25]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a0~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.153      ;
; 0.512 ; add_32bit:u_add_32bit|add[25]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a8~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.169      ;
; 0.519 ; add_32bit:u_add_32bit|add[25]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a2~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.176      ;
; 0.549 ; add_32bit:u_add_32bit|add[31]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a2~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.206      ;
; 0.599 ; sel_wave:u_sel_wave|da_out_reg[13]              ; data_buf1[13]                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.601 ; sel_wave:u_sel_wave|da_out_reg[0]               ; data_buf1[0]                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.869      ;
; 0.682 ; sel_wave:u_sel_wave|da_out_reg[1]               ; data_buf2[1]                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.949      ;
; 0.683 ; add_32bit:u_add_32bit|add[6]                    ; add_32bit:u_add_32bit|add[6]                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.951      ;
; 0.684 ; add_32bit:u_add_32bit|add[15]                   ; add_32bit:u_add_32bit|add[15]                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.685 ; add_32bit:u_add_32bit|add[2]                    ; add_32bit:u_add_32bit|add[2]                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; add_32bit:u_add_32bit|add[3]                    ; add_32bit:u_add_32bit|add[3]                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; add_32bit:u_add_32bit|add[5]                    ; add_32bit:u_add_32bit|add[5]                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; add_32bit:u_add_32bit|add[13]                   ; add_32bit:u_add_32bit|add[13]                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; add_32bit:u_add_32bit|add[16]                   ; add_32bit:u_add_32bit|add[16]                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; sel_wave:u_sel_wave|da_out_reg[1]               ; data_buf1[1]                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.952      ;
; 0.686 ; add_32bit:u_add_32bit|add[4]                    ; add_32bit:u_add_32bit|add[4]                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; add_32bit:u_add_32bit|add[8]                    ; add_32bit:u_add_32bit|add[8]                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; add_32bit:u_add_32bit|add[10]                   ; add_32bit:u_add_32bit|add[10]                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; add_32bit:u_add_32bit|add[12]                   ; add_32bit:u_add_32bit|add[12]                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; add_32bit:u_add_32bit|add[18]                   ; add_32bit:u_add_32bit|add[18]                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; add_32bit:u_add_32bit|add[19]                   ; add_32bit:u_add_32bit|add[19]                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.687 ; add_32bit:u_add_32bit|add[1]                    ; add_32bit:u_add_32bit|add[1]                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.688 ; add_32bit:u_add_32bit|add[17]                   ; add_32bit:u_add_32bit|add[17]                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.956      ;
; 0.689 ; add_32bit:u_add_32bit|add[7]                    ; add_32bit:u_add_32bit|add[7]                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; add_32bit:u_add_32bit|add[9]                    ; add_32bit:u_add_32bit|add[9]                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; key_con:u_key_con|cnt_1[6]                      ; key_con:u_key_con|cnt_1[6]                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.694 ; key_con:u_key_con|cnt_1[5]                      ; key_con:u_key_con|cnt_1[5]                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; key_con:u_key_con|cnt_1[8]                      ; key_con:u_key_con|cnt_1[8]                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.697 ; key_con:u_key_con|cnt_1[7]                      ; key_con:u_key_con|cnt_1[7]                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.703 ; key_con:u_key_con|cycle_count[3]                ; key_con:u_key_con|cycle_count[3]                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.972      ;
; 0.703 ; key_con:u_key_con|cycle_count[5]                ; key_con:u_key_con|cycle_count[5]                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.972      ;
; 0.703 ; key_con:u_key_con|cycle_count[11]               ; key_con:u_key_con|cycle_count[11]                                                                                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.972      ;
; 0.703 ; key_con:u_key_con|cycle_count[13]               ; key_con:u_key_con|cycle_count[13]                                                                                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.972      ;
; 0.704 ; key_con:u_key_con|key_delay:u_key2_delay|kl[3]  ; key_con:u_key_con|key_delay:u_key2_delay|kl[3]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; key_con:u_key_con|key_delay:u_key2_delay|kl[5]  ; key_con:u_key_con|key_delay:u_key2_delay|kl[5]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; key_con:u_key_con|key_delay:u_key2_delay|kl[13] ; key_con:u_key_con|key_delay:u_key2_delay|kl[13]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; key_con:u_key_con|key_delay:u_key2_delay|kl[15] ; key_con:u_key_con|key_delay:u_key2_delay|kl[15]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; key_con:u_key_con|key_delay:u_key1_delay|kl[3]  ; key_con:u_key_con|key_delay:u_key1_delay|kl[3]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; key_con:u_key_con|key_delay:u_key1_delay|kl[5]  ; key_con:u_key_con|key_delay:u_key1_delay|kl[5]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; key_con:u_key_con|key_delay:u_key1_delay|kl[13] ; key_con:u_key_con|key_delay:u_key1_delay|kl[13]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; key_con:u_key_con|key_delay:u_key1_delay|kl[15] ; key_con:u_key_con|key_delay:u_key1_delay|kl[15]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; key_con:u_key_con|cycle_count[19]               ; key_con:u_key_con|cycle_count[19]                                                                                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.973      ;
; 0.704 ; key_con:u_key_con|cycle_count[21]               ; key_con:u_key_con|cycle_count[21]                                                                                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.973      ;
; 0.704 ; key_con:u_key_con|cnt_1[22]                     ; key_con:u_key_con|cnt_1[22]                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.973      ;
; 0.705 ; key_con:u_key_con|key_delay:u_key2_delay|kl[11] ; key_con:u_key_con|key_delay:u_key2_delay|kl[11]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; key_con:u_key_con|key_delay:u_key2_delay|kh[3]  ; key_con:u_key_con|key_delay:u_key2_delay|kh[3]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; key_con:u_key_con|key_delay:u_key2_delay|kh[5]  ; key_con:u_key_con|key_delay:u_key2_delay|kh[5]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; key_con:u_key_con|key_delay:u_key2_delay|kh[13] ; key_con:u_key_con|key_delay:u_key2_delay|kh[13]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; key_con:u_key_con|key_delay:u_key2_delay|kh[15] ; key_con:u_key_con|key_delay:u_key2_delay|kh[15]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; key_con:u_key_con|key_delay:u_key1_delay|kh[3]  ; key_con:u_key_con|key_delay:u_key1_delay|kh[3]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; key_con:u_key_con|key_delay:u_key1_delay|kh[5]  ; key_con:u_key_con|key_delay:u_key1_delay|kh[5]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; key_con:u_key_con|key_delay:u_key1_delay|kh[13] ; key_con:u_key_con|key_delay:u_key1_delay|kh[13]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; key_con:u_key_con|key_delay:u_key1_delay|kh[15] ; key_con:u_key_con|key_delay:u_key1_delay|kh[15]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; key_con:u_key_con|key_delay:u_key1_delay|kl[11] ; key_con:u_key_con|key_delay:u_key1_delay|kl[11]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; key_con:u_key_con|cycle_count[1]                ; key_con:u_key_con|cycle_count[1]                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.974      ;
; 0.705 ; key_con:u_key_con|cycle_count[6]                ; key_con:u_key_con|cycle_count[6]                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.974      ;
; 0.705 ; key_con:u_key_con|key_delay:u_key1_delay|kh[19] ; key_con:u_key_con|key_delay:u_key1_delay|kh[19]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; key_con:u_key_con|key_delay:u_key1_delay|kh[21] ; key_con:u_key_con|key_delay:u_key1_delay|kh[21]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; key_con:u_key_con|key_delay:u_key1_delay|kh[29] ; key_con:u_key_con|key_delay:u_key1_delay|kh[29]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; key_con:u_key_con|cycle_count[17]               ; key_con:u_key_con|cycle_count[17]                                                                                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.974      ;
; 0.705 ; key_con:u_key_con|cycle_count[27]               ; key_con:u_key_con|cycle_count[27]                                                                                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.974      ;
; 0.705 ; key_con:u_key_con|cnt_1[16]                     ; key_con:u_key_con|cnt_1[16]                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.974      ;
; 0.706 ; key_con:u_key_con|key_delay:u_key2_delay|kl[1]  ; key_con:u_key_con|key_delay:u_key2_delay|kl[1]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; key_con:u_key_con|key_delay:u_key2_delay|kl[19] ; key_con:u_key_con|key_delay:u_key2_delay|kl[19]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; key_con:u_key_con|key_delay:u_key2_delay|kl[21] ; key_con:u_key_con|key_delay:u_key2_delay|kl[21]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; key_con:u_key_con|key_delay:u_key2_delay|kh[11] ; key_con:u_key_con|key_delay:u_key2_delay|kh[11]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; key_con:u_key_con|key_delay:u_key2_delay|kh[19] ; key_con:u_key_con|key_delay:u_key2_delay|kh[19]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; key_con:u_key_con|key_delay:u_key2_delay|kh[21] ; key_con:u_key_con|key_delay:u_key2_delay|kh[21]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; key_con:u_key_con|key_delay:u_key2_delay|kh[29] ; key_con:u_key_con|key_delay:u_key2_delay|kh[29]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; key_con:u_key_con|key_delay:u_key2_delay|kl[29] ; key_con:u_key_con|key_delay:u_key2_delay|kl[29]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; key_con:u_key_con|key_delay:u_key1_delay|kh[11] ; key_con:u_key_con|key_delay:u_key1_delay|kh[11]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; key_con:u_key_con|key_delay:u_key1_delay|kl[1]  ; key_con:u_key_con|key_delay:u_key1_delay|kl[1]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; key_con:u_key_con|cycle_count[9]                ; key_con:u_key_con|cycle_count[9]                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; key_con:u_key_con|cycle_count[7]                ; key_con:u_key_con|cycle_count[7]                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; key_con:u_key_con|key_delay:u_key1_delay|kh[17] ; key_con:u_key_con|key_delay:u_key1_delay|kh[17]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; key_con:u_key_con|key_delay:u_key1_delay|kh[27] ; key_con:u_key_con|key_delay:u_key1_delay|kh[27]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; key_con:u_key_con|key_delay:u_key1_delay|kl[19] ; key_con:u_key_con|key_delay:u_key1_delay|kl[19]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; key_con:u_key_con|key_delay:u_key1_delay|kl[21] ; key_con:u_key_con|key_delay:u_key1_delay|kl[21]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; key_con:u_key_con|key_delay:u_key1_delay|kl[29] ; key_con:u_key_con|key_delay:u_key1_delay|kl[29]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; key_con:u_key_con|cycle_count[31]               ; key_con:u_key_con|cycle_count[31]                                                                                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; key_con:u_key_con|cnt_1[2]                      ; key_con:u_key_con|cnt_1[2]                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; key_con:u_key_con|cnt_1[3]                      ; key_con:u_key_con|cnt_1[3]                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; key_con:u_key_con|cnt_1[13]                     ; key_con:u_key_con|cnt_1[13]                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; key_con:u_key_con|cnt_1[14]                     ; key_con:u_key_con|cnt_1[14]                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; key_con:u_key_con|cnt_1[15]                     ; key_con:u_key_con|cnt_1[15]                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; key_con:u_key_con|cnt_1[18]                     ; key_con:u_key_con|cnt_1[18]                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; key_con:u_key_con|cnt_1[19]                     ; key_con:u_key_con|cnt_1[19]                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; key_con:u_key_con|cnt_1[21]                     ; key_con:u_key_con|cnt_1[21]                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; key_con:u_key_con|cnt_1[29]                     ; key_con:u_key_con|cnt_1[29]                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.975      ;
; 0.707 ; key_con:u_key_con|key_delay:u_key2_delay|kl[6]  ; key_con:u_key_con|key_delay:u_key2_delay|kl[6]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; key_con:u_key_con|key_delay:u_key2_delay|kl[9]  ; key_con:u_key_con|key_delay:u_key2_delay|kl[9]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
+-------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                      ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.414      ; 1.072      ;
; 0.448 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.716      ;
; 0.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.100      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.736      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.411      ; 1.126      ;
; 0.490 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.759      ;
; 0.490 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.758      ;
; 0.490 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.758      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[11]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.759      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.761      ;
; 0.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.852      ;
; 0.607 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.875      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.884      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.891      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.889      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.893      ;
; 0.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.904      ;
; 0.644 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.912      ;
; 0.646 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.914      ;
; 0.647 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.915      ;
; 0.648 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[11]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.916      ;
; 0.648 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.915      ;
; 0.650 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.919      ;
; 0.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.920      ;
; 0.652 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.920      ;
; 0.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.927      ;
; 0.663 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.932      ;
; 0.663 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.932      ;
; 0.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.934      ;
; 0.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.956      ;
; 0.696 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.964      ;
; 0.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.414      ; 1.346      ;
; 0.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.985      ;
; 0.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.992      ;
; 0.726 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.412      ; 1.368      ;
; 0.726 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.412      ; 1.368      ;
; 0.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.414      ; 1.374      ;
; 0.751 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.414      ; 1.395      ;
; 0.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.418      ;
; 0.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.036      ;
; 0.783 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.415      ; 1.428      ;
; 0.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.065      ;
; 0.803 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.415      ; 1.448      ;
; 0.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.081      ;
; 0.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.085      ;
; 0.833 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.102      ;
; 0.850 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.118      ;
; 0.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.119      ;
; 0.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.122      ;
; 0.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.131      ;
; 0.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.127      ;
; 0.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.129      ;
; 0.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.138      ;
; 0.882 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.151      ;
; 0.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.172      ;
; 0.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.172      ;
; 0.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.172      ;
; 0.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.406      ; 1.547      ;
; 0.912 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.189      ;
; 0.912 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.180      ;
; 0.913 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.176      ;
; 0.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.188      ;
; 0.918 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.189      ;
; 0.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.193      ;
; 0.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.193      ;
; 0.930 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.198      ;
; 0.931 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.199      ;
; 0.940 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_we_reg                                                                                                                         ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.413      ; 1.583      ;
; 0.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.212      ;
; 0.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.214      ;
; 0.945 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.206      ;
; 0.945 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.222      ;
; 0.945 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.216      ;
; 0.945 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.216      ;
; 0.946 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.207      ;
; 0.950 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.217      ;
; 0.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.218      ;
; 0.965 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.232      ;
; 0.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.239      ;
; 0.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.236      ;
; 0.999 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.262      ;
; 1.011 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.439      ; 1.680      ;
; 1.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.287      ;
; 1.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.292      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.715      ;
; 0.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.726      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.736      ;
; 0.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.740      ;
; 0.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.742      ;
; 0.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.743      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.747      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.747      ;
; 0.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.748      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.753      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.753      ;
; 0.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.755      ;
; 0.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[11]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 1.071      ;
; 0.490 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[3]          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 1.073      ;
; 0.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.760      ;
; 0.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.761      ;
; 0.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.761      ;
; 0.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.765      ;
; 0.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.765      ;
; 0.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.766      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.767      ;
; 0.520 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[2]          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 1.103      ;
; 0.534 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[1]          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 1.117      ;
; 0.546 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[7]          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 1.129      ;
; 0.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.853      ;
; 0.597 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.864      ;
; 0.597 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.865      ;
; 0.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.866      ;
; 0.599 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.867      ;
; 0.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.868      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_ext'                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[5][0]                                                                          ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[5][0]                             ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; delay_debounce:u_delay_debounce_sb|dout_reg                                                                                   ; delay_debounce:u_delay_debounce_sb|dout_reg                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; delay_debounce:u_delay_debounce_sa|dout_reg                                                                                   ; delay_debounce:u_delay_debounce_sa|dout_reg                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; two_frequency:two_frequency_u1|ina_two                                                                                        ; two_frequency:two_frequency_u1|ina_two                                           ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; time_cs:time_cs_u1|state.STATE_IDLE                                                                                           ; time_cs:time_cs_u1|state.STATE_IDLE                                              ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; time_cs:time_cs_u1|state.STATE_WAIT                                                                                           ; time_cs:time_cs_u1|state.STATE_WAIT                                              ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; two_frequency:two_frequency_u1|inb_two                                                                                        ; two_frequency:two_frequency_u1|inb_two                                           ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.669      ;
; 0.445 ; cnt_module:cnt_module_u1|b_cnt[26]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[26]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 1.510      ; 2.150      ;
; 0.445 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[2]                                              ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|done_reg      ; clk_ext      ; clk_ext     ; 0.000        ; 0.074      ; 0.714      ;
; 0.447 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|spi_cs_reg[2]                                               ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|done_reg       ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.714      ;
; 0.458 ; time_cs:time_cs_u1|inb_r[3]                                                                                                   ; buf_or:buf_or_u1|q_or                                                            ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.725      ;
; 0.470 ; two_frequency:two_frequency_u1|inb_two                                                                                        ; two_frequency:two_frequency_u1|inb_out_reg                                       ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; two_frequency:two_frequency_u1|ina_two                                                                                        ; two_frequency:two_frequency_u1|ina_out_reg                                       ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; buf_or:buf_or_u1|ina_r[0]                                                                                                     ; cnt_module:cnt_module_u1|ina_in_r[0]                                             ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; in_buf:in_buf_u1|inb_r                                                                                                        ; two_frequency:two_frequency_u1|inb_r[0]                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; two_frequency:two_frequency_u1|ina_out_reg                                                                                    ; time_cs:time_cs_u1|ina_r[0]                                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; time_cs:time_cs_u1|inb_r[0]                                                                                                   ; time_cs:time_cs_u1|inb_r[1]                                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; time_cs:time_cs_u1|inb_r[2]                                                                                                   ; time_cs:time_cs_u1|inb_r[3]                                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.740      ;
; 0.474 ; buf_or:buf_or_u1|inb_r[0]                                                                                                     ; cnt_module:cnt_module_u1|inb_in_r[0]                                             ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.741      ;
; 0.476 ; delay_debounce:u_delay_debounce_sa|din_reg[4]                                                                                 ; delay_debounce:u_delay_debounce_sa|din_reg[5]                                    ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.743      ;
; 0.477 ; time_cs:time_cs_u1|ina_r[0]                                                                                                   ; time_cs:time_cs_u1|ina_r[1]                                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.744      ;
; 0.479 ; delay_debounce:u_delay_debounce_sb|din_reg[11]                                                                                ; delay_debounce:u_delay_debounce_sb|din_reg[12]                                   ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.747      ;
; 0.480 ; time_cs:time_cs_u1|external_signal_rising                                                                                     ; time_cs:time_cs_u1|state.STATE_START                                             ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; time_cs:time_cs_u1|ina_r[3]                                                                                                   ; buf_or:buf_or_u1|ina_r[0]                                                        ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; two_frequency:two_frequency_u1|inb_r[0]                                                                                       ; two_frequency:two_frequency_u1|inb_r[1]                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.747      ;
; 0.481 ; delay_debounce:u_delay_debounce_sa|din_reg[6]                                                                                 ; delay_debounce:u_delay_debounce_sa|din_reg[7]                                    ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.748      ;
; 0.481 ; two_frequency:two_frequency_u1|ina_r[0]                                                                                       ; two_frequency:two_frequency_u1|ina_r[1]                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.748      ;
; 0.481 ; time_cs:time_cs_u1|inb_r[3]                                                                                                   ; buf_or:buf_or_u1|inb_r[0]                                                        ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.748      ;
; 0.483 ; delay_debounce:u_delay_debounce_sb|din_reg[9]                                                                                 ; delay_debounce:u_delay_debounce_sb|din_reg[10]                                   ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.751      ;
; 0.484 ; cnt_module:cnt_module_u1|inb_in_r[0]                                                                                          ; cnt_module:cnt_module_u1|inb_in_r[1]                                             ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.751      ;
; 0.484 ; time_cs:time_cs_u1|state.STATE_START                                                                                          ; time_cs:time_cs_u1|state.STATE_WAIT                                              ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.751      ;
; 0.485 ; cnt_module:cnt_module_u1|inb_in_r[0]                                                                                          ; cnt_module:cnt_module_u1|lag_cnt_en                                              ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.752      ;
; 0.486 ; time_cs:time_cs_u1|state.STATE_START                                                                                          ; time_cs:time_cs_u1|aclr_reg                                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.753      ;
; 0.486 ; cnt_module:cnt_module_u1|inb_in_r[0]                                                                                          ; cnt_module:cnt_module_u1|adv_cnt_en                                              ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.753      ;
; 0.487 ; delay_debounce:u_delay_debounce_sb|din_reg[14]                                                                                ; delay_debounce:u_delay_debounce_sb|din_reg[15]                                   ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.755      ;
; 0.487 ; time_cs:time_cs_u1|state.STATE_START                                                                                          ; time_cs:time_cs_u1|state.STATE_IDLE                                              ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.754      ;
; 0.489 ; time_cs:time_cs_u1|state.STATE_STOP                                                                                           ; time_cs:time_cs_u1|updata_reg                                                    ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.756      ;
; 0.494 ; delay_debounce:u_delay_debounce_sa|din_reg[0]                                                                                 ; delay_debounce:u_delay_debounce_sa|din_reg[1]                                    ; clk_ext      ; clk_ext     ; 0.000        ; 0.071      ; 0.760      ;
; 0.494 ; cnt_module:cnt_module_u1|ina_in_r[0]                                                                                          ; cnt_module:cnt_module_u1|ina_in_r[1]                                             ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.761      ;
; 0.495 ; cnt_module:cnt_module_u1|ina_in_r[0]                                                                                          ; cnt_module:cnt_module_u1|cyc_cnt_en                                              ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.762      ;
; 0.499 ; cnt_module:cnt_module_u1|b_cnt[13]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[13]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 1.512      ; 2.206      ;
; 0.501 ; delay_debounce:u_delay_debounce_sa|din_reg[13]                                                                                ; delay_debounce:u_delay_debounce_sa|din_reg[14]                                   ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.768      ;
; 0.503 ; cnt_module:cnt_module_u1|b_cnt[24]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[24]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 1.504      ; 2.202      ;
; 0.504 ; cnt_module:cnt_module_u1|b_cnt[29]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[29]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 1.514      ; 2.213      ;
; 0.526 ; cnt_module:cnt_module_u1|b_cnt[1]                                                                                             ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[1]                                      ; clk_ext      ; clk_ext     ; 0.000        ; 1.515      ; 2.236      ;
; 0.527 ; cnt_module:cnt_module_u1|b_cnt[0]                                                                                             ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[0]                                      ; clk_ext      ; clk_ext     ; 0.000        ; 1.515      ; 2.237      ;
; 0.530 ; cnt_module:cnt_module_u1|b_cnt[12]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[12]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 1.512      ; 2.237      ;
; 0.534 ; cnt_module:cnt_module_u1|f_cnt[2]                                                                                             ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[2]                                      ; clk_ext      ; clk_ext     ; 0.000        ; 1.515      ; 2.244      ;
; 0.540 ; cnt_module:cnt_module_u1|b_cnt[27]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[27]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 1.514      ; 2.249      ;
; 0.549 ; cnt_module:cnt_module_u1|b_cnt[14]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[14]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 1.512      ; 2.256      ;
; 0.556 ; cnt_module:cnt_module_u1|b_cnt[31]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[31]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 1.512      ; 2.263      ;
; 0.566 ; cnt_module:cnt_module_u1|b_cnt[17]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[17]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 1.509      ; 2.270      ;
; 0.575 ; cnt_module:cnt_module_u1|b_cnt[30]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[30]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 1.516      ; 2.286      ;
; 0.583 ; cnt_module:cnt_module_u1|b_cnt[5]                                                                                             ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[5]                                      ; clk_ext      ; clk_ext     ; 0.000        ; 1.511      ; 2.289      ;
; 0.590 ; cnt_module:cnt_module_u1|b_cnt[28]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[28]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 1.515      ; 2.300      ;
; 0.592 ; cnt_module:cnt_module_u1|ina_in_r[1]                                                                                          ; cnt_module:cnt_module_u1|cyc_cnt_en                                              ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.859      ;
; 0.607 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|spi_cs_reg[0]                                               ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|done_reg       ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.874      ;
; 0.610 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[1]                                              ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|done_reg      ; clk_ext      ; clk_ext     ; 0.000        ; 0.074      ; 0.879      ;
; 0.611 ; two_frequency:two_frequency_u1|ina_r[1]                                                                                       ; two_frequency:two_frequency_u1|ina_two                                           ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.878      ;
; 0.613 ; delay_debounce:u_delay_debounce_sb|H_reg                                                                                      ; delay_debounce:u_delay_debounce_sb|dout_reg                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.881      ;
; 0.613 ; time_cs:time_cs_u1|state.STATE_WAIT                                                                                           ; time_cs:time_cs_u1|state.STATE_STOP                                              ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.880      ;
; 0.614 ; cnt_module:cnt_module_u1|f_cnt[5]                                                                                             ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[5]                                      ; clk_ext      ; clk_ext     ; 0.000        ; 1.511      ; 2.320      ;
; 0.614 ; two_frequency:two_frequency_u1|inb_r[1]                                                                                       ; two_frequency:two_frequency_u1|inb_two                                           ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.881      ;
; 0.619 ; delay_debounce:u_delay_debounce_sa|din_reg[2]                                                                                 ; delay_debounce:u_delay_debounce_sa|din_reg[3]                                    ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.886      ;
; 0.621 ; time_cs:time_cs_u1|updata_reg                                                                                                 ; cnt_module:cnt_module_u1|up_data_flag                                            ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.888      ;
; 0.623 ; delay_debounce:u_delay_debounce_sa|din_reg[8]                                                                                 ; delay_debounce:u_delay_debounce_sa|din_reg[9]                                    ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.890      ;
; 0.623 ; buf_or:buf_or_u1|cnt_en_r[0]                                                                                                  ; cnt_module:cnt_module_u1|lag_cnt_en                                              ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.890      ;
; 0.625 ; buf_or:buf_or_u1|cnt_en_r[0]                                                                                                  ; cnt_module:cnt_module_u1|adv_cnt_en                                              ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.892      ;
; 0.628 ; delay_debounce:u_delay_debounce_sb|din_reg[4]                                                                                 ; delay_debounce:u_delay_debounce_sb|din_reg[5]                                    ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.896      ;
; 0.628 ; delay_debounce:u_delay_debounce_sa|dout_reg                                                                                   ; in_buf:in_buf_u1|ina_r                                                           ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.896      ;
; 0.631 ; cnt_module:cnt_module_u1|cntt:cntt_u4|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[4]            ; cnt_module:cnt_module_u1|e_cnt[4]                                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.898      ;
; 0.638 ; cnt_module:cnt_module_u1|b_cnt[10]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[10]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 1.507      ; 2.340      ;
; 0.640 ; delay_debounce:u_delay_debounce_sb|din_reg[12]                                                                                ; delay_debounce:u_delay_debounce_sb|din_reg[13]                                   ; clk_ext      ; clk_ext     ; 0.000        ; 0.074      ; 0.909      ;
; 0.641 ; cnt_module:cnt_module_u1|b_cnt[25]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[25]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 1.506      ; 2.342      ;
; 0.644 ; cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[17]           ; cnt_module:cnt_module_u1|c_cnt[17]                                               ; clk_ext      ; clk_ext     ; 0.000        ; 0.071      ; 0.910      ;
; 0.647 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[30] ; time_cs:time_cs_u1|time_out_flag                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 0.071      ; 0.913      ;
; 0.647 ; two_frequency:two_frequency_u1|inb_out_reg                                                                                    ; time_cs:time_cs_u1|inb_r[0]                                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; buf_or:buf_or_u1|q_or                                                                                                         ; cnt_module:cnt_module_u1|pha_cnt_en                                              ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.914      ;
; 0.652 ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[1]            ; cnt_module:cnt_module_u1|a_cnt[1]                                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.071      ; 0.918      ;
; 0.653 ; cnt_module:cnt_module_u1|b_cnt[18]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[18]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 1.515      ; 2.363      ;
; 0.654 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[0]                                              ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[1] ; clk_ext      ; clk_ext     ; 0.000        ; 0.074      ; 0.923      ;
; 0.654 ; delay_debounce:u_delay_debounce_sb|din_reg[0]                                                                                 ; delay_debounce:u_delay_debounce_sb|din_reg[1]                                    ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.921      ;
; 0.654 ; time_cs:time_cs_u1|ina_r[1]                                                                                                   ; time_cs:time_cs_u1|ina_r[2]                                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.921      ;
; 0.655 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|spi_cs_reg[0]                                               ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|spi_cs_reg[1]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.922      ;
; 0.656 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[1]                                              ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[2] ; clk_ext      ; clk_ext     ; 0.000        ; 0.074      ; 0.925      ;
; 0.657 ; cnt_module:cnt_module_u1|f_cnt[12]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[12]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 1.512      ; 2.364      ;
; 0.658 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|spi_cs_reg[1]                                               ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|spi_cs_reg[2]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.925      ;
; 0.660 ; delay_debounce:u_delay_debounce_sb|din_reg[3]                                                                                 ; delay_debounce:u_delay_debounce_sb|din_reg[4]                                    ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.928      ;
; 0.661 ; delay_debounce:u_delay_debounce_sb|din_reg[13]                                                                                ; delay_debounce:u_delay_debounce_sb|din_reg[14]                                   ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.929      ;
; 0.663 ; delay_debounce:u_delay_debounce_sb|din_reg[5]                                                                                 ; delay_debounce:u_delay_debounce_sb|din_reg[6]                                    ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.931      ;
; 0.663 ; delay_debounce:u_delay_debounce_sb|din_reg[7]                                                                                 ; delay_debounce:u_delay_debounce_sb|din_reg[8]                                    ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.931      ;
; 0.664 ; cnt_module:cnt_module_u1|b_cnt[19]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[19]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 1.529      ; 2.388      ;
; 0.664 ; cnt_module:cnt_module_u1|f_cnt[17]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[17]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 1.509      ; 2.368      ;
; 0.664 ; time_cs:time_cs_u1|state.STATE_WAIT                                                                                           ; time_cs:time_cs_u1|trick_count_en                                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.931      ;
; 0.667 ; delay_debounce:u_delay_debounce_sb|din_reg[6]                                                                                 ; delay_debounce:u_delay_debounce_sb|din_reg[7]                                    ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.935      ;
; 0.667 ; delay_debounce:u_delay_debounce_sa|din_reg[5]                                                                                 ; delay_debounce:u_delay_debounce_sa|din_reg[6]                                    ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.934      ;
; 0.667 ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[27]    ; time_cs:time_cs_u1|test_ok                                                       ; clk_ext      ; clk_ext     ; 0.000        ; 0.071      ; 0.933      ;
; 0.669 ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[11]           ; cnt_module:cnt_module_u1|a_cnt[11]                                               ; clk_ext      ; clk_ext     ; 0.000        ; 0.071      ; 0.935      ;
; 0.670 ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[29]           ; cnt_module:cnt_module_u1|a_cnt[29]                                               ; clk_ext      ; clk_ext     ; 0.000        ; 0.071      ; 0.936      ;
; 0.674 ; cnt_module:cnt_module_u1|f_cnt[4]                                                                                             ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[4]                                      ; clk_ext      ; clk_ext     ; 0.000        ; 1.512      ; 2.381      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_ext'                                                                                                                                                                                                     ;
+--------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.055 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[16] ; clk_ext      ; clk_ext     ; 20.000       ; -0.065     ; 2.902      ;
; 17.055 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[17] ; clk_ext      ; clk_ext     ; 20.000       ; -0.065     ; 2.902      ;
; 17.055 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[18] ; clk_ext      ; clk_ext     ; 20.000       ; -0.065     ; 2.902      ;
; 17.055 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[19] ; clk_ext      ; clk_ext     ; 20.000       ; -0.065     ; 2.902      ;
; 17.055 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[20] ; clk_ext      ; clk_ext     ; 20.000       ; -0.065     ; 2.902      ;
; 17.055 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[21] ; clk_ext      ; clk_ext     ; 20.000       ; -0.065     ; 2.902      ;
; 17.055 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[22] ; clk_ext      ; clk_ext     ; 20.000       ; -0.065     ; 2.902      ;
; 17.055 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[23] ; clk_ext      ; clk_ext     ; 20.000       ; -0.065     ; 2.902      ;
; 17.055 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[24] ; clk_ext      ; clk_ext     ; 20.000       ; -0.065     ; 2.902      ;
; 17.055 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[25] ; clk_ext      ; clk_ext     ; 20.000       ; -0.065     ; 2.902      ;
; 17.055 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[26] ; clk_ext      ; clk_ext     ; 20.000       ; -0.065     ; 2.902      ;
; 17.055 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[27] ; clk_ext      ; clk_ext     ; 20.000       ; -0.065     ; 2.902      ;
; 17.055 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[28] ; clk_ext      ; clk_ext     ; 20.000       ; -0.065     ; 2.902      ;
; 17.055 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[29] ; clk_ext      ; clk_ext     ; 20.000       ; -0.065     ; 2.902      ;
; 17.055 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[30] ; clk_ext      ; clk_ext     ; 20.000       ; -0.065     ; 2.902      ;
; 17.055 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[31] ; clk_ext      ; clk_ext     ; 20.000       ; -0.065     ; 2.902      ;
; 17.365 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[0]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.066     ; 2.591      ;
; 17.365 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[1]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.066     ; 2.591      ;
; 17.365 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[2]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.066     ; 2.591      ;
; 17.365 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[3]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.066     ; 2.591      ;
; 17.365 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[4]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.066     ; 2.591      ;
; 17.365 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[5]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.066     ; 2.591      ;
; 17.365 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[6]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.066     ; 2.591      ;
; 17.365 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[7]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.066     ; 2.591      ;
; 17.365 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[8]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.066     ; 2.591      ;
; 17.365 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[9]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.066     ; 2.591      ;
; 17.365 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[10] ; clk_ext      ; clk_ext     ; 20.000       ; -0.066     ; 2.591      ;
; 17.365 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[11] ; clk_ext      ; clk_ext     ; 20.000       ; -0.066     ; 2.591      ;
; 17.365 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[12] ; clk_ext      ; clk_ext     ; 20.000       ; -0.066     ; 2.591      ;
; 17.365 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[13] ; clk_ext      ; clk_ext     ; 20.000       ; -0.066     ; 2.591      ;
; 17.365 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[14] ; clk_ext      ; clk_ext     ; 20.000       ; -0.066     ; 2.591      ;
; 17.365 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[15] ; clk_ext      ; clk_ext     ; 20.000       ; -0.066     ; 2.591      ;
; 17.397 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[0]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.552      ;
; 17.397 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[1]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.552      ;
; 17.397 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[2]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.552      ;
; 17.397 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[3]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.552      ;
; 17.397 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[4]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.552      ;
; 17.397 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[5]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.552      ;
; 17.397 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[6]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.552      ;
; 17.397 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[7]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.552      ;
; 17.397 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[8]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.552      ;
; 17.397 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[9]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.552      ;
; 17.397 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[10]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.552      ;
; 17.397 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[11]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.552      ;
; 17.397 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[12]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.552      ;
; 17.397 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[13]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.552      ;
; 17.397 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[14]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.552      ;
; 17.397 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[15]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.552      ;
; 17.634 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[16]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.315      ;
; 17.634 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[17]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.315      ;
; 17.634 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[18]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.315      ;
; 17.634 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[19]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.315      ;
; 17.634 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[20]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.315      ;
; 17.634 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[21]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.315      ;
; 17.634 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[22]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.315      ;
; 17.634 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[23]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.315      ;
; 17.634 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[24]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.315      ;
; 17.634 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[25]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.315      ;
; 17.634 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[26]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.315      ;
; 17.634 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[27]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.315      ;
; 17.634 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[28]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.315      ;
; 17.634 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[29]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.315      ;
; 17.634 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[30]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.315      ;
; 17.634 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[31]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.315      ;
+--------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.942 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.341      ; 2.421      ;
; 95.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.485      ;
; 95.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.485      ;
; 95.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.485      ;
; 95.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.485      ;
; 95.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.485      ;
; 95.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.485      ;
; 95.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.485      ;
; 95.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.485      ;
; 95.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.485      ;
; 95.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.485      ;
; 95.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.484      ;
; 95.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.484      ;
; 95.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.484      ;
; 95.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.484      ;
; 95.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.484      ;
; 95.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.484      ;
; 95.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.484      ;
; 95.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.484      ;
; 95.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.484      ;
; 95.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.484      ;
; 95.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.484      ;
; 95.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.483      ;
; 95.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.483      ;
; 95.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.483      ;
; 95.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.483      ;
; 95.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.472      ;
; 95.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.472      ;
; 95.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.472      ;
; 95.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.472      ;
; 95.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.472      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.479      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.479      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.479      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.479      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.479      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.479      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.479      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.476      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.476      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.476      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.476      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.476      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.476      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.476      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.476      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.476      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.476      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.476      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.476      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.476      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.476      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.479      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.476      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.476      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.476      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.476      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.476      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.476      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.476      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.475      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.475      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.475      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.475      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.475      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.475      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.475      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.474      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.473      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.473      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.473      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.473      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.473      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.473      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.473      ;
; 95.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.473      ;
; 95.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.475      ;
; 95.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.475      ;
; 95.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.475      ;
; 95.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.475      ;
; 95.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.475      ;
; 95.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.475      ;
; 95.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.475      ;
; 95.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.475      ;
; 95.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.475      ;
; 95.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.475      ;
; 97.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.736      ;
; 97.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.021      ;
; 97.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.021      ;
; 97.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.021      ;
; 97.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.021      ;
; 97.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.021      ;
; 97.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.021      ;
; 97.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.021      ;
; 97.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.021      ;
; 97.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.021      ;
; 97.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.021      ;
; 97.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.021      ;
; 97.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.021      ;
; 97.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.033      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.766      ;
; 1.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.766      ;
; 1.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.772      ;
; 1.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.772      ;
; 1.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.772      ;
; 1.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.772      ;
; 1.541 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.806      ;
; 1.541 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.806      ;
; 1.541 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.806      ;
; 1.541 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.806      ;
; 1.541 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.806      ;
; 1.541 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.806      ;
; 1.541 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.806      ;
; 1.541 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.806      ;
; 1.541 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.806      ;
; 1.541 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.806      ;
; 1.541 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.806      ;
; 1.541 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.806      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.905      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.905      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.905      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.905      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.905      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.905      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.905      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.905      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.905      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.905      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.905      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.905      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.905      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.905      ;
; 2.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.455      ;
; 3.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.149      ;
; 3.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.149      ;
; 3.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.149      ;
; 3.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.149      ;
; 3.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.149      ;
; 3.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.149      ;
; 3.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.149      ;
; 3.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.149      ;
; 3.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.146      ;
; 3.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.146      ;
; 3.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.146      ;
; 3.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.146      ;
; 3.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.146      ;
; 3.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.146      ;
; 3.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.146      ;
; 3.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.146      ;
; 3.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.146      ;
; 3.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.146      ;
; 3.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.146      ;
; 3.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.146      ;
; 3.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.146      ;
; 3.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.146      ;
; 3.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.146      ;
; 3.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.146      ;
; 3.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.146      ;
; 3.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 4.145      ;
; 3.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 4.145      ;
; 3.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 4.145      ;
; 3.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 4.145      ;
; 3.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 4.145      ;
; 3.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 4.145      ;
; 3.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 4.145      ;
; 3.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.143      ;
; 3.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.143      ;
; 3.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.143      ;
; 3.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.143      ;
; 3.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.143      ;
; 3.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.143      ;
; 3.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.143      ;
; 3.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.143      ;
; 3.873 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.148      ;
; 3.873 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.148      ;
; 3.873 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.148      ;
; 3.873 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.148      ;
; 3.873 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.148      ;
; 3.873 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.148      ;
; 3.873 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.148      ;
; 3.873 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.148      ;
; 3.873 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.148      ;
; 3.873 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.148      ;
; 3.873 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.148      ;
; 3.873 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.148      ;
; 3.873 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.148      ;
; 3.873 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.148      ;
; 3.873 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 4.145      ;
; 3.875 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 4.143      ;
; 3.875 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 4.143      ;
; 3.875 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 4.143      ;
; 3.875 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 4.143      ;
; 3.875 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 4.143      ;
; 3.882 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.152      ;
; 3.882 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.152      ;
; 3.882 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.152      ;
; 3.882 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.152      ;
; 3.883 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.154      ;
; 3.883 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.154      ;
; 3.883 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.154      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_ext'                                                                                                                                                                                                     ;
+-------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.858 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[16]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.070      ; 2.123      ;
; 1.858 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[17]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.070      ; 2.123      ;
; 1.858 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[18]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.070      ; 2.123      ;
; 1.858 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[19]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.070      ; 2.123      ;
; 1.858 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[20]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.070      ; 2.123      ;
; 1.858 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[21]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.070      ; 2.123      ;
; 1.858 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[22]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.070      ; 2.123      ;
; 1.858 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[23]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.070      ; 2.123      ;
; 1.858 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[24]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.070      ; 2.123      ;
; 1.858 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[25]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.070      ; 2.123      ;
; 1.858 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[26]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.070      ; 2.123      ;
; 1.858 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[27]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.070      ; 2.123      ;
; 1.858 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[28]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.070      ; 2.123      ;
; 1.858 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[29]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.070      ; 2.123      ;
; 1.858 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[30]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.070      ; 2.123      ;
; 1.858 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[31]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.070      ; 2.123      ;
; 2.008 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[0]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.071      ; 2.274      ;
; 2.008 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[1]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.071      ; 2.274      ;
; 2.008 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[2]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.071      ; 2.274      ;
; 2.008 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[3]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.071      ; 2.274      ;
; 2.008 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[4]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.071      ; 2.274      ;
; 2.008 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[5]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.071      ; 2.274      ;
; 2.008 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[6]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.071      ; 2.274      ;
; 2.008 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[7]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.071      ; 2.274      ;
; 2.008 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[8]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.071      ; 2.274      ;
; 2.008 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[9]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.071      ; 2.274      ;
; 2.008 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[10]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.071      ; 2.274      ;
; 2.008 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[11]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.071      ; 2.274      ;
; 2.008 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[12]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.071      ; 2.274      ;
; 2.008 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[13]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.071      ; 2.274      ;
; 2.008 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[14]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.071      ; 2.274      ;
; 2.008 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[15]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.071      ; 2.274      ;
; 2.024 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[0]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.078      ; 2.297      ;
; 2.024 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[1]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.078      ; 2.297      ;
; 2.024 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[2]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.078      ; 2.297      ;
; 2.024 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[3]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.078      ; 2.297      ;
; 2.024 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[4]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.078      ; 2.297      ;
; 2.024 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[5]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.078      ; 2.297      ;
; 2.024 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[6]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.078      ; 2.297      ;
; 2.024 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[7]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.078      ; 2.297      ;
; 2.024 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[8]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.078      ; 2.297      ;
; 2.024 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[9]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.078      ; 2.297      ;
; 2.024 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[10] ; clk_ext      ; clk_ext     ; 0.000        ; 0.078      ; 2.297      ;
; 2.024 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[11] ; clk_ext      ; clk_ext     ; 0.000        ; 0.078      ; 2.297      ;
; 2.024 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[12] ; clk_ext      ; clk_ext     ; 0.000        ; 0.078      ; 2.297      ;
; 2.024 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[13] ; clk_ext      ; clk_ext     ; 0.000        ; 0.078      ; 2.297      ;
; 2.024 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[14] ; clk_ext      ; clk_ext     ; 0.000        ; 0.078      ; 2.297      ;
; 2.024 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[15] ; clk_ext      ; clk_ext     ; 0.000        ; 0.078      ; 2.297      ;
; 2.291 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[16] ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.565      ;
; 2.291 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[17] ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.565      ;
; 2.291 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[18] ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.565      ;
; 2.291 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[19] ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.565      ;
; 2.291 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[20] ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.565      ;
; 2.291 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[21] ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.565      ;
; 2.291 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[22] ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.565      ;
; 2.291 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[23] ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.565      ;
; 2.291 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[24] ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.565      ;
; 2.291 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[25] ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.565      ;
; 2.291 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[26] ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.565      ;
; 2.291 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[27] ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.565      ;
; 2.291 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[28] ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.565      ;
; 2.291 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[29] ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.565      ;
; 2.291 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[30] ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.565      ;
; 2.291 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[31] ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 2.565      ;
+-------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                               ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------+
; 3.674 ; 3.890        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[16]                   ;
; 3.674 ; 3.890        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[17]                   ;
; 3.674 ; 3.890        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[18]                   ;
; 3.674 ; 3.890        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[19]                   ;
; 3.674 ; 3.890        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[20]                   ;
; 3.674 ; 3.890        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[22]                   ;
; 3.674 ; 3.890        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[24]                   ;
; 3.675 ; 3.891        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[12]                   ;
; 3.675 ; 3.891        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[14]                   ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[10]               ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[11]               ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[12]               ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[13]               ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[1]                ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[2]                ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[3]                ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[4]                ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[5]                ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[6]                ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[7]                ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[8]                ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[9]                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf1[10]                                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf1[12]                                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf1[7]                                    ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf1[9]                                    ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf2[10]                                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf2[12]                                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf2[13]                                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cnt_1[10]                     ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cnt_1[11]                     ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cnt_1[12]                     ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cnt_1[13]                     ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cnt_1[14]                     ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cnt_1[15]                     ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cnt_1[1]                      ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cnt_1[2]                      ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cnt_1[3]                      ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cnt_1[4]                      ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cnt_1[5]                      ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cnt_1[6]                      ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cnt_1[7]                      ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cnt_1[8]                      ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cnt_1[9]                      ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle[10]                     ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle[11]                     ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle[12]                     ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle[13]                     ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle[8]                      ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle[9]                      ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[0]                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[16]               ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[17]               ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[18]               ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[19]               ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[20]               ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[21]               ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[22]               ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[23]               ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[24]               ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[25]               ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[26]               ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[27]               ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[28]               ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[29]               ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[30]               ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[31]               ;
; 3.718 ; 3.902        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[18]                       ;
; 3.718 ; 3.902        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[21]                       ;
; 3.718 ; 3.902        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[24]                       ;
; 3.718 ; 3.902        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[25]                       ;
; 3.718 ; 3.902        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[26]                       ;
; 3.718 ; 3.902        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[28]                       ;
; 3.718 ; 3.902        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[30]                       ;
; 3.718 ; 3.902        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[31]                       ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[0]                    ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[10]                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[11]                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[13]                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[21]                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[23]                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[25]                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[26]                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[27]                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[28]                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[29]                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[2]                    ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[30]                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[3]                    ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[4]                    ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[6]                    ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[7]                    ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[8]                    ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[9]                    ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[0]  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[10] ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[11] ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[12] ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[13] ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[14] ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                         ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                         ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                                                                                                                                       ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                       ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                                                                                                                       ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                                                                                                                       ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                       ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                       ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                       ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                                                                                                                       ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                                                                                                                                       ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                       ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                                                                                                                       ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                                                                                                                       ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                       ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                       ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                       ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                                                                                                                                       ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                  ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                  ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                  ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                  ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                  ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                  ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                  ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                           ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                           ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                           ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                           ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                           ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                           ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                                                           ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                     ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                                                                                                                                      ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ;
; 3.714 ; 3.930        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                      ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                                                                                                                      ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                                                                                                                                      ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                                                                                                                                      ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]                                                                                                                                                      ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]                                                                                                                                                      ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]                                                                                                                                                      ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]                                                                                                                                                      ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]                                                                                                                                                      ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]                                                                                                                                                      ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]                                                                                                                                                      ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]                                                                                                                                                      ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]                                                                                                                                                      ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]                                                                                                                                                      ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]                                                                                                                                                      ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                                                                                                                       ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                                                                                                                       ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                                                                                                                      ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                                                                                                                      ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                                                                                                                                                      ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]                                                                                                                                                      ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]                                                                                                                                                      ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]                                                                                                                                                      ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]                                                                                                                                                      ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]                                                                                                                                                      ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]                                                                                                                                                      ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]                                                                                                                                                      ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]                                                                                                                                                      ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]                                                                                                                                                      ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]                                                                                                                                                      ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]                                                                                                                                                      ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]                                                                                                                                                      ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                                                                                                                                       ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                                                                                                                                       ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                 ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                  ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                  ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                 ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[11]                                                                                                                                                                                                 ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                  ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                  ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                               ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                                ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                                ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                                ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                                ;
; 3.716 ; 3.932        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                  ;
; 3.716 ; 3.932        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                  ;
; 3.716 ; 3.932        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                  ;
; 3.716 ; 3.932        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                  ;
; 3.716 ; 3.932        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10]                                                                                                                                          ;
; 3.716 ; 3.932        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]                                                                                                                                          ;
; 3.716 ; 3.932        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                           ;
; 3.716 ; 3.932        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                                                                                                           ;
; 3.716 ; 3.932        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                                                                                                           ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                            ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_ext'                                                                                                                ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                           ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------+
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][11]                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][13]                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][16]                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][17]                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][18]                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][19]                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][20]                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][21]                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][22]                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][23]                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][24]                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][25]                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][26]                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][27]                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][28]                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][29]                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][30]                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][6]                             ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][7]                             ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][8]                             ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][9]                             ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][10]                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][11]                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][12]                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][13]                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][8]                             ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][9]                             ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][18]                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][19]                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][8]                             ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[8]                                      ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][0]                             ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][1]                             ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][2]                             ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][3]                             ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][4]                             ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][5]                             ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][6]                             ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][0]                             ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][1]                             ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][21]                            ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][24]                            ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][25]                            ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][26]                            ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][27]                            ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][30]                            ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][31]                            ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][10]                            ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][22]                            ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][23]                            ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[5][0]                             ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|H_reg                                         ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|L_reg                                         ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|din_reg[0]                                    ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|din_reg[10]                                   ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|din_reg[11]                                   ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|din_reg[12]                                   ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|din_reg[13]                                   ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|din_reg[14]                                   ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|din_reg[15]                                   ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|din_reg[1]                                    ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|din_reg[2]                                    ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|din_reg[3]                                    ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|din_reg[4]                                    ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|din_reg[5]                                    ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|din_reg[6]                                    ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|din_reg[7]                                    ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|din_reg[8]                                    ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|din_reg[9]                                    ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|dout_reg                                      ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|done_reg      ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[0] ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[1] ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[2] ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[19]                                     ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[20]                                     ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[21]                                     ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[22]                                     ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[23]                                     ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[24]                                     ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[25]                                     ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[26]                                     ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][0]                             ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][10]                            ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][12]                            ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][14]                            ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][15]                            ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][1]                             ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][2]                             ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][31]                            ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][3]                             ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][4]                             ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][5]                             ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][15]                            ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][17]                            ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][19]                            ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][22]                            ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][24]                            ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][25]                            ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][27]                            ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.302 ; 49.532       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~portb_address_reg0                                                      ;
; 49.395 ; 49.611       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                    ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                    ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                    ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                    ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                    ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                    ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                    ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                    ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                    ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                    ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                    ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                               ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                               ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                           ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                   ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                   ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                   ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                     ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                       ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                     ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                               ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                               ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                               ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                               ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                               ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                               ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                       ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                  ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                            ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                           ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_advance_read_pointer                                                            ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                  ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0] ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                          ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                          ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                          ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                            ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                            ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                    ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                    ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                    ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                    ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                               ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                               ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                               ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                               ;
; 49.440 ; 49.624       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                ;
; 49.440 ; 49.624       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                ;
; 49.440 ; 49.624       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                ;
; 49.440 ; 49.624       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                ;
; 49.440 ; 49.624       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                           ;
; 49.440 ; 49.624       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                           ;
; 49.440 ; 49.624       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                           ;
; 49.440 ; 49.624       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                           ;
; 49.440 ; 49.624       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                           ;
; 49.440 ; 49.624       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                             ;
; 49.440 ; 49.624       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                               ;
; 49.440 ; 49.624       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                               ;
; 49.440 ; 49.624       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                         ;
; 49.440 ; 49.624       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                         ;
; 49.440 ; 49.624       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                         ;
; 49.440 ; 49.624       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                         ;
; 49.440 ; 49.624       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                           ;
; 49.440 ; 49.624       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                           ;
; 49.440 ; 49.624       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                           ;
; 49.440 ; 49.624       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                           ;
; 49.440 ; 49.624       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                           ;
; 49.440 ; 49.624       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                           ;
; 49.440 ; 49.624       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                           ;
; 49.440 ; 49.624       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                           ;
; 49.440 ; 49.624       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                           ;
; 49.440 ; 49.624       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                         ;
; 49.441 ; 49.625       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                ;
; 49.441 ; 49.625       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                ;
; 49.441 ; 49.625       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                ;
; 49.441 ; 49.625       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                ;
; 49.441 ; 49.625       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                              ;
; 49.441 ; 49.625       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                              ;
; 49.441 ; 49.625       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                              ;
; 49.441 ; 49.625       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                              ;
; 49.441 ; 49.625       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                     ;
; 49.441 ; 49.625       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                     ;
; 49.441 ; 49.625       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                     ;
; 49.441 ; 49.625       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                     ;
; 49.441 ; 49.625       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                     ;
; 49.441 ; 49.625       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                     ;
; 49.441 ; 49.625       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                     ;
; 49.441 ; 49.625       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                       ;
; 49.441 ; 49.625       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                       ;
; 49.441 ; 49.625       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; KEY1                ; clk_ext             ; 2.262 ; 2.491 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; KEY2                ; clk_ext             ; 2.413 ; 2.792 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; KEY1                ; clk_ext             ; 4.480 ; 4.726 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; spi_sdi             ; clk_ext             ; 6.634 ; 6.761 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.684 ; 1.828 ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; 6.674 ; 6.668 ; Rise       ; altera_reserved_tck                               ;
; in_a                ; clk_ext             ; 1.374 ; 1.564 ; Rise       ; clk_ext                                           ;
; in_b                ; clk_ext             ; 2.170 ; 2.120 ; Rise       ; clk_ext                                           ;
; spi_cs_cmd          ; clk_ext             ; 2.607 ; 2.751 ; Rise       ; clk_ext                                           ;
; spi_cs_data         ; clk_ext             ; 2.804 ; 2.876 ; Rise       ; clk_ext                                           ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; KEY1                ; clk_ext             ; -1.538 ; -1.750 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; KEY2                ; clk_ext             ; -1.536 ; -1.752 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; KEY1                ; clk_ext             ; -3.670 ; -3.849 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; spi_sdi             ; clk_ext             ; -5.894 ; -6.012 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.102  ; 0.964  ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; -1.519 ; -1.694 ; Rise       ; altera_reserved_tck                               ;
; in_a                ; clk_ext             ; -0.845 ; -1.028 ; Rise       ; clk_ext                                           ;
; in_b                ; clk_ext             ; -1.740 ; -1.681 ; Rise       ; clk_ext                                           ;
; spi_cs_cmd          ; clk_ext             ; -2.174 ; -2.314 ; Rise       ; clk_ext                                           ;
; spi_cs_data         ; clk_ext             ; -2.344 ; -2.406 ; Rise       ; clk_ext                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; dac_data1[*]        ; clk_ext             ; 6.791  ; 6.554  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[0]       ; clk_ext             ; 5.237  ; 4.985  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[1]       ; clk_ext             ; 6.791  ; 6.554  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[2]       ; clk_ext             ; 4.929  ; 4.700  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[3]       ; clk_ext             ; 5.230  ; 4.971  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[4]       ; clk_ext             ; 5.061  ; 4.869  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[5]       ; clk_ext             ; 5.212  ; 4.907  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[6]       ; clk_ext             ; 5.307  ; 5.056  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[7]       ; clk_ext             ; 4.291  ; 4.189  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[8]       ; clk_ext             ; 5.362  ; 5.109  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[9]       ; clk_ext             ; 6.262  ; 6.098  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[10]      ; clk_ext             ; 5.056  ; 4.832  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[11]      ; clk_ext             ; 5.914  ; 5.520  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[12]      ; clk_ext             ; 4.616  ; 4.443  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[13]      ; clk_ext             ; 5.541  ; 5.191  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; dac_data2[*]        ; clk_ext             ; 5.857  ; 5.777  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[0]       ; clk_ext             ; 5.209  ; 4.924  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[1]       ; clk_ext             ; 5.220  ; 4.960  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[2]       ; clk_ext             ; 4.936  ; 4.693  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[3]       ; clk_ext             ; 5.183  ; 4.895  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[4]       ; clk_ext             ; 5.857  ; 5.777  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[5]       ; clk_ext             ; 4.596  ; 4.456  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[6]       ; clk_ext             ; 4.313  ; 4.177  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[7]       ; clk_ext             ; 3.906  ; 3.859  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[8]       ; clk_ext             ; 4.500  ; 4.295  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[9]       ; clk_ext             ; 4.665  ; 4.460  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[10]      ; clk_ext             ; 4.976  ; 4.747  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[11]      ; clk_ext             ; 4.006  ; 3.944  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[12]      ; clk_ext             ; 4.850  ; 4.640  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[13]      ; clk_ext             ; 4.980  ; 4.749  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; dac_clk1            ; clk_ext             ; 1.076  ;        ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk1            ; clk_ext             ;        ; 0.948  ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk2            ; clk_ext             ; 1.001  ;        ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; dac_clk2            ; clk_ext             ;        ; 0.923  ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.446 ; 12.725 ; Fall       ; altera_reserved_tck                               ;
; spi_sdo             ; clk_ext             ; 6.917  ; 6.791  ; Rise       ; clk_ext                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; dac_data1[*]        ; clk_ext             ; 3.771  ; 3.671  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[0]       ; clk_ext             ; 4.680  ; 4.437  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[1]       ; clk_ext             ; 6.219  ; 5.993  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[2]       ; clk_ext             ; 4.381  ; 4.160  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[3]       ; clk_ext             ; 4.673  ; 4.423  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[4]       ; clk_ext             ; 4.512  ; 4.326  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[5]       ; clk_ext             ; 4.656  ; 4.362  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[6]       ; clk_ext             ; 4.748  ; 4.505  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[7]       ; clk_ext             ; 3.771  ; 3.671  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[8]       ; clk_ext             ; 4.799  ; 4.555  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[9]       ; clk_ext             ; 5.714  ; 5.557  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[10]      ; clk_ext             ; 4.505  ; 4.289  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[11]      ; clk_ext             ; 5.330  ; 4.951  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[12]      ; clk_ext             ; 4.084  ; 3.916  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[13]      ; clk_ext             ; 4.971  ; 4.634  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; dac_data2[*]        ; clk_ext             ; 3.399  ; 3.352  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[0]       ; clk_ext             ; 4.650  ; 4.375  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[1]       ; clk_ext             ; 4.661  ; 4.410  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[2]       ; clk_ext             ; 4.388  ; 4.154  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[3]       ; clk_ext             ; 4.624  ; 4.346  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[4]       ; clk_ext             ; 5.323  ; 5.248  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[5]       ; clk_ext             ; 4.062  ; 3.926  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[6]       ; clk_ext             ; 3.794  ; 3.662  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[7]       ; clk_ext             ; 3.399  ; 3.352  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[8]       ; clk_ext             ; 3.972  ; 3.774  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[9]       ; clk_ext             ; 4.131  ; 3.933  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[10]      ; clk_ext             ; 4.429  ; 4.208  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[11]      ; clk_ext             ; 3.499  ; 3.438  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[12]      ; clk_ext             ; 4.305  ; 4.103  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[13]      ; clk_ext             ; 4.434  ; 4.211  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; dac_clk1            ; clk_ext             ; 0.615  ;        ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk1            ; clk_ext             ;        ; 0.492  ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk2            ; clk_ext             ; 0.544  ;        ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; dac_clk2            ; clk_ext             ;        ; 0.467  ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.132 ; 10.424 ; Fall       ; altera_reserved_tck                               ;
; spi_sdo             ; clk_ext             ; 6.595  ; 6.470  ; Rise       ; clk_ext                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; spi_cs_data ; spi_sdo     ; 9.186 ; 9.012 ; 9.192 ; 9.056 ;
+-------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; spi_cs_data ; spi_sdo     ; 6.990 ; 6.897 ; 7.128 ; 7.035 ;
+-------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.037  ; 0.000         ;
; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 5.427  ; 0.000         ;
; clk_ext                                           ; 17.018 ; 0.000         ;
; altera_reserved_tck                               ; 45.894 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; clk_ext                                           ; 0.124 ; 0.000         ;
; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.159 ; 0.000         ;
; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.160 ; 0.000         ;
; altera_reserved_tck                               ; 0.186 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk_ext             ; 18.576 ; 0.000         ;
; altera_reserved_tck ; 49.059 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.681 ; 0.000         ;
; clk_ext             ; 0.883 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 3.733  ; 0.000         ;
; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 3.736  ; 0.000         ;
; clk_ext                                           ; 9.408  ; 0.000         ;
; altera_reserved_tck                               ; 49.450 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                        ;
+-------+-----------------------------------+---------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+---------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.037 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.008     ; 2.962      ;
; 1.037 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.008     ; 2.962      ;
; 1.037 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.008     ; 2.962      ;
; 1.037 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.008     ; 2.962      ;
; 1.037 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.008     ; 2.962      ;
; 1.102 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.007     ; 2.898      ;
; 1.102 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.007     ; 2.898      ;
; 1.102 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.007     ; 2.898      ;
; 1.102 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[16] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.007     ; 2.898      ;
; 1.102 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[19] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.007     ; 2.898      ;
; 1.102 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[20] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.007     ; 2.898      ;
; 1.102 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[29] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.007     ; 2.898      ;
; 1.117 ; key_con:u_key_con|cycle_count[9]  ; key_con:u_key_con|fre[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.006     ; 2.884      ;
; 1.138 ; key_con:u_key_con|fre_end[1]      ; key_con:u_key_con|fre[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.004     ; 2.865      ;
; 1.138 ; key_con:u_key_con|fre_end[1]      ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.004     ; 2.865      ;
; 1.138 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.005     ; 2.864      ;
; 1.138 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.005     ; 2.864      ;
; 1.138 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.005     ; 2.864      ;
; 1.138 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.005     ; 2.864      ;
; 1.138 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.005     ; 2.864      ;
; 1.138 ; key_con:u_key_con|fre_end[1]      ; key_con:u_key_con|fre[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.004     ; 2.865      ;
; 1.144 ; key_con:u_key_con|fre_end[0]      ; key_con:u_key_con|fre[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.003      ; 2.866      ;
; 1.144 ; key_con:u_key_con|fre_end[0]      ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.003      ; 2.866      ;
; 1.144 ; key_con:u_key_con|fre_end[0]      ; key_con:u_key_con|fre[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.003      ; 2.866      ;
; 1.159 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.846      ;
; 1.159 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.846      ;
; 1.159 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.846      ;
; 1.159 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.846      ;
; 1.159 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.846      ;
; 1.166 ; key_con:u_key_con|cycle_count[15] ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.006      ; 2.847      ;
; 1.166 ; key_con:u_key_con|cycle_count[15] ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.006      ; 2.847      ;
; 1.166 ; key_con:u_key_con|cycle_count[15] ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.006      ; 2.847      ;
; 1.166 ; key_con:u_key_con|cycle_count[15] ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.006      ; 2.847      ;
; 1.166 ; key_con:u_key_con|cycle_count[15] ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.006      ; 2.847      ;
; 1.187 ; key_con:u_key_con|cnt_1[8]        ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.818      ;
; 1.187 ; key_con:u_key_con|cnt_1[8]        ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.818      ;
; 1.187 ; key_con:u_key_con|cnt_1[8]        ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.818      ;
; 1.187 ; key_con:u_key_con|cnt_1[8]        ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.818      ;
; 1.187 ; key_con:u_key_con|cnt_1[8]        ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.818      ;
; 1.188 ; key_con:u_key_con|cnt_1[5]        ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.817      ;
; 1.188 ; key_con:u_key_con|cnt_1[5]        ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.817      ;
; 1.188 ; key_con:u_key_con|cnt_1[5]        ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.817      ;
; 1.188 ; key_con:u_key_con|cnt_1[5]        ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.817      ;
; 1.188 ; key_con:u_key_con|cnt_1[5]        ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.817      ;
; 1.193 ; key_con:u_key_con|cycle_count[11] ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.008     ; 2.806      ;
; 1.193 ; key_con:u_key_con|cycle_count[11] ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.008     ; 2.806      ;
; 1.193 ; key_con:u_key_con|cycle_count[11] ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.008     ; 2.806      ;
; 1.193 ; key_con:u_key_con|cycle_count[11] ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.008     ; 2.806      ;
; 1.193 ; key_con:u_key_con|cycle_count[11] ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.008     ; 2.806      ;
; 1.194 ; key_con:u_key_con|cycle_count[22] ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.005     ; 2.808      ;
; 1.194 ; key_con:u_key_con|cycle_count[22] ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.005     ; 2.808      ;
; 1.194 ; key_con:u_key_con|cycle_count[22] ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.005     ; 2.808      ;
; 1.194 ; key_con:u_key_con|cycle_count[22] ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.005     ; 2.808      ;
; 1.194 ; key_con:u_key_con|cycle_count[22] ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.005     ; 2.808      ;
; 1.202 ; key_con:u_key_con|fre_end[1]      ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.003     ; 2.802      ;
; 1.202 ; key_con:u_key_con|fre_end[1]      ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.003     ; 2.802      ;
; 1.202 ; key_con:u_key_con|fre_end[1]      ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.003     ; 2.802      ;
; 1.202 ; key_con:u_key_con|fre_end[1]      ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.003     ; 2.802      ;
; 1.202 ; key_con:u_key_con|fre_end[1]      ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.003     ; 2.802      ;
; 1.203 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.004     ; 2.800      ;
; 1.203 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.004     ; 2.800      ;
; 1.203 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.004     ; 2.800      ;
; 1.203 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[16] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.004     ; 2.800      ;
; 1.203 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[19] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.004     ; 2.800      ;
; 1.203 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[20] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.004     ; 2.800      ;
; 1.203 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[29] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.004     ; 2.800      ;
; 1.210 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.008     ; 2.789      ;
; 1.210 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.008     ; 2.789      ;
; 1.210 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.008     ; 2.789      ;
; 1.210 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.008     ; 2.789      ;
; 1.210 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.008     ; 2.789      ;
; 1.211 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.795      ;
; 1.211 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.795      ;
; 1.211 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.795      ;
; 1.211 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[16] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.795      ;
; 1.211 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[19] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.795      ;
; 1.211 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[20] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.795      ;
; 1.211 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[29] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.795      ;
; 1.213 ; key_con:u_key_con|fre_end[0]      ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.004      ; 2.798      ;
; 1.213 ; key_con:u_key_con|fre_end[0]      ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.004      ; 2.798      ;
; 1.213 ; key_con:u_key_con|fre_end[0]      ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.004      ; 2.798      ;
; 1.213 ; key_con:u_key_con|fre_end[0]      ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.004      ; 2.798      ;
; 1.213 ; key_con:u_key_con|fre_end[0]      ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.004      ; 2.798      ;
; 1.215 ; key_con:u_key_con|cycle_count[1]  ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.008     ; 2.784      ;
; 1.215 ; key_con:u_key_con|cycle_count[1]  ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.008     ; 2.784      ;
; 1.215 ; key_con:u_key_con|cycle_count[1]  ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.008     ; 2.784      ;
; 1.215 ; key_con:u_key_con|cycle_count[1]  ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.008     ; 2.784      ;
; 1.215 ; key_con:u_key_con|cycle_count[1]  ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.008     ; 2.784      ;
; 1.218 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.003     ; 2.786      ;
; 1.218 ; key_con:u_key_con|fre_end[2]      ; key_con:u_key_con|fre[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.003      ; 2.792      ;
; 1.218 ; key_con:u_key_con|fre_end[2]      ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.003      ; 2.792      ;
; 1.218 ; key_con:u_key_con|fre_end[2]      ; key_con:u_key_con|fre[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.003      ; 2.792      ;
; 1.220 ; key_con:u_key_con|cnt_1[12]       ; key_con:u_key_con|fre[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.000      ; 2.787      ;
; 1.231 ; key_con:u_key_con|cycle_count[15] ; key_con:u_key_con|fre[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.007      ; 2.783      ;
; 1.231 ; key_con:u_key_con|cycle_count[15] ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.007      ; 2.783      ;
; 1.231 ; key_con:u_key_con|cycle_count[15] ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.007      ; 2.783      ;
; 1.231 ; key_con:u_key_con|cycle_count[15] ; key_con:u_key_con|fre[16] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.007      ; 2.783      ;
; 1.231 ; key_con:u_key_con|cycle_count[15] ; key_con:u_key_con|fre[19] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.007      ; 2.783      ;
; 1.231 ; key_con:u_key_con|cycle_count[15] ; key_con:u_key_con|fre[20] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.007      ; 2.783      ;
; 1.231 ; key_con:u_key_con|cycle_count[15] ; key_con:u_key_con|fre[29] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.007      ; 2.783      ;
+-------+-----------------------------------+---------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 5.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 2.543      ;
; 5.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 2.540      ;
; 5.438 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 2.531      ;
; 5.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 2.519      ;
; 5.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.040     ; 2.516      ;
; 5.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 2.511      ;
; 5.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 2.507      ;
; 5.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 2.499      ;
; 5.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 2.489      ;
; 5.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.041     ; 2.486      ;
; 5.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 2.487      ;
; 5.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 2.481      ;
; 5.490 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.040     ; 2.477      ;
; 5.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.040     ; 2.475      ;
; 5.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 2.472      ;
; 5.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 2.463      ;
; 5.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 2.462      ;
; 5.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 2.460      ;
; 5.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.040     ; 2.457      ;
; 5.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 2.457      ;
; 5.512 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 2.456      ;
; 5.520 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 2.448      ;
; 5.521 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.041     ; 2.445      ;
; 5.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 2.444      ;
; 5.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.040     ; 2.441      ;
; 5.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 2.439      ;
; 5.530 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 2.438      ;
; 5.532 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 2.436      ;
; 5.533 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 2.437      ;
; 5.535 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 2.435      ;
; 5.535 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.040     ; 2.432      ;
; 5.536 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 2.434      ;
; 5.536 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 2.432      ;
; 5.539 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.041     ; 2.427      ;
; 5.541 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 2.429      ;
; 5.542 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 2.426      ;
; 5.544 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 2.426      ;
; 5.547 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 2.421      ;
; 5.548 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.041     ; 2.418      ;
; 5.549 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.040     ; 2.418      ;
; 5.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 2.417      ;
; 5.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 2.413      ;
; 5.557 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 2.412      ;
; 5.558 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.040     ; 2.409      ;
; 5.558 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.040     ; 2.409      ;
; 5.558 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 2.411      ;
; 5.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.040     ; 2.408      ;
; 5.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 2.410      ;
; 5.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 2.409      ;
; 5.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 2.409      ;
; 5.561 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.040     ; 2.406      ;
; 5.563 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 2.406      ;
; 5.564 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.040     ; 2.403      ;
; 5.564 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.041     ; 2.402      ;
; 5.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.040     ; 2.400      ;
; 5.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 2.402      ;
; 5.573 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 2.397      ;
; 5.574 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 2.394      ;
; 5.579 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 2.389      ;
; 5.583 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 2.385      ;
; 5.583 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 2.385      ;
; 5.583 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 2.385      ;
; 5.585 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.040     ; 2.382      ;
; 5.585 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 2.383      ;
; 5.587 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 2.381      ;
; 5.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 2.380      ;
; 5.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.041     ; 2.377      ;
; 5.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 2.374      ;
; 5.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 2.373      ;
; 5.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 2.372      ;
; 5.601 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 2.367      ;
; 5.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 2.364      ;
; 5.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.040     ; 2.362      ;
; 5.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 2.363      ;
; 5.607 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 2.361      ;
; 5.607 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.041     ; 2.359      ;
; 5.607 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 2.361      ;
; 5.610 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.040     ; 2.357      ;
; 5.611 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 2.358      ;
; 5.611 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 2.358      ;
; 5.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.040     ; 2.355      ;
; 5.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.040     ; 2.355      ;
; 5.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.040     ; 2.355      ;
; 5.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 2.355      ;
; 5.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 2.354      ;
; 5.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 2.352      ;
; 5.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 2.353      ;
; 5.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 2.353      ;
; 5.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.040     ; 2.350      ;
; 5.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 2.352      ;
; 5.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 2.350      ;
; 5.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 2.349      ;
; 5.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 2.348      ;
; 5.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 2.346      ;
; 5.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 2.346      ;
; 5.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.040     ; 2.344      ;
; 5.626 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 2.344      ;
; 5.626 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 2.343      ;
; 5.626 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.040     ; 2.341      ;
; 5.626 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 2.342      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_ext'                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.018 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[13] ; time_cs:time_cs_u1|time_out_flag                      ; clk_ext      ; clk_ext     ; 20.000       ; -0.036     ; 2.953      ;
; 17.138 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[19]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.024     ; 2.845      ;
; 17.138 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[14] ; time_cs:time_cs_u1|time_out_flag                      ; clk_ext      ; clk_ext     ; 20.000       ; -0.036     ; 2.833      ;
; 17.147 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[18]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.031     ; 2.829      ;
; 17.152 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[8]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.040     ; 2.815      ;
; 17.212 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[15] ; time_cs:time_cs_u1|time_out_flag                      ; clk_ext      ; clk_ext     ; 20.000       ; -0.036     ; 2.759      ;
; 17.264 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[10]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.033     ; 2.710      ;
; 17.271 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[12] ; time_cs:time_cs_u1|time_out_flag                      ; clk_ext      ; clk_ext     ; 20.000       ; -0.036     ; 2.700      ;
; 17.285 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[9]  ; time_cs:time_cs_u1|time_out_flag                      ; clk_ext      ; clk_ext     ; 20.000       ; -0.036     ; 2.686      ;
; 17.301 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[10] ; time_cs:time_cs_u1|time_out_flag                      ; clk_ext      ; clk_ext     ; 20.000       ; -0.036     ; 2.670      ;
; 17.340 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[12]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.027     ; 2.640      ;
; 17.345 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[23]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 2.632      ;
; 17.347 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[28]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.026     ; 2.634      ;
; 17.355 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[6]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.028     ; 2.624      ;
; 17.373 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[7]  ; time_cs:time_cs_u1|time_out_flag                      ; clk_ext      ; clk_ext     ; 20.000       ; -0.036     ; 2.598      ;
; 17.381 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[3]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.028     ; 2.598      ;
; 17.393 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[26]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 2.584      ;
; 17.408 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[3]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.028     ; 2.571      ;
; 17.410 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[22]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.024     ; 2.573      ;
; 17.445 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[8]  ; time_cs:time_cs_u1|time_out_flag                      ; clk_ext      ; clk_ext     ; 20.000       ; -0.036     ; 2.526      ;
; 17.452 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[27]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.026     ; 2.529      ;
; 17.474 ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[3]     ; time_cs:time_cs_u1|test_ok                            ; clk_ext      ; clk_ext     ; 20.000       ; -0.038     ; 2.495      ;
; 17.479 ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[5]     ; time_cs:time_cs_u1|test_ok                            ; clk_ext      ; clk_ext     ; 20.000       ; -0.038     ; 2.490      ;
; 17.482 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[2]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.024     ; 2.501      ;
; 17.507 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[24]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 2.470      ;
; 17.509 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[2]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.024     ; 2.474      ;
; 17.529 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[14]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.027     ; 2.451      ;
; 17.529 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[6]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.028     ; 2.450      ;
; 17.536 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[28]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.026     ; 2.445      ;
; 17.538 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[29]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.024     ; 2.445      ;
; 17.539 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[15]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.031     ; 2.437      ;
; 17.543 ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[4]     ; time_cs:time_cs_u1|test_ok                            ; clk_ext      ; clk_ext     ; 20.000       ; -0.038     ; 2.426      ;
; 17.550 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[25]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 2.427      ;
; 17.556 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[31]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.024     ; 2.427      ;
; 17.556 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[30]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.024     ; 2.427      ;
; 17.559 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[13]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.027     ; 2.421      ;
; 17.570 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[11]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.027     ; 2.410      ;
; 17.572 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[4]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.028     ; 2.407      ;
; 17.599 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[4]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.028     ; 2.380      ;
; 17.609 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[0]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.026     ; 2.372      ;
; 17.619 ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[2]     ; time_cs:time_cs_u1|test_ok                            ; clk_ext      ; clk_ext     ; 20.000       ; -0.038     ; 2.350      ;
; 17.657 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][3]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.010     ; 2.340      ;
; 17.657 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][4]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.010     ; 2.340      ;
; 17.657 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][5]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.010     ; 2.340      ;
; 17.657 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][6]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.010     ; 2.340      ;
; 17.657 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][7]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.010     ; 2.340      ;
; 17.668 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][16] ; clk_ext      ; clk_ext     ; 20.000       ; -0.011     ; 2.328      ;
; 17.668 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][17] ; clk_ext      ; clk_ext     ; 20.000       ; -0.011     ; 2.328      ;
; 17.668 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][22] ; clk_ext      ; clk_ext     ; 20.000       ; -0.011     ; 2.328      ;
; 17.668 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][23] ; clk_ext      ; clk_ext     ; 20.000       ; -0.011     ; 2.328      ;
; 17.688 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[16]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.031     ; 2.288      ;
; 17.690 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[11] ; time_cs:time_cs_u1|time_out_flag                      ; clk_ext      ; clk_ext     ; 20.000       ; -0.036     ; 2.281      ;
; 17.695 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[14]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.027     ; 2.285      ;
; 17.721 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[10]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.033     ; 2.253      ;
; 17.723 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[21]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.024     ; 2.260      ;
; 17.723 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[29]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.024     ; 2.260      ;
; 17.726 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[5]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.028     ; 2.253      ;
; 17.734 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[12]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.027     ; 2.246      ;
; 17.739 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[15]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.031     ; 2.237      ;
; 17.743 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][19] ; clk_ext      ; clk_ext     ; 20.000       ; -0.039     ; 2.225      ;
; 17.743 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][18] ; clk_ext      ; clk_ext     ; 20.000       ; -0.039     ; 2.225      ;
; 17.743 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][8]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.039     ; 2.225      ;
; 17.744 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[31]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.024     ; 2.239      ;
; 17.746 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[1]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.026     ; 2.235      ;
; 17.746 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[30]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.024     ; 2.237      ;
; 17.751 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[13]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.027     ; 2.229      ;
; 17.774 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[16] ; time_cs:time_cs_u1|time_out_flag                      ; clk_ext      ; clk_ext     ; 20.000       ; -0.037     ; 2.196      ;
; 17.788 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[26]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 2.189      ;
; 17.791 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[5]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.028     ; 2.188      ;
; 17.792 ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[7]     ; time_cs:time_cs_u1|test_ok                            ; clk_ext      ; clk_ext     ; 20.000       ; -0.038     ; 2.177      ;
; 17.803 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[23]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 2.174      ;
; 17.813 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[17]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.031     ; 2.163      ;
; 17.823 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[22] ; time_cs:time_cs_u1|time_out_flag                      ; clk_ext      ; clk_ext     ; 20.000       ; -0.037     ; 2.147      ;
; 17.849 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][3]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.010     ; 2.148      ;
; 17.849 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][4]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.010     ; 2.148      ;
; 17.849 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][5]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.010     ; 2.148      ;
; 17.849 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][6]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.010     ; 2.148      ;
; 17.849 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][7]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.010     ; 2.148      ;
; 17.851 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[25]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 2.126      ;
; 17.855 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][19] ; clk_ext      ; clk_ext     ; 20.000       ; -0.039     ; 2.113      ;
; 17.855 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][18] ; clk_ext      ; clk_ext     ; 20.000       ; -0.039     ; 2.113      ;
; 17.855 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][8]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.039     ; 2.113      ;
; 17.857 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[27]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.026     ; 2.124      ;
; 17.857 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[11]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.027     ; 2.123      ;
; 17.860 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[19]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.024     ; 2.123      ;
; 17.860 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][16] ; clk_ext      ; clk_ext     ; 20.000       ; -0.011     ; 2.136      ;
; 17.860 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][17] ; clk_ext      ; clk_ext     ; 20.000       ; -0.011     ; 2.136      ;
; 17.860 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][22] ; clk_ext      ; clk_ext     ; 20.000       ; -0.011     ; 2.136      ;
; 17.860 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][23] ; clk_ext      ; clk_ext     ; 20.000       ; -0.011     ; 2.136      ;
; 17.864 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[21]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.024     ; 2.119      ;
; 17.868 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[22]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.024     ; 2.115      ;
; 17.873 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[18]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.031     ; 2.103      ;
; 17.874 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[8]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.040     ; 2.093      ;
; 17.881 ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[0]     ; time_cs:time_cs_u1|test_ok                            ; clk_ext      ; clk_ext     ; 20.000       ; -0.038     ; 2.088      ;
; 17.885 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[17]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.031     ; 2.091      ;
; 17.889 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][23] ; clk_ext      ; clk_ext     ; 20.000       ; -0.036     ; 2.082      ;
; 17.889 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][22] ; clk_ext      ; clk_ext     ; 20.000       ; -0.036     ; 2.082      ;
; 17.889 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][10] ; clk_ext      ; clk_ext     ; 20.000       ; -0.036     ; 2.082      ;
; 17.890 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[0]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.026     ; 2.091      ;
; 17.893 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0]                                                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[4][19] ; clk_ext      ; clk_ext     ; 20.000       ; -0.039     ; 2.075      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.894 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 4.408      ;
; 46.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.297      ; 4.134      ;
; 46.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 4.054      ;
; 46.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 3.900      ;
; 46.567 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 3.736      ;
; 46.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 3.544      ;
; 46.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 3.521      ;
; 46.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 3.491      ;
; 46.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 3.454      ;
; 46.965 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 3.328      ;
; 46.970 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 3.323      ;
; 47.406 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 2.879      ;
; 47.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 2.863      ;
; 47.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 2.759      ;
; 47.585 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 2.700      ;
; 47.995 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 2.288      ;
; 48.280 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 2.022      ;
; 48.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.293      ; 1.693      ;
; 48.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 1.615      ;
; 48.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 1.528      ;
; 48.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 1.518      ;
; 48.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 1.481      ;
; 48.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 1.459      ;
; 49.870 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 0.421      ;
; 97.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.620      ;
; 97.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.617      ;
; 97.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.614      ;
; 97.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.614      ;
; 97.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.613      ;
; 97.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.612      ;
; 97.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.566      ;
; 97.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.566      ;
; 97.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.566      ;
; 97.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[3]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.566      ;
; 97.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[4]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.566      ;
; 97.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[5]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.566      ;
; 97.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[6]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.566      ;
; 97.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[7]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.566      ;
; 97.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[8]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.566      ;
; 97.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[9]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.566      ;
; 97.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[10]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.566      ;
; 97.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[11]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.566      ;
; 97.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.530      ;
; 97.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.527      ;
; 97.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.461      ;
; 97.533 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.456      ;
; 97.534 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.455      ;
; 97.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.455      ;
; 97.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.454      ;
; 97.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.454      ;
; 97.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.452      ;
; 97.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.452      ;
; 97.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.451      ;
; 97.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.451      ;
; 97.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.450      ;
; 97.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.450      ;
; 97.541 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.449      ;
; 97.543 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.447      ;
; 97.543 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.447      ;
; 97.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.445      ;
; 97.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.418      ;
; 97.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.418      ;
; 97.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.418      ;
; 97.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.418      ;
; 97.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.418      ;
; 97.579 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.410      ;
; 97.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.373      ;
; 97.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.373      ;
; 97.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.373      ;
; 97.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.373      ;
; 97.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.367      ;
; 97.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.367      ;
; 97.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.367      ;
; 97.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[3]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.367      ;
; 97.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[4]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.367      ;
; 97.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[5]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.367      ;
; 97.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[6]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.367      ;
; 97.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[7]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.367      ;
; 97.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[8]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.367      ;
; 97.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[9]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.367      ;
; 97.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[10]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.367      ;
; 97.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[11]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.367      ;
; 97.619 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 2.373      ;
; 97.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 2.370      ;
; 97.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 2.367      ;
; 97.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 2.367      ;
; 97.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 2.366      ;
; 97.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 2.365      ;
; 97.629 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.342      ;
; 97.629 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.342      ;
; 97.629 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.342      ;
; 97.629 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.342      ;
; 97.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.350      ;
; 97.658 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.330      ;
; 97.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 2.301      ;
; 97.708 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.281      ;
; 97.708 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.281      ;
; 97.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 2.280      ;
; 97.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.257      ;
; 97.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.257      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_ext'                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.124 ; cnt_module:cnt_module_u1|b_cnt[26]                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[26]                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.817      ; 1.025      ;
; 0.140 ; cnt_module:cnt_module_u1|f_cnt[2]                                                ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[2]                                 ; clk_ext      ; clk_ext     ; 0.000        ; 0.817      ; 1.041      ;
; 0.151 ; cnt_module:cnt_module_u1|b_cnt[13]                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[13]                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.811      ; 1.046      ;
; 0.155 ; cnt_module:cnt_module_u1|b_cnt[29]                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[29]                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.814      ; 1.053      ;
; 0.158 ; cnt_module:cnt_module_u1|b_cnt[24]                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[24]                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.811      ; 1.053      ;
; 0.164 ; cnt_module:cnt_module_u1|b_cnt[1]                                                ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[1]                                 ; clk_ext      ; clk_ext     ; 0.000        ; 0.814      ; 1.062      ;
; 0.164 ; cnt_module:cnt_module_u1|b_cnt[0]                                                ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[0]                                 ; clk_ext      ; clk_ext     ; 0.000        ; 0.814      ; 1.062      ;
; 0.165 ; cnt_module:cnt_module_u1|b_cnt[12]                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[12]                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.811      ; 1.060      ;
; 0.178 ; cnt_module:cnt_module_u1|b_cnt[27]                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[27]                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.815      ; 1.077      ;
; 0.181 ; cnt_module:cnt_module_u1|b_cnt[31]                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[31]                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.813      ; 1.078      ;
; 0.182 ; cnt_module:cnt_module_u1|b_cnt[14]                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[14]                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.811      ; 1.077      ;
; 0.186 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[5][0]                             ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[5][0]                        ; clk_ext      ; clk_ext     ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; cnt_module:cnt_module_u1|b_cnt[30]                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[30]                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.816      ; 1.087      ;
; 0.187 ; delay_debounce:u_delay_debounce_sb|dout_reg                                      ; delay_debounce:u_delay_debounce_sb|dout_reg                                 ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; delay_debounce:u_delay_debounce_sa|dout_reg                                      ; delay_debounce:u_delay_debounce_sa|dout_reg                                 ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; two_frequency:two_frequency_u1|ina_two                                           ; two_frequency:two_frequency_u1|ina_two                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; time_cs:time_cs_u1|state.STATE_IDLE                                              ; time_cs:time_cs_u1|state.STATE_IDLE                                         ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; time_cs:time_cs_u1|state.STATE_WAIT                                              ; time_cs:time_cs_u1|state.STATE_WAIT                                         ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; two_frequency:two_frequency_u1|inb_two                                           ; two_frequency:two_frequency_u1|inb_two                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.307      ;
; 0.190 ; cnt_module:cnt_module_u1|b_cnt[17]                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[17]                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.810      ; 1.084      ;
; 0.190 ; cnt_module:cnt_module_u1|b_cnt[5]                                                ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[5]                                 ; clk_ext      ; clk_ext     ; 0.000        ; 0.813      ; 1.087      ;
; 0.191 ; cnt_module:cnt_module_u1|f_cnt[5]                                                ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[5]                                 ; clk_ext      ; clk_ext     ; 0.000        ; 0.811      ; 1.086      ;
; 0.194 ; two_frequency:two_frequency_u1|ina_two                                           ; two_frequency:two_frequency_u1|ina_out_reg                                  ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; buf_or:buf_or_u1|ina_r[0]                                                        ; cnt_module:cnt_module_u1|ina_in_r[0]                                        ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; in_buf:in_buf_u1|inb_r                                                           ; two_frequency:two_frequency_u1|inb_r[0]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; two_frequency:two_frequency_u1|inb_two                                           ; two_frequency:two_frequency_u1|inb_out_reg                                  ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; two_frequency:two_frequency_u1|ina_out_reg                                       ; time_cs:time_cs_u1|ina_r[0]                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; cnt_module:cnt_module_u1|b_cnt[28]                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[28]                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.814      ; 1.094      ;
; 0.196 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[2] ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|done_reg ; clk_ext      ; clk_ext     ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; time_cs:time_cs_u1|inb_r[0]                                                      ; time_cs:time_cs_u1|inb_r[1]                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; time_cs:time_cs_u1|inb_r[2]                                                      ; time_cs:time_cs_u1|inb_r[3]                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|spi_cs_reg[2]  ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|done_reg  ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; delay_debounce:u_delay_debounce_sa|din_reg[4]                                    ; delay_debounce:u_delay_debounce_sa|din_reg[5]                               ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; buf_or:buf_or_u1|inb_r[0]                                                        ; cnt_module:cnt_module_u1|inb_in_r[0]                                        ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; time_cs:time_cs_u1|ina_r[0]                                                      ; time_cs:time_cs_u1|ina_r[1]                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; delay_debounce:u_delay_debounce_sb|din_reg[11]                                   ; delay_debounce:u_delay_debounce_sb|din_reg[12]                              ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; two_frequency:two_frequency_u1|inb_r[0]                                          ; two_frequency:two_frequency_u1|inb_r[1]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; two_frequency:two_frequency_u1|ina_r[0]                                          ; two_frequency:two_frequency_u1|ina_r[1]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; time_cs:time_cs_u1|external_signal_rising                                        ; time_cs:time_cs_u1|state.STATE_START                                        ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; time_cs:time_cs_u1|ina_r[3]                                                      ; buf_or:buf_or_u1|ina_r[0]                                                   ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; time_cs:time_cs_u1|inb_r[3]                                                      ; buf_or:buf_or_u1|q_or                                                       ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; delay_debounce:u_delay_debounce_sb|din_reg[9]                                    ; delay_debounce:u_delay_debounce_sb|din_reg[10]                              ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; delay_debounce:u_delay_debounce_sa|din_reg[6]                                    ; delay_debounce:u_delay_debounce_sa|din_reg[7]                               ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; time_cs:time_cs_u1|inb_r[3]                                                      ; buf_or:buf_or_u1|inb_r[0]                                                   ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; cnt_module:cnt_module_u1|inb_in_r[0]                                             ; cnt_module:cnt_module_u1|inb_in_r[1]                                        ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; time_cs:time_cs_u1|state.STATE_START                                             ; time_cs:time_cs_u1|state.STATE_WAIT                                         ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; delay_debounce:u_delay_debounce_sb|din_reg[14]                                   ; delay_debounce:u_delay_debounce_sb|din_reg[15]                              ; clk_ext      ; clk_ext     ; 0.000        ; 0.037      ; 0.323      ;
; 0.202 ; time_cs:time_cs_u1|state.STATE_START                                             ; time_cs:time_cs_u1|aclr_reg                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; cnt_module:cnt_module_u1|inb_in_r[0]                                             ; cnt_module:cnt_module_u1|lag_cnt_en                                         ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.323      ;
; 0.203 ; time_cs:time_cs_u1|state.STATE_START                                             ; time_cs:time_cs_u1|state.STATE_IDLE                                         ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.323      ;
; 0.204 ; time_cs:time_cs_u1|state.STATE_STOP                                              ; time_cs:time_cs_u1|updata_reg                                               ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; cnt_module:cnt_module_u1|inb_in_r[0]                                             ; cnt_module:cnt_module_u1|adv_cnt_en                                         ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.324      ;
; 0.206 ; delay_debounce:u_delay_debounce_sa|din_reg[0]                                    ; delay_debounce:u_delay_debounce_sa|din_reg[1]                               ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; cnt_module:cnt_module_u1|ina_in_r[0]                                             ; cnt_module:cnt_module_u1|ina_in_r[1]                                        ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; cnt_module:cnt_module_u1|ina_in_r[0]                                             ; cnt_module:cnt_module_u1|cyc_cnt_en                                         ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.327      ;
; 0.209 ; cnt_module:cnt_module_u1|f_cnt[12]                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[12]                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.811      ; 1.104      ;
; 0.211 ; cnt_module:cnt_module_u1|f_cnt[17]                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[17]                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.810      ; 1.105      ;
; 0.211 ; delay_debounce:u_delay_debounce_sa|din_reg[13]                                   ; delay_debounce:u_delay_debounce_sa|din_reg[14]                              ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.331      ;
; 0.220 ; cnt_module:cnt_module_u1|f_cnt[7]                                                ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[7]                                 ; clk_ext      ; clk_ext     ; 0.000        ; 0.808      ; 1.112      ;
; 0.222 ; cnt_module:cnt_module_u1|f_cnt[4]                                                ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[4]                                 ; clk_ext      ; clk_ext     ; 0.000        ; 0.814      ; 1.120      ;
; 0.225 ; cnt_module:cnt_module_u1|f_cnt[1]                                                ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[1]                                 ; clk_ext      ; clk_ext     ; 0.000        ; 0.814      ; 1.123      ;
; 0.227 ; cnt_module:cnt_module_u1|b_cnt[25]                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[25]                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.811      ; 1.122      ;
; 0.227 ; cnt_module:cnt_module_u1|e_cnt[29]                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[29]                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.814      ; 1.125      ;
; 0.229 ; cnt_module:cnt_module_u1|f_cnt[13]                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[13]                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.811      ; 1.124      ;
; 0.232 ; cnt_module:cnt_module_u1|e_cnt[24]                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[24]                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.811      ; 1.127      ;
; 0.233 ; cnt_module:cnt_module_u1|f_cnt[30]                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[30]                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.813      ; 1.130      ;
; 0.233 ; cnt_module:cnt_module_u1|f_cnt[3]                                                ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[3]                                 ; clk_ext      ; clk_ext     ; 0.000        ; 0.814      ; 1.131      ;
; 0.237 ; cnt_module:cnt_module_u1|e_cnt[0]                                                ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[0]                                 ; clk_ext      ; clk_ext     ; 0.000        ; 0.815      ; 1.136      ;
; 0.237 ; cnt_module:cnt_module_u1|e_cnt[12]                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[12]                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.813      ; 1.134      ;
; 0.238 ; cnt_module:cnt_module_u1|f_cnt[27]                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[27]                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.812      ; 1.134      ;
; 0.238 ; cnt_module:cnt_module_u1|f_cnt[26]                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[26]                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.810      ; 1.132      ;
; 0.239 ; cnt_module:cnt_module_u1|f_cnt[16]                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[16]                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.810      ; 1.133      ;
; 0.241 ; cnt_module:cnt_module_u1|f_cnt[31]                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[31]                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.813      ; 1.138      ;
; 0.241 ; cnt_module:cnt_module_u1|f_cnt[15]                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[15]                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.806      ; 1.131      ;
; 0.243 ; cnt_module:cnt_module_u1|f_cnt[29]                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[29]                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.814      ; 1.141      ;
; 0.243 ; cnt_module:cnt_module_u1|f_cnt[22]                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[22]                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.818      ; 1.145      ;
; 0.252 ; cnt_module:cnt_module_u1|b_cnt[23]                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[23]                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.812      ; 1.148      ;
; 0.253 ; cnt_module:cnt_module_u1|b_cnt[18]                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[18]                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.816      ; 1.153      ;
; 0.255 ; cnt_module:cnt_module_u1|f_cnt[20]                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[20]                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.823      ; 1.162      ;
; 0.256 ; cnt_module:cnt_module_u1|b_cnt[19]                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[19]                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.821      ; 1.161      ;
; 0.256 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|spi_cs_reg[0]  ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|done_reg  ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.376      ;
; 0.257 ; cnt_module:cnt_module_u1|f_cnt[14]                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[14]                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.811      ; 1.152      ;
; 0.257 ; cnt_module:cnt_module_u1|b_cnt[2]                                                ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[2]                                 ; clk_ext      ; clk_ext     ; 0.000        ; 0.813      ; 1.154      ;
; 0.259 ; cnt_module:cnt_module_u1|e_cnt[13]                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[13]                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.811      ; 1.154      ;
; 0.259 ; two_frequency:two_frequency_u1|inb_r[1]                                          ; two_frequency:two_frequency_u1|inb_two                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.379      ;
; 0.259 ; cnt_module:cnt_module_u1|ina_in_r[1]                                             ; cnt_module:cnt_module_u1|cyc_cnt_en                                         ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.379      ;
; 0.260 ; delay_debounce:u_delay_debounce_sb|H_reg                                         ; delay_debounce:u_delay_debounce_sb|dout_reg                                 ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.380      ;
; 0.260 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[1] ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|done_reg ; clk_ext      ; clk_ext     ; 0.000        ; 0.037      ; 0.381      ;
; 0.261 ; time_cs:time_cs_u1|state.STATE_WAIT                                              ; time_cs:time_cs_u1|state.STATE_STOP                                         ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.381      ;
; 0.261 ; two_frequency:two_frequency_u1|ina_r[1]                                          ; two_frequency:two_frequency_u1|ina_two                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.381      ;
; 0.263 ; cnt_module:cnt_module_u1|b_cnt[4]                                                ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[4]                                 ; clk_ext      ; clk_ext     ; 0.000        ; 0.814      ; 1.161      ;
; 0.263 ; cnt_module:cnt_module_u1|e_cnt[5]                                                ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[5]                                 ; clk_ext      ; clk_ext     ; 0.000        ; 0.813      ; 1.160      ;
; 0.264 ; cnt_module:cnt_module_u1|e_cnt[27]                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[27]                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.814      ; 1.162      ;
; 0.264 ; delay_debounce:u_delay_debounce_sa|din_reg[2]                                    ; delay_debounce:u_delay_debounce_sa|din_reg[3]                               ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; delay_debounce:u_delay_debounce_sa|din_reg[8]                                    ; delay_debounce:u_delay_debounce_sa|din_reg[9]                               ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.384      ;
; 0.266 ; time_cs:time_cs_u1|updata_reg                                                    ; cnt_module:cnt_module_u1|up_data_flag                                       ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; buf_or:buf_or_u1|cnt_en_r[0]                                                     ; cnt_module:cnt_module_u1|lag_cnt_en                                         ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; cnt_module:cnt_module_u1|f_cnt[25]                                               ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[25]                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.811      ; 1.163      ;
; 0.268 ; delay_debounce:u_delay_debounce_sb|din_reg[4]                                    ; delay_debounce:u_delay_debounce_sb|din_reg[5]                               ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; delay_debounce:u_delay_debounce_sa|dout_reg                                      ; in_buf:in_buf_u1|ina_r                                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.037      ; 0.389      ;
+-------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                      ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.481      ;
; 0.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.483      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.214      ; 0.507      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[11]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.208 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.328      ;
; 0.255 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.376      ;
; 0.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.382      ;
; 0.263 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.386      ;
; 0.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.388      ;
; 0.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.387      ;
; 0.268 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.390      ;
; 0.269 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.389      ;
; 0.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.396      ;
; 0.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.394      ;
; 0.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.396      ;
; 0.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.398      ;
; 0.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.398      ;
; 0.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.400      ;
; 0.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[11]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.401      ;
; 0.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.404      ;
; 0.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 0.620      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.421      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 0.630      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 0.631      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 0.633      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.438      ;
; 0.321 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 0.641      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.651      ;
; 0.325 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.447      ;
; 0.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.657      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.462      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.463      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.666      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.466      ;
; 0.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.472      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.475      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.481      ;
; 0.363 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.485      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.493      ;
; 0.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.500      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.505      ;
; 0.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.505      ;
; 0.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.504      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.512      ;
; 0.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 0.723      ;
; 0.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.532      ;
; 0.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.532      ;
; 0.412 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.535      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.541      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.536      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.533      ;
; 0.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.543      ;
; 0.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.543      ;
; 0.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.543      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.544      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.545      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.543      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.543      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.544      ;
; 0.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.546      ;
; 0.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.546      ;
; 0.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.555      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.549      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.549      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.554      ;
; 0.434 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.550      ;
; 0.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.551      ;
; 0.436 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.557      ;
; 0.441 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.562      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 0.562      ;
; 0.449 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_we_reg                                                                                                                         ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.770      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.572      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.578      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.160 ; add_32bit:u_add_32bit|add[28]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a0~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.491      ;
; 0.164 ; add_32bit:u_add_32bit|add[24]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a0~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.495      ;
; 0.167 ; add_32bit:u_add_32bit|add[31]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a0~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.498      ;
; 0.169 ; add_32bit:u_add_32bit|add[28]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a8~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.501      ;
; 0.173 ; add_32bit:u_add_32bit|add[28]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a2~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.506      ;
; 0.174 ; add_32bit:u_add_32bit|add[24]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a8~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.506      ;
; 0.178 ; add_32bit:u_add_32bit|add[24]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a2~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.511      ;
; 0.178 ; add_32bit:u_add_32bit|add[25]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a0~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.509      ;
; 0.179 ; add_32bit:u_add_32bit|add[31]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a8~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.511      ;
; 0.186 ; key_con:u_key_con|cnt_1[0]                      ; key_con:u_key_con|cnt_1[0]                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.189 ; add_32bit:u_add_32bit|add[25]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a8~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.521      ;
; 0.195 ; add_32bit:u_add_32bit|add[25]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a2~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.528      ;
; 0.207 ; add_32bit:u_add_32bit|add[31]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a2~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.540      ;
; 0.263 ; sel_wave:u_sel_wave|da_out_reg[13]              ; data_buf1[13]                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
; 0.265 ; sel_wave:u_sel_wave|da_out_reg[0]               ; data_buf1[0]                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.385      ;
; 0.281 ; sel_wave:u_sel_wave|da_out_reg[1]               ; data_buf2[1]                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.400      ;
; 0.284 ; sel_wave:u_sel_wave|da_out_reg[1]               ; data_buf1[1]                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.403      ;
; 0.285 ; add_32bit:u_add_32bit|add[26]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a0~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.616      ;
; 0.293 ; add_32bit:u_add_32bit|add[6]                    ; add_32bit:u_add_32bit|add[6]                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; add_32bit:u_add_32bit|add[15]                   ; add_32bit:u_add_32bit|add[15]                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; add_32bit:u_add_32bit|add[16]                   ; add_32bit:u_add_32bit|add[16]                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; add_32bit:u_add_32bit|add[1]                    ; add_32bit:u_add_32bit|add[1]                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; add_32bit:u_add_32bit|add[2]                    ; add_32bit:u_add_32bit|add[2]                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; add_32bit:u_add_32bit|add[3]                    ; add_32bit:u_add_32bit|add[3]                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; add_32bit:u_add_32bit|add[4]                    ; add_32bit:u_add_32bit|add[4]                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; add_32bit:u_add_32bit|add[5]                    ; add_32bit:u_add_32bit|add[5]                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; add_32bit:u_add_32bit|add[8]                    ; add_32bit:u_add_32bit|add[8]                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; add_32bit:u_add_32bit|add[12]                   ; add_32bit:u_add_32bit|add[12]                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; add_32bit:u_add_32bit|add[13]                   ; add_32bit:u_add_32bit|add[13]                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; add_32bit:u_add_32bit|add[18]                   ; add_32bit:u_add_32bit|add[18]                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; add_32bit:u_add_32bit|add[19]                   ; add_32bit:u_add_32bit|add[19]                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; add_32bit:u_add_32bit|add[7]                    ; add_32bit:u_add_32bit|add[7]                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; add_32bit:u_add_32bit|add[9]                    ; add_32bit:u_add_32bit|add[9]                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; add_32bit:u_add_32bit|add[10]                   ; add_32bit:u_add_32bit|add[10]                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; add_32bit:u_add_32bit|add[17]                   ; add_32bit:u_add_32bit|add[17]                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; key_con:u_key_con|cnt_1[6]                      ; key_con:u_key_con|cnt_1[6]                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.298 ; key_con:u_key_con|cnt_1[5]                      ; key_con:u_key_con|cnt_1[5]                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; key_con:u_key_con|cnt_1[8]                      ; key_con:u_key_con|cnt_1[8]                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; key_con:u_key_con|cnt_1[7]                      ; key_con:u_key_con|cnt_1[7]                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; add_32bit:u_add_32bit|add[26]                   ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a2~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.632      ;
; 0.302 ; key_con:u_key_con|key_delay:u_key1_delay|kh[15] ; key_con:u_key_con|key_delay:u_key1_delay|kh[15]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; key_con:u_key_con|key_delay:u_key1_delay|kl[15] ; key_con:u_key_con|key_delay:u_key1_delay|kl[15]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; key_con:u_key_con|key_delay:u_key2_delay|kl[15] ; key_con:u_key_con|key_delay:u_key2_delay|kl[15]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; key_con:u_key_con|key_delay:u_key2_delay|kh[15] ; key_con:u_key_con|key_delay:u_key2_delay|kh[15]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; key_con:u_key_con|key_delay:u_key2_delay|kl[31] ; key_con:u_key_con|key_delay:u_key2_delay|kl[31]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; key_con:u_key_con|key_delay:u_key1_delay|kh[3]  ; key_con:u_key_con|key_delay:u_key1_delay|kh[3]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; key_con:u_key_con|key_delay:u_key1_delay|kh[5]  ; key_con:u_key_con|key_delay:u_key1_delay|kh[5]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; key_con:u_key_con|key_delay:u_key1_delay|kh[13] ; key_con:u_key_con|key_delay:u_key1_delay|kh[13]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; key_con:u_key_con|key_delay:u_key1_delay|kl[3]  ; key_con:u_key_con|key_delay:u_key1_delay|kl[3]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; key_con:u_key_con|key_delay:u_key1_delay|kl[5]  ; key_con:u_key_con|key_delay:u_key1_delay|kl[5]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; key_con:u_key_con|key_delay:u_key1_delay|kl[13] ; key_con:u_key_con|key_delay:u_key1_delay|kl[13]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; key_con:u_key_con|key_delay:u_key1_delay|kh[31] ; key_con:u_key_con|key_delay:u_key1_delay|kh[31]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; key_con:u_key_con|key_delay:u_key1_delay|kl[31] ; key_con:u_key_con|key_delay:u_key1_delay|kl[31]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; key_con:u_key_con|cycle_count[31]               ; key_con:u_key_con|cycle_count[31]                                                                                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; key_con:u_key_con|cnt_1[15]                     ; key_con:u_key_con|cnt_1[15]                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key2_delay|kl[3]  ; key_con:u_key_con|key_delay:u_key2_delay|kl[3]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key2_delay|kl[5]  ; key_con:u_key_con|key_delay:u_key2_delay|kl[5]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key2_delay|kl[13] ; key_con:u_key_con|key_delay:u_key2_delay|kl[13]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key2_delay|kl[17] ; key_con:u_key_con|key_delay:u_key2_delay|kl[17]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key2_delay|kl[19] ; key_con:u_key_con|key_delay:u_key2_delay|kl[19]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key2_delay|kl[21] ; key_con:u_key_con|key_delay:u_key2_delay|kl[21]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key2_delay|kh[3]  ; key_con:u_key_con|key_delay:u_key2_delay|kh[3]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key2_delay|kh[5]  ; key_con:u_key_con|key_delay:u_key2_delay|kh[5]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key2_delay|kh[13] ; key_con:u_key_con|key_delay:u_key2_delay|kh[13]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key2_delay|kh[31] ; key_con:u_key_con|key_delay:u_key2_delay|kh[31]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key2_delay|kl[27] ; key_con:u_key_con|key_delay:u_key2_delay|kl[27]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key2_delay|kl[29] ; key_con:u_key_con|key_delay:u_key2_delay|kl[29]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key1_delay|kh[1]  ; key_con:u_key_con|key_delay:u_key1_delay|kh[1]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key1_delay|kh[6]  ; key_con:u_key_con|key_delay:u_key1_delay|kh[6]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key1_delay|kh[7]  ; key_con:u_key_con|key_delay:u_key1_delay|kh[7]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key1_delay|kh[11] ; key_con:u_key_con|key_delay:u_key1_delay|kh[11]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key1_delay|kl[1]  ; key_con:u_key_con|key_delay:u_key1_delay|kl[1]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key1_delay|kl[6]  ; key_con:u_key_con|key_delay:u_key1_delay|kl[6]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key1_delay|kl[7]  ; key_con:u_key_con|key_delay:u_key1_delay|kl[7]                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key1_delay|kl[11] ; key_con:u_key_con|key_delay:u_key1_delay|kl[11]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|cycle_count[1]                ; key_con:u_key_con|cycle_count[1]                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; key_con:u_key_con|cycle_count[3]                ; key_con:u_key_con|cycle_count[3]                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; key_con:u_key_con|cycle_count[5]                ; key_con:u_key_con|cycle_count[5]                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; key_con:u_key_con|cycle_count[13]               ; key_con:u_key_con|cycle_count[13]                                                                                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key1_delay|kh[17] ; key_con:u_key_con|key_delay:u_key1_delay|kh[17]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key1_delay|kh[19] ; key_con:u_key_con|key_delay:u_key1_delay|kh[19]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key1_delay|kh[21] ; key_con:u_key_con|key_delay:u_key1_delay|kh[21]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key1_delay|kh[27] ; key_con:u_key_con|key_delay:u_key1_delay|kh[27]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key1_delay|kh[29] ; key_con:u_key_con|key_delay:u_key1_delay|kh[29]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key1_delay|kl[17] ; key_con:u_key_con|key_delay:u_key1_delay|kl[17]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key1_delay|kl[19] ; key_con:u_key_con|key_delay:u_key1_delay|kl[19]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key1_delay|kl[21] ; key_con:u_key_con|key_delay:u_key1_delay|kl[21]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key1_delay|kl[27] ; key_con:u_key_con|key_delay:u_key1_delay|kl[27]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key1_delay|kl[29] ; key_con:u_key_con|key_delay:u_key1_delay|kl[29]                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|cycle_count[17]               ; key_con:u_key_con|cycle_count[17]                                                                                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|cycle_count[19]               ; key_con:u_key_con|cycle_count[19]                                                                                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|cycle_count[21]               ; key_con:u_key_con|cycle_count[21]                                                                                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|cycle_count[27]               ; key_con:u_key_con|cycle_count[27]                                                                                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|cnt_1[2]                      ; key_con:u_key_con|cnt_1[2]                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|cnt_1[3]                      ; key_con:u_key_con|cnt_1[3]                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|cnt_1[13]                     ; key_con:u_key_con|cnt_1[13]                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|cnt_1[14]                     ; key_con:u_key_con|cnt_1[14]                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|cnt_1[16]                     ; key_con:u_key_con|cnt_1[16]                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|cnt_1[22]                     ; key_con:u_key_con|cnt_1[22]                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|cnt_1[31]                     ; key_con:u_key_con|cnt_1[31]                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
+-------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[11]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.185      ; 0.479      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[3]          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.185      ; 0.480      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.322      ;
; 0.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.323      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[2]          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.185      ; 0.493      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[1]          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.185      ; 0.499      ;
; 0.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.331      ;
; 0.217 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[7]          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.185      ; 0.506      ;
; 0.251 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.372      ;
; 0.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.375      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_ext'                                                                                                                                                                                                     ;
+--------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.576 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[16] ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 1.401      ;
; 18.576 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[17] ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 1.401      ;
; 18.576 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[18] ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 1.401      ;
; 18.576 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[19] ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 1.401      ;
; 18.576 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[20] ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 1.401      ;
; 18.576 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[21] ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 1.401      ;
; 18.576 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[22] ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 1.401      ;
; 18.576 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[23] ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 1.401      ;
; 18.576 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[24] ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 1.401      ;
; 18.576 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[25] ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 1.401      ;
; 18.576 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[26] ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 1.401      ;
; 18.576 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[27] ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 1.401      ;
; 18.576 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[28] ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 1.401      ;
; 18.576 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[29] ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 1.401      ;
; 18.576 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[30] ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 1.401      ;
; 18.576 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[31] ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 1.401      ;
; 18.737 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[0]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.031     ; 1.239      ;
; 18.737 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[1]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.031     ; 1.239      ;
; 18.737 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[2]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.031     ; 1.239      ;
; 18.737 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[3]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.031     ; 1.239      ;
; 18.737 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[4]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.031     ; 1.239      ;
; 18.737 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[5]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.031     ; 1.239      ;
; 18.737 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[6]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.031     ; 1.239      ;
; 18.737 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[7]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.031     ; 1.239      ;
; 18.737 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[8]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.031     ; 1.239      ;
; 18.737 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[9]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.031     ; 1.239      ;
; 18.737 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[10] ; clk_ext      ; clk_ext     ; 20.000       ; -0.031     ; 1.239      ;
; 18.737 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[11] ; clk_ext      ; clk_ext     ; 20.000       ; -0.031     ; 1.239      ;
; 18.737 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[12] ; clk_ext      ; clk_ext     ; 20.000       ; -0.031     ; 1.239      ;
; 18.737 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[13] ; clk_ext      ; clk_ext     ; 20.000       ; -0.031     ; 1.239      ;
; 18.737 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[14] ; clk_ext      ; clk_ext     ; 20.000       ; -0.031     ; 1.239      ;
; 18.737 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[15] ; clk_ext      ; clk_ext     ; 20.000       ; -0.031     ; 1.239      ;
; 18.738 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[0]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.037     ; 1.232      ;
; 18.738 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[1]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.037     ; 1.232      ;
; 18.738 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[2]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.037     ; 1.232      ;
; 18.738 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[3]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.037     ; 1.232      ;
; 18.738 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[4]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.037     ; 1.232      ;
; 18.738 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[5]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.037     ; 1.232      ;
; 18.738 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[6]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.037     ; 1.232      ;
; 18.738 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[7]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.037     ; 1.232      ;
; 18.738 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[8]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.037     ; 1.232      ;
; 18.738 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[9]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.037     ; 1.232      ;
; 18.738 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[10]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.037     ; 1.232      ;
; 18.738 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[11]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.037     ; 1.232      ;
; 18.738 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[12]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.037     ; 1.232      ;
; 18.738 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[13]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.037     ; 1.232      ;
; 18.738 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[14]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.037     ; 1.232      ;
; 18.738 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[15]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.037     ; 1.232      ;
; 18.826 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[16]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.038     ; 1.143      ;
; 18.826 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[17]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.038     ; 1.143      ;
; 18.826 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[18]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.038     ; 1.143      ;
; 18.826 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[19]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.038     ; 1.143      ;
; 18.826 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[20]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.038     ; 1.143      ;
; 18.826 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[21]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.038     ; 1.143      ;
; 18.826 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[22]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.038     ; 1.143      ;
; 18.826 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[23]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.038     ; 1.143      ;
; 18.826 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[24]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.038     ; 1.143      ;
; 18.826 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[25]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.038     ; 1.143      ;
; 18.826 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[26]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.038     ; 1.143      ;
; 18.826 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[27]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.038     ; 1.143      ;
; 18.826 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[28]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.038     ; 1.143      ;
; 18.826 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[29]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.038     ; 1.143      ;
; 18.826 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[30]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.038     ; 1.143      ;
; 18.826 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[31]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.038     ; 1.143      ;
+--------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 1.243      ;
; 97.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.322      ;
; 97.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.322      ;
; 97.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.322      ;
; 97.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.322      ;
; 97.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.322      ;
; 97.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.322      ;
; 97.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.322      ;
; 97.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.322      ;
; 97.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.322      ;
; 97.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.322      ;
; 97.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.320      ;
; 97.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.320      ;
; 97.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.320      ;
; 97.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.320      ;
; 97.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.321      ;
; 97.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.321      ;
; 97.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.321      ;
; 97.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.321      ;
; 97.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.321      ;
; 97.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.321      ;
; 97.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.321      ;
; 97.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.321      ;
; 97.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.321      ;
; 97.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.321      ;
; 97.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.321      ;
; 97.656 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.317      ;
; 97.656 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.317      ;
; 97.656 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.317      ;
; 97.656 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.317      ;
; 97.656 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.317      ;
; 97.656 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.317      ;
; 97.656 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.317      ;
; 97.656 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.317      ;
; 97.656 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.317      ;
; 97.656 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.317      ;
; 97.656 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.317      ;
; 97.656 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.317      ;
; 97.656 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.317      ;
; 97.656 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.317      ;
; 97.656 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.317      ;
; 97.656 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.317      ;
; 97.656 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.317      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.317      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.317      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.317      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.317      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.317      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.317      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.317      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.316      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.316      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.316      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.316      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.316      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.316      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.316      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.316      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.316      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.316      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.316      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.316      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.316      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.316      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.317      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.315      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.315      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.315      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.315      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.315      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.315      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.315      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.315      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.313      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.313      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.313      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.313      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.313      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.314      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.314      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.314      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.314      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.314      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.314      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.314      ;
; 97.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.314      ;
; 98.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.411      ;
; 98.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.019      ;
; 98.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.019      ;
; 98.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.019      ;
; 98.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.019      ;
; 98.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.019      ;
; 98.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.019      ;
; 98.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.019      ;
; 98.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.019      ;
; 98.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.019      ;
; 98.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.019      ;
; 98.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.019      ;
; 98.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.019      ;
; 98.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.019      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.800      ;
; 0.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.800      ;
; 0.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.800      ;
; 0.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.800      ;
; 0.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.815      ;
; 0.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.815      ;
; 0.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.841      ;
; 0.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.841      ;
; 0.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.841      ;
; 0.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.841      ;
; 0.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.841      ;
; 0.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.841      ;
; 0.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.841      ;
; 0.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.841      ;
; 0.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.841      ;
; 0.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.841      ;
; 0.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.841      ;
; 0.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.841      ;
; 0.748 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.877      ;
; 0.748 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.877      ;
; 0.748 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.877      ;
; 0.748 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.877      ;
; 0.748 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.877      ;
; 0.748 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.877      ;
; 0.748 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.877      ;
; 0.748 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.877      ;
; 0.748 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.877      ;
; 0.748 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.877      ;
; 0.748 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.877      ;
; 0.748 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.877      ;
; 0.748 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.877      ;
; 0.748 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.877      ;
; 1.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.176      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.050      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.049      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.049      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.049      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.049      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.049      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.049      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.049      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.049      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.047      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.047      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.047      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.047      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.047      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.047      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.047      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.047      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.047      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.047      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.047      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.047      ;
; 1.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.047      ;
; 1.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.055      ;
; 1.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.055      ;
; 1.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.055      ;
; 1.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.055      ;
; 1.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.055      ;
; 1.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.055      ;
; 1.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.055      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_ext'                                                                                                                                                                                                     ;
+-------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.883 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[16]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.034      ; 1.001      ;
; 0.883 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[17]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.034      ; 1.001      ;
; 0.883 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[18]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.034      ; 1.001      ;
; 0.883 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[19]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.034      ; 1.001      ;
; 0.883 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[20]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.034      ; 1.001      ;
; 0.883 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[21]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.034      ; 1.001      ;
; 0.883 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[22]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.034      ; 1.001      ;
; 0.883 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[23]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.034      ; 1.001      ;
; 0.883 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[24]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.034      ; 1.001      ;
; 0.883 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[25]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.034      ; 1.001      ;
; 0.883 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[26]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.034      ; 1.001      ;
; 0.883 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[27]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.034      ; 1.001      ;
; 0.883 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[28]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.034      ; 1.001      ;
; 0.883 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[29]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.034      ; 1.001      ;
; 0.883 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[30]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.034      ; 1.001      ;
; 0.883 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[31]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.034      ; 1.001      ;
; 0.968 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[0]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.041      ; 1.093      ;
; 0.968 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[1]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.041      ; 1.093      ;
; 0.968 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[2]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.041      ; 1.093      ;
; 0.968 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[3]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.041      ; 1.093      ;
; 0.968 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[4]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.041      ; 1.093      ;
; 0.968 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[5]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.041      ; 1.093      ;
; 0.968 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[6]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.041      ; 1.093      ;
; 0.968 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[7]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.041      ; 1.093      ;
; 0.968 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[8]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.041      ; 1.093      ;
; 0.968 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[9]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.041      ; 1.093      ;
; 0.968 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[10] ; clk_ext      ; clk_ext     ; 0.000        ; 0.041      ; 1.093      ;
; 0.968 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[11] ; clk_ext      ; clk_ext     ; 0.000        ; 0.041      ; 1.093      ;
; 0.968 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[12] ; clk_ext      ; clk_ext     ; 0.000        ; 0.041      ; 1.093      ;
; 0.968 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[13] ; clk_ext      ; clk_ext     ; 0.000        ; 0.041      ; 1.093      ;
; 0.968 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[14] ; clk_ext      ; clk_ext     ; 0.000        ; 0.041      ; 1.093      ;
; 0.968 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[15] ; clk_ext      ; clk_ext     ; 0.000        ; 0.041      ; 1.093      ;
; 0.972 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[0]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.035      ; 1.091      ;
; 0.972 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[1]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.035      ; 1.091      ;
; 0.972 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[2]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.035      ; 1.091      ;
; 0.972 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[3]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.035      ; 1.091      ;
; 0.972 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[4]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.035      ; 1.091      ;
; 0.972 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[5]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.035      ; 1.091      ;
; 0.972 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[6]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.035      ; 1.091      ;
; 0.972 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[7]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.035      ; 1.091      ;
; 0.972 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[8]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.035      ; 1.091      ;
; 0.972 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[9]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.035      ; 1.091      ;
; 0.972 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[10]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.035      ; 1.091      ;
; 0.972 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[11]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.035      ; 1.091      ;
; 0.972 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[12]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.035      ; 1.091      ;
; 0.972 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[13]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.035      ; 1.091      ;
; 0.972 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[14]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.035      ; 1.091      ;
; 0.972 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[15]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.035      ; 1.091      ;
; 1.099 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[16] ; clk_ext      ; clk_ext     ; 0.000        ; 0.042      ; 1.225      ;
; 1.099 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[17] ; clk_ext      ; clk_ext     ; 0.000        ; 0.042      ; 1.225      ;
; 1.099 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[18] ; clk_ext      ; clk_ext     ; 0.000        ; 0.042      ; 1.225      ;
; 1.099 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[19] ; clk_ext      ; clk_ext     ; 0.000        ; 0.042      ; 1.225      ;
; 1.099 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[20] ; clk_ext      ; clk_ext     ; 0.000        ; 0.042      ; 1.225      ;
; 1.099 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[21] ; clk_ext      ; clk_ext     ; 0.000        ; 0.042      ; 1.225      ;
; 1.099 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[22] ; clk_ext      ; clk_ext     ; 0.000        ; 0.042      ; 1.225      ;
; 1.099 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[23] ; clk_ext      ; clk_ext     ; 0.000        ; 0.042      ; 1.225      ;
; 1.099 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[24] ; clk_ext      ; clk_ext     ; 0.000        ; 0.042      ; 1.225      ;
; 1.099 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[25] ; clk_ext      ; clk_ext     ; 0.000        ; 0.042      ; 1.225      ;
; 1.099 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[26] ; clk_ext      ; clk_ext     ; 0.000        ; 0.042      ; 1.225      ;
; 1.099 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[27] ; clk_ext      ; clk_ext     ; 0.000        ; 0.042      ; 1.225      ;
; 1.099 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[28] ; clk_ext      ; clk_ext     ; 0.000        ; 0.042      ; 1.225      ;
; 1.099 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[29] ; clk_ext      ; clk_ext     ; 0.000        ; 0.042      ; 1.225      ;
; 1.099 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[30] ; clk_ext      ; clk_ext     ; 0.000        ; 0.042      ; 1.225      ;
; 1.099 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[31] ; clk_ext      ; clk_ext     ; 0.000        ; 0.042      ; 1.225      ;
+-------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                            ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 3.733 ; 3.963        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a12~porta_address_reg0 ;
; 3.733 ; 3.963        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a4~porta_address_reg0  ;
; 3.733 ; 3.963        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a6~porta_address_reg0  ;
; 3.734 ; 3.964        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|q_a[12]                          ;
; 3.734 ; 3.964        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|q_a[13]                          ;
; 3.734 ; 3.964        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|q_a[4]                           ;
; 3.734 ; 3.964        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|q_a[5]                           ;
; 3.734 ; 3.964        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|q_a[6]                           ;
; 3.734 ; 3.964        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|q_a[7]                           ;
; 3.734 ; 3.964        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a0~porta_address_reg0  ;
; 3.734 ; 3.964        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a10~porta_address_reg0 ;
; 3.734 ; 3.964        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a2~porta_address_reg0  ;
; 3.734 ; 3.964        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a8~porta_address_reg0  ;
; 3.735 ; 3.965        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|q_a[0]                           ;
; 3.735 ; 3.965        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|q_a[10]                          ;
; 3.735 ; 3.965        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|q_a[11]                          ;
; 3.735 ; 3.965        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|q_a[1]                           ;
; 3.735 ; 3.965        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|q_a[2]                           ;
; 3.735 ; 3.965        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|q_a[3]                           ;
; 3.735 ; 3.965        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|q_a[8]                           ;
; 3.735 ; 3.965        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|q_a[9]                           ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[18]                                                                                         ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[21]                                                                                         ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[24]                                                                                         ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[25]                                                                                         ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[26]                                                                                         ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[28]                                                                                         ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[30]                                                                                         ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[31]                                                                                         ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[0]                                                                                          ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[10]                                                                                         ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[14]                                                                                         ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[15]                                                                                         ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[17]                                                                                         ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[1]                                                                                          ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[22]                                                                                         ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[23]                                                                                         ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[27]                                                                                         ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[2]                                                                                          ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[3]                                                                                          ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[4]                                                                                          ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[5]                                                                                          ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[6]                                                                                          ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[7]                                                                                          ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[8]                                                                                          ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[9]                                                                                          ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[11]                                                                                         ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[12]                                                                                         ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[13]                                                                                         ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[16]                                                                                         ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[19]                                                                                         ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[20]                                                                                         ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[29]                                                                                         ;
; 3.770 ; 3.954        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[12]                                                                                     ;
; 3.770 ; 3.954        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[14]                                                                                     ;
; 3.774 ; 3.958        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[16]                                                                                     ;
; 3.774 ; 3.958        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[17]                                                                                     ;
; 3.774 ; 3.958        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[18]                                                                                     ;
; 3.774 ; 3.958        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[19]                                                                                     ;
; 3.774 ; 3.958        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[20]                                                                                     ;
; 3.774 ; 3.958        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[22]                                                                                     ;
; 3.774 ; 3.958        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|fre_end[24]                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[0]                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[10]                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[11]                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[12]                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[13]                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[14]                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[15]                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[16]                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[17]                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[18]                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[19]                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[1]                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[20]                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[21]                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[22]                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[23]                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[24]                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[25]                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[26]                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[27]                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[28]                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[29]                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[2]                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[30]                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[31]                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[3]                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[4]                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[5]                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[6]                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[7]                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[8]                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[9]                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf1[2]                                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf1[6]                                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf1[8]                                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf2[0]                                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf2[2]                                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf2[6]                                                                                                      ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_we_reg       ;
; 3.738 ; 3.968        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                          ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                     ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                    ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                    ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                    ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                    ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]                                    ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]                                    ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]                                    ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]                                    ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]                                    ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]                                    ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                               ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[11]                                                                               ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                          ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                     ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                     ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                     ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                     ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                     ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]                                    ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                     ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]                                    ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]                                    ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]                                    ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]                                    ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                     ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                     ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                     ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                     ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                     ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                     ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                     ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                     ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                     ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                    ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                    ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                                    ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]                                    ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]                                    ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]                                    ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]                                    ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]                                    ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]                                    ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]                                    ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                     ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]                                    ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]                                    ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]                                    ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]                                    ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]                                    ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                     ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                     ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                     ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                     ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                     ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                     ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                     ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                     ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                               ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                               ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                         ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                         ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                         ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                         ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                     ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                            ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                          ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                        ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                     ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                     ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                            ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                            ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                   ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_ext'                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                              ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------+
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[16]                                                                                  ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[17]                                                                                  ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[7]                                                                                   ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[17]                                                                                  ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[7]                                                                                   ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[16]                                                                                  ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[17]                                                                                  ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[7]                                                                                   ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[16] ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[17] ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[18] ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[19] ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[20] ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[21] ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[22] ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[23] ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[24] ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[25] ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[26] ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[27] ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[28] ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[29] ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[30] ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[31] ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|e_cnt[17]                                                                                  ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|e_cnt[7]                                                                                   ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|f_cnt[16]                                                                                  ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|f_cnt[17]                                                                                  ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|f_cnt[7]                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[10]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[20]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[21]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[22]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[23]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[24]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[25]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[26]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[3]                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[4]                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[5]                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[9]                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[10]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[11]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[16]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[18]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[23]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[24]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[25]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[26]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[27]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[3]                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[4]                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[5]                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[0]                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[10]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[11]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[12]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[20]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[21]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[22]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[23]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[24]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[25]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[26]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[27]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[2]                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[3]                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[4]                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[6]                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[9]                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[16] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[17] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[18] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[19] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[20] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[21] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[22] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[23] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[24] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[25] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[26] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[27] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[28] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[29] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[30] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[31] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[0]  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[10] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[11] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[12] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[13] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[14] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[15] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[16] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[17] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[18] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[19] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[1]  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[20] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[21] ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~portb_address_reg0                                                        ;
; 49.467 ; 49.683       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                       ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                       ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                       ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                       ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                       ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                       ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                       ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                         ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                         ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                         ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                         ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                         ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                         ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                         ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                      ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                      ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                      ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                      ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                      ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                      ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                      ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                      ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                      ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                      ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                  ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                 ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                 ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4] ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5] ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[0]          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[10]         ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[11]         ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[1]          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[2]          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[3]          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[4]          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[5]          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[6]          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[7]          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[8]          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[9]          ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                             ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                  ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                  ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                  ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                  ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                     ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                     ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                     ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                       ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                       ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                       ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                       ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                      ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                      ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                      ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                      ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                       ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                         ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                         ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                   ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                   ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                   ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                   ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                   ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                    ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                       ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                  ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                  ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                  ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                  ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                             ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                             ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                             ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                             ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                             ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                  ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                 ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                 ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                 ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                 ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                 ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                 ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                  ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                  ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                  ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                  ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; KEY1                ; clk_ext             ; 1.265 ; 1.572 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; KEY2                ; clk_ext             ; 1.363 ; 1.717 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; KEY1                ; clk_ext             ; 3.478 ; 3.763 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; spi_sdi             ; clk_ext             ; 4.568 ; 5.235 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.487 ; 0.794 ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; 2.579 ; 2.928 ; Rise       ; altera_reserved_tck                               ;
; in_a                ; clk_ext             ; 0.755 ; 1.061 ; Rise       ; clk_ext                                           ;
; in_b                ; clk_ext             ; 1.078 ; 1.670 ; Rise       ; clk_ext                                           ;
; spi_cs_cmd          ; clk_ext             ; 1.353 ; 2.015 ; Rise       ; clk_ext                                           ;
; spi_cs_data         ; clk_ext             ; 1.457 ; 2.148 ; Rise       ; clk_ext                                           ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; KEY1                ; clk_ext             ; -0.886 ; -1.219 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; KEY2                ; clk_ext             ; -0.889 ; -1.218 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; KEY1                ; clk_ext             ; -3.052 ; -3.339 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; spi_sdi             ; clk_ext             ; -4.189 ; -4.837 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.802  ; 0.500  ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; -0.348 ; -0.634 ; Rise       ; altera_reserved_tck                               ;
; in_a                ; clk_ext             ; -0.486 ; -0.795 ; Rise       ; clk_ext                                           ;
; in_b                ; clk_ext             ; -0.869 ; -1.448 ; Rise       ; clk_ext                                           ;
; spi_cs_cmd          ; clk_ext             ; -1.142 ; -1.792 ; Rise       ; clk_ext                                           ;
; spi_cs_data         ; clk_ext             ; -1.235 ; -1.907 ; Rise       ; clk_ext                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; dac_data1[*]        ; clk_ext             ; 3.530  ; 3.713  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[0]       ; clk_ext             ; 2.508  ; 2.626  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[1]       ; clk_ext             ; 3.530  ; 3.713  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[2]       ; clk_ext             ; 2.361  ; 2.446  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[3]       ; clk_ext             ; 2.499  ; 2.602  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[4]       ; clk_ext             ; 2.441  ; 2.570  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[5]       ; clk_ext             ; 2.456  ; 2.556  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[6]       ; clk_ext             ; 2.555  ; 2.661  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[7]       ; clk_ext             ; 2.104  ; 2.160  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[8]       ; clk_ext             ; 2.584  ; 2.697  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[9]       ; clk_ext             ; 3.336  ; 3.483  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[10]      ; clk_ext             ; 2.429  ; 2.530  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[11]      ; clk_ext             ; 2.792  ; 2.926  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[12]      ; clk_ext             ; 2.223  ; 2.296  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[13]      ; clk_ext             ; 2.594  ; 2.714  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; dac_data2[*]        ; clk_ext             ; 3.148  ; 3.284  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[0]       ; clk_ext             ; 2.467  ; 2.576  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[1]       ; clk_ext             ; 2.482  ; 2.596  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[2]       ; clk_ext             ; 2.354  ; 2.440  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[3]       ; clk_ext             ; 2.453  ; 2.553  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[4]       ; clk_ext             ; 3.148  ; 3.284  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[5]       ; clk_ext             ; 2.228  ; 2.310  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[6]       ; clk_ext             ; 2.095  ; 2.164  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[7]       ; clk_ext             ; 1.921  ; 1.962  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[8]       ; clk_ext             ; 2.153  ; 2.228  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[9]       ; clk_ext             ; 2.250  ; 2.331  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[10]      ; clk_ext             ; 2.389  ; 2.498  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[11]      ; clk_ext             ; 1.975  ; 2.037  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[12]      ; clk_ext             ; 2.324  ; 2.411  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[13]      ; clk_ext             ; 2.388  ; 2.500  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; dac_clk1            ; clk_ext             ; -0.466 ;        ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk1            ; clk_ext             ;        ; -0.419 ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk2            ; clk_ext             ; -0.467 ;        ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; dac_clk2            ; clk_ext             ;        ; -0.401 ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.376  ; 6.881  ; Fall       ; altera_reserved_tck                               ;
; spi_sdo             ; clk_ext             ; 3.516  ; 3.609  ; Rise       ; clk_ext                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; dac_data1[*]        ; clk_ext             ; 1.840  ; 1.895  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[0]       ; clk_ext             ; 2.233  ; 2.346  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[1]       ; clk_ext             ; 3.248  ; 3.427  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[2]       ; clk_ext             ; 2.089  ; 2.171  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[3]       ; clk_ext             ; 2.220  ; 2.319  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[4]       ; clk_ext             ; 2.167  ; 2.292  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[5]       ; clk_ext             ; 2.178  ; 2.274  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[6]       ; clk_ext             ; 2.274  ; 2.376  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[7]       ; clk_ext             ; 1.840  ; 1.895  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[8]       ; clk_ext             ; 2.303  ; 2.411  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[9]       ; clk_ext             ; 3.060  ; 3.204  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[10]      ; clk_ext             ; 2.152  ; 2.249  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[11]      ; clk_ext             ; 2.501  ; 2.629  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[12]      ; clk_ext             ; 1.956  ; 2.026  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[13]      ; clk_ext             ; 2.311  ; 2.427  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; dac_data2[*]        ; clk_ext             ; 1.666  ; 1.707  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[0]       ; clk_ext             ; 2.190  ; 2.295  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[1]       ; clk_ext             ; 2.205  ; 2.315  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[2]       ; clk_ext             ; 2.083  ; 2.165  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[3]       ; clk_ext             ; 2.177  ; 2.273  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[4]       ; clk_ext             ; 2.881  ; 3.014  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[5]       ; clk_ext             ; 1.961  ; 2.039  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[6]       ; clk_ext             ; 1.836  ; 1.903  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[7]       ; clk_ext             ; 1.666  ; 1.707  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[8]       ; clk_ext             ; 1.891  ; 1.965  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[9]       ; clk_ext             ; 1.983  ; 2.063  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[10]      ; clk_ext             ; 2.117  ; 2.223  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[11]      ; clk_ext             ; 1.720  ; 1.780  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[12]      ; clk_ext             ; 2.053  ; 2.137  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[13]      ; clk_ext             ; 2.117  ; 2.225  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; dac_clk1            ; clk_ext             ; -0.700 ;        ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk1            ; clk_ext             ;        ; -0.655 ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk2            ; clk_ext             ; -0.698 ;        ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; dac_clk2            ; clk_ext             ;        ; -0.634 ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.197  ; 5.701  ; Fall       ; altera_reserved_tck                               ;
; spi_sdo             ; clk_ext             ; 3.376  ; 3.456  ; Rise       ; clk_ext                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; spi_cs_data ; spi_sdo     ; 4.700 ; 4.733 ; 5.410 ; 5.461 ;
+-------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; spi_cs_data ; spi_sdo     ; 3.789 ; 3.775 ; 4.414 ; 4.400 ;
+-------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                              ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; -2.815  ; 0.124 ; 16.874   ; 0.681   ; 3.674               ;
;  U_PLL|altpll_component|auto_generated|pll1|clk[0] ; -2.815  ; 0.160 ; N/A      ; N/A     ; 3.674               ;
;  U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 1.972   ; 0.159 ; N/A      ; N/A     ; 3.714               ;
;  altera_reserved_tck                               ; 40.608  ; 0.186 ; 47.609   ; 0.681   ; 49.302              ;
;  clk_ext                                           ; 12.986  ; 0.124 ; 16.874   ; 0.883   ; 9.408               ;
; Design-wide TNS                                    ; -88.552 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  U_PLL|altpll_component|auto_generated|pll1|clk[0] ; -88.552 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                               ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk_ext                                           ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; KEY1                ; clk_ext             ; 2.573 ; 2.740 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; KEY2                ; clk_ext             ; 2.739 ; 3.052 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; KEY1                ; clk_ext             ; 4.835 ; 4.996 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; spi_sdi             ; clk_ext             ; 7.239 ; 7.561 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.684 ; 1.828 ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; 6.753 ; 6.745 ; Rise       ; altera_reserved_tck                               ;
; in_a                ; clk_ext             ; 1.549 ; 1.667 ; Rise       ; clk_ext                                           ;
; in_b                ; clk_ext             ; 2.411 ; 2.555 ; Rise       ; clk_ext                                           ;
; spi_cs_cmd          ; clk_ext             ; 2.910 ; 3.229 ; Rise       ; clk_ext                                           ;
; spi_cs_data         ; clk_ext             ; 3.092 ; 3.381 ; Rise       ; clk_ext                                           ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; KEY1                ; clk_ext             ; -0.886 ; -1.219 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; KEY2                ; clk_ext             ; -0.889 ; -1.218 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; KEY1                ; clk_ext             ; -3.052 ; -3.339 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; spi_sdi             ; clk_ext             ; -4.189 ; -4.837 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.338  ; 1.245  ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; -0.348 ; -0.634 ; Rise       ; altera_reserved_tck                               ;
; in_a                ; clk_ext             ; -0.486 ; -0.795 ; Rise       ; clk_ext                                           ;
; in_b                ; clk_ext             ; -0.869 ; -1.448 ; Rise       ; clk_ext                                           ;
; spi_cs_cmd          ; clk_ext             ; -1.142 ; -1.792 ; Rise       ; clk_ext                                           ;
; spi_cs_data         ; clk_ext             ; -1.235 ; -1.907 ; Rise       ; clk_ext                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; dac_data1[*]        ; clk_ext             ; 7.325  ; 7.270  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[0]       ; clk_ext             ; 5.583  ; 5.457  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[1]       ; clk_ext             ; 7.325  ; 7.270  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[2]       ; clk_ext             ; 5.275  ; 5.115  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[3]       ; clk_ext             ; 5.578  ; 5.423  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[4]       ; clk_ext             ; 5.404  ; 5.328  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[5]       ; clk_ext             ; 5.537  ; 5.359  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[6]       ; clk_ext             ; 5.665  ; 5.507  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[7]       ; clk_ext             ; 4.614  ; 4.546  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[8]       ; clk_ext             ; 5.729  ; 5.575  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[9]       ; clk_ext             ; 6.793  ; 6.754  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[10]      ; clk_ext             ; 5.405  ; 5.274  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[11]      ; clk_ext             ; 6.266  ; 6.044  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[12]      ; clk_ext             ; 4.937  ; 4.843  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[13]      ; clk_ext             ; 5.881  ; 5.682  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; dac_data2[*]        ; clk_ext             ; 6.372  ; 6.403  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[0]       ; clk_ext             ; 5.559  ; 5.379  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[1]       ; clk_ext             ; 5.577  ; 5.423  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[2]       ; clk_ext             ; 5.280  ; 5.111  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[3]       ; clk_ext             ; 5.526  ; 5.341  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[4]       ; clk_ext             ; 6.372  ; 6.403  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[5]       ; clk_ext             ; 4.933  ; 4.846  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[6]       ; clk_ext             ; 4.613  ; 4.547  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[7]       ; clk_ext             ; 4.221  ; 4.184  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[8]       ; clk_ext             ; 4.800  ; 4.685  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[9]       ; clk_ext             ; 4.990  ; 4.868  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[10]      ; clk_ext             ; 5.315  ; 5.183  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[11]      ; clk_ext             ; 4.303  ; 4.287  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[12]      ; clk_ext             ; 5.193  ; 5.057  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[13]      ; clk_ext             ; 5.310  ; 5.187  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; dac_clk1            ; clk_ext             ; 1.304  ;        ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk1            ; clk_ext             ;        ; 1.196  ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk2            ; clk_ext             ; 1.224  ;        ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; dac_clk2            ; clk_ext             ;        ; 1.182  ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.243 ; 13.789 ; Fall       ; altera_reserved_tck                               ;
; spi_sdo             ; clk_ext             ; 7.573  ; 7.518  ; Rise       ; clk_ext                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; dac_data1[*]        ; clk_ext             ; 1.840  ; 1.895  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[0]       ; clk_ext             ; 2.233  ; 2.346  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[1]       ; clk_ext             ; 3.248  ; 3.427  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[2]       ; clk_ext             ; 2.089  ; 2.171  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[3]       ; clk_ext             ; 2.220  ; 2.319  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[4]       ; clk_ext             ; 2.167  ; 2.292  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[5]       ; clk_ext             ; 2.178  ; 2.274  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[6]       ; clk_ext             ; 2.274  ; 2.376  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[7]       ; clk_ext             ; 1.840  ; 1.895  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[8]       ; clk_ext             ; 2.303  ; 2.411  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[9]       ; clk_ext             ; 3.060  ; 3.204  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[10]      ; clk_ext             ; 2.152  ; 2.249  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[11]      ; clk_ext             ; 2.501  ; 2.629  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[12]      ; clk_ext             ; 1.956  ; 2.026  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[13]      ; clk_ext             ; 2.311  ; 2.427  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; dac_data2[*]        ; clk_ext             ; 1.666  ; 1.707  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[0]       ; clk_ext             ; 2.190  ; 2.295  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[1]       ; clk_ext             ; 2.205  ; 2.315  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[2]       ; clk_ext             ; 2.083  ; 2.165  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[3]       ; clk_ext             ; 2.177  ; 2.273  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[4]       ; clk_ext             ; 2.881  ; 3.014  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[5]       ; clk_ext             ; 1.961  ; 2.039  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[6]       ; clk_ext             ; 1.836  ; 1.903  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[7]       ; clk_ext             ; 1.666  ; 1.707  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[8]       ; clk_ext             ; 1.891  ; 1.965  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[9]       ; clk_ext             ; 1.983  ; 2.063  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[10]      ; clk_ext             ; 2.117  ; 2.223  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[11]      ; clk_ext             ; 1.720  ; 1.780  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[12]      ; clk_ext             ; 2.053  ; 2.137  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[13]      ; clk_ext             ; 2.117  ; 2.225  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; dac_clk1            ; clk_ext             ; -0.700 ;        ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk1            ; clk_ext             ;        ; -0.655 ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk2            ; clk_ext             ; -0.698 ;        ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; dac_clk2            ; clk_ext             ;        ; -0.634 ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.197  ; 5.701  ; Fall       ; altera_reserved_tck                               ;
; spi_sdo             ; clk_ext             ; 3.376  ; 3.456  ; Rise       ; clk_ext                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+-------------+-------------+--------+-------+--------+--------+
; Input Port  ; Output Port ; RR     ; RF    ; FR     ; FF     ;
+-------------+-------------+--------+-------+--------+--------+
; spi_cs_data ; spi_sdo     ; 10.085 ; 9.945 ; 10.322 ; 10.225 ;
+-------------+-------------+--------+-------+--------+--------+


+-----------------------------------------------------------+
; Minimum Progagation Delay                                 ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; spi_cs_data ; spi_sdo     ; 3.789 ; 3.775 ; 4.414 ; 4.400 ;
+-------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; dac_clk1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_clk2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data1[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data1[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data1[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data1[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data1[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data1[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data1[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data1[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data1[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data1[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data1[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data1[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data1[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data1[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data2[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data2[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data2[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data2[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data2[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data2[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data2[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data2[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data2[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data2[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data2[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data2[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data2[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data2[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_sdo             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY3                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spi_cs_data             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spi_scl                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spi_cs_cmd              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spi_sdi                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY2                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY1                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; in_a                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; in_b                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dac_clk1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_clk2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; dac_data1[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; dac_data1[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; dac_data1[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; dac_data2[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; dac_data2[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; dac_data2[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; dac_data2[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; dac_data2[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; dac_data2[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; dac_data2[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; dac_data2[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; spi_sdo             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.3e-08 V                    ; 2.33 V              ; -0.0041 V           ; 0.049 V                              ; 0.077 V                              ; 9.24e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.3e-08 V                   ; 2.33 V             ; -0.0041 V          ; 0.049 V                             ; 0.077 V                             ; 9.24e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dac_clk1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_clk2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; dac_data1[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; dac_data1[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; dac_data2[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; spi_sdo             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.29e-06 V                   ; 2.33 V              ; 1.29e-06 V          ; 0.018 V                              ; 0.046 V                              ; 1.15e-09 s                  ; 2.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.29e-06 V                  ; 2.33 V             ; 1.29e-06 V         ; 0.018 V                             ; 0.046 V                             ; 1.15e-09 s                 ; 2.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dac_clk1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_clk2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dac_data1[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dac_data1[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; dac_data1[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dac_data1[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; dac_data1[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; dac_data2[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dac_data2[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dac_data2[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dac_data2[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dac_data2[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dac_data2[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; spi_sdo             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                               ; altera_reserved_tck                               ; 1913       ; 0        ; 64       ; 0        ;
; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; altera_reserved_tck                               ; false path ; 0        ; 0        ; 0        ;
; clk_ext                                           ; clk_ext                                           ; 5768       ; 0        ; 0        ; 0        ;
; clk_ext                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 96         ; 0        ; 0        ; 0        ;
; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 12246      ; 528      ; 11098    ; 3078     ;
; altera_reserved_tck                               ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 3267       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                               ; altera_reserved_tck                               ; 1913       ; 0        ; 64       ; 0        ;
; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; altera_reserved_tck                               ; false path ; 0        ; 0        ; 0        ;
; clk_ext                                           ; clk_ext                                           ; 5768       ; 0        ; 0        ; 0        ;
; clk_ext                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 96         ; 0        ; 0        ; 0        ;
; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 12246      ; 528      ; 11098    ; 3078     ;
; altera_reserved_tck                               ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 3267       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                    ;
+---------------------+---------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                               ; 118        ; 0        ; 1        ; 0        ;
; clk_ext             ; clk_ext                                           ; 64         ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                     ;
+---------------------+---------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                               ; 118        ; 0        ; 1        ; 0        ;
; clk_ext             ; clk_ext                                           ; 64         ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 5     ; 5    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 252   ; 252  ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 35    ; 35   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Sat Jul 15 11:07:23 2023
Info: Command: quartus_sta AD9764_Code -c AD9764_Code
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'AD9764_Code.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332060): Node: key_con:u_key_con|key_delay:u_key2_delay|kout was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: key_con:u_key_con|key_delay:u_key1_delay|kout was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: spi_cs_data was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: spi_cs_cmd was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: spi_scl was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_u1|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From clk_ext (Rise) to clk_ext (Rise) (setup and hold)
    Critical Warning (332169): From clk_ext (Rise) to U_PLL|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From U_PLL|altpll_component|auto_generated|pll1|clk[0] (Rise) to U_PLL|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From U_PLL|altpll_component|auto_generated|pll1|clk[0] (Fall) to U_PLL|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From U_PLL|altpll_component|auto_generated|pll1|clk[0] (Rise) to U_PLL|altpll_component|auto_generated|pll1|clk[0] (Fall) (setup and hold)
    Critical Warning (332169): From U_PLL|altpll_component|auto_generated|pll1|clk[0] (Fall) to U_PLL|altpll_component|auto_generated|pll1|clk[0] (Fall) (setup and hold)
    Critical Warning (332169): From U_PLL|altpll_component|auto_generated|pll1|clk[1] (Rise) to U_PLL|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.815
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.815       -88.552 U_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.972         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    12.986         0.000 clk_ext 
    Info (332119):    40.608         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.452         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.452         0.000 altera_reserved_tck 
    Info (332119):     0.452         0.000 clk_ext 
    Info (332119):     0.453         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 16.874
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.874         0.000 clk_ext 
    Info (332119):    47.609         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.651
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.651         0.000 altera_reserved_tck 
    Info (332119):     2.063         0.000 clk_ext 
Info (332146): Worst-case minimum pulse width slack is 3.702
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.702         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.715         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.763         0.000 clk_ext 
    Info (332119):    49.451         0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: key_con:u_key_con|key_delay:u_key2_delay|kout was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: key_con:u_key_con|key_delay:u_key1_delay|kout was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: spi_cs_data was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: spi_cs_cmd was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: spi_scl was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_u1|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From clk_ext (Rise) to clk_ext (Rise) (setup and hold)
    Critical Warning (332169): From clk_ext (Rise) to U_PLL|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From U_PLL|altpll_component|auto_generated|pll1|clk[0] (Rise) to U_PLL|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From U_PLL|altpll_component|auto_generated|pll1|clk[0] (Fall) to U_PLL|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From U_PLL|altpll_component|auto_generated|pll1|clk[0] (Rise) to U_PLL|altpll_component|auto_generated|pll1|clk[0] (Fall) (setup and hold)
    Critical Warning (332169): From U_PLL|altpll_component|auto_generated|pll1|clk[0] (Fall) to U_PLL|altpll_component|auto_generated|pll1|clk[0] (Fall) (setup and hold)
    Critical Warning (332169): From U_PLL|altpll_component|auto_generated|pll1|clk[1] (Rise) to U_PLL|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.473
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.473       -70.237 U_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.337         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    13.409         0.000 clk_ext 
    Info (332119):    41.204         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.401         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.401         0.000 altera_reserved_tck 
    Info (332119):     0.401         0.000 clk_ext 
Info (332146): Worst-case recovery slack is 17.055
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.055         0.000 clk_ext 
    Info (332119):    47.942         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.498
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.498         0.000 altera_reserved_tck 
    Info (332119):     1.858         0.000 clk_ext 
Info (332146): Worst-case minimum pulse width slack is 3.674
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.674         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.714         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.774         0.000 clk_ext 
    Info (332119):    49.302         0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: key_con:u_key_con|key_delay:u_key2_delay|kout was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: key_con:u_key_con|key_delay:u_key1_delay|kout was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: spi_cs_data was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: spi_cs_cmd was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: spi_scl was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_u1|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From clk_ext (Rise) to clk_ext (Rise) (setup and hold)
    Critical Warning (332169): From clk_ext (Rise) to U_PLL|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From U_PLL|altpll_component|auto_generated|pll1|clk[0] (Rise) to U_PLL|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From U_PLL|altpll_component|auto_generated|pll1|clk[0] (Fall) to U_PLL|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From U_PLL|altpll_component|auto_generated|pll1|clk[0] (Rise) to U_PLL|altpll_component|auto_generated|pll1|clk[0] (Fall) (setup and hold)
    Critical Warning (332169): From U_PLL|altpll_component|auto_generated|pll1|clk[0] (Fall) to U_PLL|altpll_component|auto_generated|pll1|clk[0] (Fall) (setup and hold)
    Critical Warning (332169): From U_PLL|altpll_component|auto_generated|pll1|clk[1] (Rise) to U_PLL|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 1.037
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.037         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.427         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    17.018         0.000 clk_ext 
    Info (332119):    45.894         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.124
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.124         0.000 clk_ext 
    Info (332119):     0.159         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.160         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 18.576
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.576         0.000 clk_ext 
    Info (332119):    49.059         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.681
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.681         0.000 altera_reserved_tck 
    Info (332119):     0.883         0.000 clk_ext 
Info (332146): Worst-case minimum pulse width slack is 3.733
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.733         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.736         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.408         0.000 clk_ext 
    Info (332119):    49.450         0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 55 warnings
    Info: Peak virtual memory: 4661 megabytes
    Info: Processing ended: Sat Jul 15 11:07:25 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


