--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_GalvoMotor_M3.twx CNC2_GalvoMotor_M3.ncd -o CNC2_GalvoMotor_M3.twr
CNC2_GalvoMotor_M3.pcf -ucf CNC2_GalvoMotor_M3.ucf

Design file:              CNC2_GalvoMotor_M3.ncd
Physical constraint file: CNC2_GalvoMotor_M3.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3224 - The clock PHY25MHz associated with OFFSET = OUT 40 ns 
   AFTER COMP "PHY25MHz"; does not clock any registered output components.
WARNING:Timing:3225 - Timing constraint OFFSET = OUT 40 ns AFTER COMP 
   "PHY25MHz"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Tx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
C10.I                        BUFGMUX_X3Y8.I0                  0.705  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Rx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
B10.I                        BUFGMUX_X2Y3.I0                  0.649  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 157015326 paths analyzed, 19843 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.986ns.
--------------------------------------------------------------------------------

Paths for end point cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMA (SLICE_X6Y65.AX), 74 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.858ns (Levels of Logic = 3)
  Clock Path Skew:      1.775ns (1.408 - -0.367)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOA9     Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y22.B3      net (fanout=1)        3.590   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<9>
    SLICE_X16Y22.BMUX    Topbb                 0.364   ML3MST_inst/common_mem_douta<9>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_562
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_30
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_30
    SLICE_X25Y23.A6      net (fanout=1)        0.822   ML3MST_inst/common_mem_douta<9>
    SLICE_X25Y23.A       Tilo                  0.259   ML3MST_inst/N456
                                                       ML3MST_inst/Mmux_host_data_r321
    SLICE_X34Y32.C6      net (fanout=6)        1.304   LB_MIII_DataOut<9>
    SLICE_X34Y32.C       Tilo                  0.204   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<25>
                                                       GMPartition_1/ibus_DataIn<9>LogicTrst3
    SLICE_X6Y65.AX       net (fanout=68)       5.281   GMPartition_1/ibus_DataIn<9>
    SLICE_X6Y65.CLK      Tds                   0.184   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMD_O
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.858ns (2.861ns logic, 10.997ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.386ns (Levels of Logic = 3)
  Clock Path Skew:      1.775ns (1.408 - -0.367)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOA25    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y25.B3      net (fanout=1)        3.199   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<25>
    SLICE_X16Y25.BMUX    Topbb                 0.364   ML3MST_inst/common_mem_douta<25>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_534
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_16
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_16
    SLICE_X29Y32.C6      net (fanout=1)        1.139   ML3MST_inst/common_mem_douta<25>
    SLICE_X29Y32.C       Tilo                  0.259   LB_MIII_DataOut<25>
                                                       ML3MST_inst/Mmux_host_data_r181
    SLICE_X34Y32.C4      net (fanout=6)        0.906   LB_MIII_DataOut<25>
    SLICE_X34Y32.C       Tilo                  0.204   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<25>
                                                       GMPartition_1/ibus_DataIn<9>LogicTrst3
    SLICE_X6Y65.AX       net (fanout=68)       5.281   GMPartition_1/ibus_DataIn<9>
    SLICE_X6Y65.CLK      Tds                   0.184   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMD_O
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.386ns (2.861ns logic, 10.525ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.374ns (Levels of Logic = 3)
  Clock Path Skew:      1.874ns (1.408 - -0.466)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y2.DOA25    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y25.C6      net (fanout=1)        3.180   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<25>
    SLICE_X16Y25.BMUX    Topcb                 0.371   ML3MST_inst/common_mem_douta<25>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_535
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_16
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_16
    SLICE_X29Y32.C6      net (fanout=1)        1.139   ML3MST_inst/common_mem_douta<25>
    SLICE_X29Y32.C       Tilo                  0.259   LB_MIII_DataOut<25>
                                                       ML3MST_inst/Mmux_host_data_r181
    SLICE_X34Y32.C4      net (fanout=6)        0.906   LB_MIII_DataOut<25>
    SLICE_X34Y32.C       Tilo                  0.204   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<25>
                                                       GMPartition_1/ibus_DataIn<9>LogicTrst3
    SLICE_X6Y65.AX       net (fanout=68)       5.281   GMPartition_1/ibus_DataIn<9>
    SLICE_X6Y65.CLK      Tds                   0.184   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMD_O
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.374ns (2.868ns logic, 10.506ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMB (SLICE_X26Y75.BX), 74 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.740ns (Levels of Logic = 4)
  Clock Path Skew:      1.660ns (1.253 - -0.407)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y37.AQ       Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X14Y37.A5      net (fanout=37)       0.703   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X14Y37.A       Tilo                  0.203   N7
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X31Y49.B6      net (fanout=26)       3.104   AddressDecoderCS0n
    SLICE_X31Y49.B       Tilo                  0.259   cnc2_GalvoMotor_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1OutRangeOpt<2>
                                                       GMPartition_1/ibus_DataIn<1>LogicTrst2_SW0
    SLICE_X27Y40.A2      net (fanout=1)        1.607   N751
    SLICE_X27Y40.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_rws_M3_GAR_dd<7>
                                                       GMPartition_1/ibus_DataIn<1>LogicTrst2
    SLICE_X31Y30.C4      net (fanout=9)        1.937   GMPartition_1/ibus_DataIn<1>LogicTrst1
    SLICE_X31Y30.C       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<1>
                                                       GMPartition_1/ibus_DataIn<1>LogicTrst3
    SLICE_X26Y75.BX      net (fanout=81)       4.793   GMPartition_1/ibus_DataIn<1>
    SLICE_X26Y75.CLK     Tds                   0.208   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMD_O
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.740ns (1.596ns logic, 12.144ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.474ns (Levels of Logic = 4)
  Clock Path Skew:      1.660ns (1.253 - -0.407)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y37.AQ       Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X15Y35.A5      net (fanout=37)       0.641   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X15Y35.A       Tilo                  0.259   N3
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X31Y49.B4      net (fanout=25)       2.844   AddressDecoderCS2n
    SLICE_X31Y49.B       Tilo                  0.259   cnc2_GalvoMotor_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1OutRangeOpt<2>
                                                       GMPartition_1/ibus_DataIn<1>LogicTrst2_SW0
    SLICE_X27Y40.A2      net (fanout=1)        1.607   N751
    SLICE_X27Y40.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_rws_M3_GAR_dd<7>
                                                       GMPartition_1/ibus_DataIn<1>LogicTrst2
    SLICE_X31Y30.C4      net (fanout=9)        1.937   GMPartition_1/ibus_DataIn<1>LogicTrst1
    SLICE_X31Y30.C       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<1>
                                                       GMPartition_1/ibus_DataIn<1>LogicTrst3
    SLICE_X26Y75.BX      net (fanout=81)       4.793   GMPartition_1/ibus_DataIn<1>
    SLICE_X26Y75.CLK     Tds                   0.208   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMD_O
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.474ns (1.652ns logic, 11.822ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.143ns (Levels of Logic = 4)
  Clock Path Skew:      1.660ns (1.253 - -0.407)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y37.AQ       Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X15Y35.B5      net (fanout=37)       0.645   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X15Y35.B       Tilo                  0.259   N3
                                                       AddressDecoder_inst/oADDRDEC_CS3n
    SLICE_X31Y49.B1      net (fanout=35)       2.509   AddressDecoderCS3n
    SLICE_X31Y49.B       Tilo                  0.259   cnc2_GalvoMotor_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1OutRangeOpt<2>
                                                       GMPartition_1/ibus_DataIn<1>LogicTrst2_SW0
    SLICE_X27Y40.A2      net (fanout=1)        1.607   N751
    SLICE_X27Y40.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_rws_M3_GAR_dd<7>
                                                       GMPartition_1/ibus_DataIn<1>LogicTrst2
    SLICE_X31Y30.C4      net (fanout=9)        1.937   GMPartition_1/ibus_DataIn<1>LogicTrst1
    SLICE_X31Y30.C       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<1>
                                                       GMPartition_1/ibus_DataIn<1>LogicTrst3
    SLICE_X26Y75.BX      net (fanout=81)       4.793   GMPartition_1/ibus_DataIn<1>
    SLICE_X26Y75.CLK     Tds                   0.208   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMD_O
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.143ns (1.652ns logic, 11.491ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/DP (SLICE_X30Y71.DX), 74 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/DP (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.692ns (Levels of Logic = 4)
  Clock Path Skew:      1.627ns (1.220 - -0.407)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y37.AQ       Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X31Y39.C3      net (fanout=37)       1.637   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X31Y39.C       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X27Y41.B6      net (fanout=1)        1.065   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X27Y41.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_rws_M3_GAR_dd<11>
                                                       GMPartition_1/ibus_DataIn<0>LogicTrst11
    SLICE_X31Y31.A1      net (fanout=16)       2.563   GMPartition_1/ibus_DataIn<0>LogicTrst1
    SLICE_X31Y31.A       Tilo                  0.259   ML3MST_inst/mux1031
                                                       GMPartition_1/ibus_DataIn<15>LogicTrst2
    SLICE_X19Y27.C4      net (fanout=9)        1.677   GMPartition_1/ibus_DataIn<15>LogicTrst1
    SLICE_X19Y27.C       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<31>
                                                       GMPartition_1/ibus_DataIn<15>LogicTrst3
    SLICE_X30Y71.DX      net (fanout=69)       4.998   GMPartition_1/ibus_DataIn<15>
    SLICE_X30Y71.CLK     Tds                   0.308   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N257
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/DP
    -------------------------------------------------  ---------------------------
    Total                                     13.692ns (1.752ns logic, 11.940ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/DP (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.723ns (Levels of Logic = 3)
  Clock Path Skew:      1.686ns (1.220 - -0.466)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y2.DOA31    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y26.C4      net (fanout=1)        3.772   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<31>
    SLICE_X16Y26.BMUX    Topcb                 0.371   ML3MST_inst/common_mem_douta<31>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_549
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_23
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_23
    SLICE_X23Y33.B6      net (fanout=1)        1.103   ML3MST_inst/common_mem_douta<31>
    SLICE_X23Y33.B       Tilo                  0.259   cnc2_GalvoMotor_M3/n0013<22>
                                                       ML3MST_inst/Mmux_host_data_r251
    SLICE_X19Y27.C5      net (fanout=6)        0.803   LB_MIII_DataOut<31>
    SLICE_X19Y27.C       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<31>
                                                       GMPartition_1/ibus_DataIn<15>LogicTrst3
    SLICE_X30Y71.DX      net (fanout=69)       4.998   GMPartition_1/ibus_DataIn<15>
    SLICE_X30Y71.CLK     Tds                   0.308   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N257
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/DP
    -------------------------------------------------  ---------------------------
    Total                                     13.723ns (3.047ns logic, 10.676ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/DP (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.441ns (Levels of Logic = 3)
  Clock Path Skew:      1.585ns (1.220 - -0.365)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA31    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y26.C6      net (fanout=1)        3.490   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<31>
    SLICE_X16Y26.BMUX    Topcb                 0.371   ML3MST_inst/common_mem_douta<31>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_549
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_23
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_23
    SLICE_X23Y33.B6      net (fanout=1)        1.103   ML3MST_inst/common_mem_douta<31>
    SLICE_X23Y33.B       Tilo                  0.259   cnc2_GalvoMotor_M3/n0013<22>
                                                       ML3MST_inst/Mmux_host_data_r251
    SLICE_X19Y27.C5      net (fanout=6)        0.803   LB_MIII_DataOut<31>
    SLICE_X19Y27.C       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<31>
                                                       GMPartition_1/ibus_DataIn<15>LogicTrst3
    SLICE_X30Y71.DX      net (fanout=69)       4.998   GMPartition_1/ibus_DataIn<15>
    SLICE_X30Y71.CLK     Tds                   0.308   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N257
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/DP
    -------------------------------------------------  ---------------------------
    Total                                     13.441ns (3.047ns logic, 10.394ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/LocalBusBridgeGM1/m_ibus_WE (SLICE_X27Y39.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          GMPartition_1/LocalBusBridgeGM1/m_ibus_WE (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.636ns (Levels of Logic = 2)
  Clock Path Skew:      1.219ns (1.088 - -0.131)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to GMPartition_1/LocalBusBridgeGM1/m_ibus_WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y37.AQ       Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X15Y35.B5      net (fanout=37)       0.357   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X15Y35.B       Tilo                  0.156   N3
                                                       AddressDecoder_inst/oADDRDEC_CS3n
    SLICE_X27Y39.C5      net (fanout=35)       0.708   AddressDecoderCS3n
    SLICE_X27Y39.CLK     Tah         (-Th)    -0.215   GMPartition_1/LocalBusBridgeGM1/m_ibus_WE
                                                       GMPartition_1/LocalBusBridgeGM1/lb_CS_n_lb_WR_n_AND_755_o1
                                                       GMPartition_1/LocalBusBridgeGM1/m_ibus_WE
    -------------------------------------------------  ---------------------------
    Total                                      1.636ns (0.571ns logic, 1.065ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point GMPartition_1/DAQ_Partition1/m_SampDataType_48 (SLICE_X24Y45.A3), 16 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.044ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          GMPartition_1/DAQ_Partition1/m_SampDataType_48 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.703ns (Levels of Logic = 2)
  Clock Path Skew:      1.249ns (1.118 - -0.131)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to GMPartition_1/DAQ_Partition1/m_SampDataType_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y37.AQ       Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X27Y41.A6      net (fanout=37)       0.740   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X27Y41.A       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_rws_M3_GAR_dd<11>
                                                       GMPartition_1/ibus_DataIn<0>LogicTrst2
    SLICE_X24Y45.A3      net (fanout=9)        0.417   GMPartition_1/ibus_DataIn<0>LogicTrst2
    SLICE_X24Y45.CLK     Tah         (-Th)    -0.190   GMPartition_1/DAQ_Partition1/m_SampDataType<51>
                                                       GMPartition_1/DAQ_Partition1/Mmux__n0141431
                                                       GMPartition_1/DAQ_Partition1/m_SampDataType_48
    -------------------------------------------------  ---------------------------
    Total                                      1.703ns (0.546ns logic, 1.157ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.527ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          GMPartition_1/DAQ_Partition1/m_SampDataType_48 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.200ns (Levels of Logic = 2)
  Clock Path Skew:      1.263ns (1.118 - -0.145)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to GMPartition_1/DAQ_Partition1/m_SampDataType_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y39.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X27Y41.A2      net (fanout=71)       1.239   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X27Y41.A       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_rws_M3_GAR_dd<11>
                                                       GMPartition_1/ibus_DataIn<0>LogicTrst2
    SLICE_X24Y45.A3      net (fanout=9)        0.417   GMPartition_1/ibus_DataIn<0>LogicTrst2
    SLICE_X24Y45.CLK     Tah         (-Th)    -0.190   GMPartition_1/DAQ_Partition1/m_SampDataType<51>
                                                       GMPartition_1/DAQ_Partition1/Mmux__n0141431
                                                       GMPartition_1/DAQ_Partition1/m_SampDataType_48
    -------------------------------------------------  ---------------------------
    Total                                      2.200ns (0.544ns logic, 1.656ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.647ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_0 (FF)
  Destination:          GMPartition_1/DAQ_Partition1/m_SampDataType_48 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.436ns (Levels of Logic = 3)
  Clock Path Skew:      1.379ns (1.118 - -0.261)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_0 to GMPartition_1/DAQ_Partition1/m_SampDataType_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y37.AQ      Tcko                  0.234   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<1>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_0
    SLICE_X33Y45.A4      net (fanout=1)        0.653   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<0>
    SLICE_X33Y45.A       Tilo                  0.156   N763
                                                       GMPartition_1/ibus_DataIn<0>LogicTrst2_SW0
    SLICE_X27Y41.A3      net (fanout=1)        0.630   N749
    SLICE_X27Y41.A       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_rws_M3_GAR_dd<11>
                                                       GMPartition_1/ibus_DataIn<0>LogicTrst2
    SLICE_X24Y45.A3      net (fanout=9)        0.417   GMPartition_1/ibus_DataIn<0>LogicTrst2
    SLICE_X24Y45.CLK     Tah         (-Th)    -0.190   GMPartition_1/DAQ_Partition1/m_SampDataType<51>
                                                       GMPartition_1/DAQ_Partition1/Mmux__n0141431
                                                       GMPartition_1/DAQ_Partition1/m_SampDataType_48
    -------------------------------------------------  ---------------------------
    Total                                      2.436ns (0.736ns logic, 1.700ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point GMPartition_1/DAQ_Partition1/m_SampDataType_12 (SLICE_X19Y46.A5), 28 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_12 (FF)
  Destination:          GMPartition_1/DAQ_Partition1/m_SampDataType_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.912ns (Levels of Logic = 2)
  Clock Path Skew:      1.440ns (1.152 - -0.288)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_12 to GMPartition_1/DAQ_Partition1/m_SampDataType_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y25.AQ      Tcko                  0.198   ML3MST_inst/reg_dout<13>
                                                       ML3MST_inst/reg_dout_12
    SLICE_X18Y25.B5      net (fanout=1)        0.325   ML3MST_inst/reg_dout<12>
    SLICE_X18Y25.B       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n22055
                                                       ML3MST_inst/Mmux_host_data_r41
    SLICE_X19Y46.A5      net (fanout=6)        1.018   LB_MIII_DataOut<12>
    SLICE_X19Y46.CLK     Tah         (-Th)    -0.215   GMPartition_1/DAQ_Partition1/m_SampDataType<15>
                                                       GMPartition_1/DAQ_Partition1/Mmux__n0141410
                                                       GMPartition_1/DAQ_Partition1/m_SampDataType_12
    -------------------------------------------------  ---------------------------
    Total                                      1.912ns (0.569ns logic, 1.343ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 (FF)
  Destination:          GMPartition_1/DAQ_Partition1/m_SampDataType_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.826ns (Levels of Logic = 3)
  Clock Path Skew:      1.308ns (1.152 - -0.156)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 to GMPartition_1/DAQ_Partition1/m_SampDataType_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.CQ      Tcko                  0.198   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2
    SLICE_X14Y19.CX      net (fanout=64)       0.476   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
    SLICE_X14Y19.BMUX    Tcxb                  0.124   ML3MST_inst/common_mem_douta<12>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_2
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_2
    SLICE_X18Y25.B4      net (fanout=1)        0.639   ML3MST_inst/common_mem_douta<12>
    SLICE_X18Y25.B       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n22055
                                                       ML3MST_inst/Mmux_host_data_r41
    SLICE_X19Y46.A5      net (fanout=6)        1.018   LB_MIII_DataOut<12>
    SLICE_X19Y46.CLK     Tah         (-Th)    -0.215   GMPartition_1/DAQ_Partition1/m_SampDataType<15>
                                                       GMPartition_1/DAQ_Partition1/Mmux__n0141410
                                                       GMPartition_1/DAQ_Partition1/m_SampDataType_12
    -------------------------------------------------  ---------------------------
    Total                                      2.826ns (0.693ns logic, 2.133ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.211ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 (FF)
  Destination:          GMPartition_1/DAQ_Partition1/m_SampDataType_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.929ns (Levels of Logic = 3)
  Clock Path Skew:      1.308ns (1.152 - -0.156)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 to GMPartition_1/DAQ_Partition1/m_SampDataType_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.CQ      Tcko                  0.198   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2
    SLICE_X14Y19.AX      net (fanout=64)       0.607   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
    SLICE_X14Y19.BMUX    Taxb                  0.096   ML3MST_inst/common_mem_douta<12>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_2
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_2
    SLICE_X18Y25.B4      net (fanout=1)        0.639   ML3MST_inst/common_mem_douta<12>
    SLICE_X18Y25.B       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n22055
                                                       ML3MST_inst/Mmux_host_data_r41
    SLICE_X19Y46.A5      net (fanout=6)        1.018   LB_MIII_DataOut<12>
    SLICE_X19Y46.CLK     Tah         (-Th)    -0.215   GMPartition_1/DAQ_Partition1/m_SampDataType<15>
                                                       GMPartition_1/DAQ_Partition1/Mmux__n0141410
                                                       GMPartition_1/DAQ_Partition1/m_SampDataType_12
    -------------------------------------------------  ---------------------------
    Total                                      2.929ns (0.665ns logic, 2.264ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_25MHz/CLK2X
  Logical resource: DCM_SP_inst_25MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_50MHz
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 145760 paths analyzed, 615 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.730ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_1 (SLICE_X7Y57.B1), 333 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.942ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (0.408 - 0.450)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y52.BQ       Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_1
    SLICE_X5Y53.B6       net (fanout=14)       0.686   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<1>
    SLICE_X5Y53.B        Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/GM_Transmitter/m_CrcData<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT122
    SLICE_X7Y57.B1       net (fanout=1)        1.228   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<1>
    SLICE_X7Y57.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_1_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_1
    -------------------------------------------------  ---------------------------
    Total                                      2.942ns (1.028ns logic, 1.914ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.505ns (Levels of Logic = 9)
  Clock Path Skew:      0.115ns (0.584 - 0.469)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y32.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1
    SLICE_X6Y42.B2       net (fanout=12)       3.212   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<1>
    SLICE_X6Y42.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMB_D1
    SLICE_X16Y46.B5      net (fanout=14)       1.795   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<3>
    SLICE_X16Y46.B       Tilo                  0.205   GMPartition_1/DAQ_Partition1/m_RAMDataIn<39>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X16Y46.A5      net (fanout=1)        0.169   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X16Y46.A       Tilo                  0.205   GMPartition_1/DAQ_Partition1/m_RAMDataIn<39>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X9Y47.A6       net (fanout=1)        1.214   ML3MST_inst/N1291
    SLICE_X9Y47.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wrbank_d<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X9Y47.B6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X9Y47.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wrbank_d<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X8Y50.A1       net (fanout=1)        1.132   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X8Y50.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X5Y53.A6       net (fanout=28)       1.011   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X5Y53.A        Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/GM_Transmitter/m_CrcData<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT1241
    SLICE_X5Y53.B5       net (fanout=14)       1.059   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT112
    SLICE_X5Y53.B        Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/GM_Transmitter/m_CrcData<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT122
    SLICE_X7Y57.B1       net (fanout=1)        1.228   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<1>
    SLICE_X7Y57.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_1_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_1
    -------------------------------------------------  ---------------------------
    Total                                     13.505ns (2.567ns logic, 10.938ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.370ns (Levels of Logic = 9)
  Clock Path Skew:      0.115ns (0.584 - 0.469)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y32.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X6Y42.B1       net (fanout=12)       3.077   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X6Y42.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMB_D1
    SLICE_X16Y46.B5      net (fanout=14)       1.795   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<3>
    SLICE_X16Y46.B       Tilo                  0.205   GMPartition_1/DAQ_Partition1/m_RAMDataIn<39>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X16Y46.A5      net (fanout=1)        0.169   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X16Y46.A       Tilo                  0.205   GMPartition_1/DAQ_Partition1/m_RAMDataIn<39>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X9Y47.A6       net (fanout=1)        1.214   ML3MST_inst/N1291
    SLICE_X9Y47.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wrbank_d<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X9Y47.B6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X9Y47.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wrbank_d<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X8Y50.A1       net (fanout=1)        1.132   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X8Y50.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X5Y53.A6       net (fanout=28)       1.011   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X5Y53.A        Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/GM_Transmitter/m_CrcData<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT1241
    SLICE_X5Y53.B5       net (fanout=14)       1.059   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT112
    SLICE_X5Y53.B        Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/GM_Transmitter/m_CrcData<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT122
    SLICE_X7Y57.B1       net (fanout=1)        1.228   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<1>
    SLICE_X7Y57.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_1_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_1
    -------------------------------------------------  ---------------------------
    Total                                     13.370ns (2.567ns logic, 10.803ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14 (SLICE_X0Y52.C1), 262 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_14 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.439 - 0.447)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_14 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y53.CQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_14
    SLICE_X5Y52.D5       net (fanout=2)        0.786   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<14>
    SLICE_X5Y52.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT6
    SLICE_X0Y52.C1       net (fanout=1)        0.986   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<14>
    SLICE_X0Y52.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14
    -------------------------------------------------  ---------------------------
    Total                                      2.763ns (0.991ns logic, 1.772ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.864ns (Levels of Logic = 9)
  Clock Path Skew:      0.146ns (0.615 - 0.469)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y32.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1
    SLICE_X6Y42.B2       net (fanout=12)       3.212   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<1>
    SLICE_X6Y42.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMB_D1
    SLICE_X16Y46.B5      net (fanout=14)       1.795   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<3>
    SLICE_X16Y46.B       Tilo                  0.205   GMPartition_1/DAQ_Partition1/m_RAMDataIn<39>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X16Y46.A5      net (fanout=1)        0.169   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X16Y46.A       Tilo                  0.205   GMPartition_1/DAQ_Partition1/m_RAMDataIn<39>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X9Y47.A6       net (fanout=1)        1.214   ML3MST_inst/N1291
    SLICE_X9Y47.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wrbank_d<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X9Y47.B6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X9Y47.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wrbank_d<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X8Y50.A1       net (fanout=1)        1.132   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X8Y50.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X5Y52.C1       net (fanout=28)       1.312   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X5Y52.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT6_SW0
    SLICE_X5Y52.D6       net (fanout=1)        0.340   ML3MST_inst/N308
    SLICE_X5Y52.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT6
    SLICE_X0Y52.C1       net (fanout=1)        0.986   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<14>
    SLICE_X0Y52.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14
    -------------------------------------------------  ---------------------------
    Total                                     12.864ns (2.586ns logic, 10.278ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.729ns (Levels of Logic = 9)
  Clock Path Skew:      0.146ns (0.615 - 0.469)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y32.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X6Y42.B1       net (fanout=12)       3.077   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X6Y42.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMB_D1
    SLICE_X16Y46.B5      net (fanout=14)       1.795   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<3>
    SLICE_X16Y46.B       Tilo                  0.205   GMPartition_1/DAQ_Partition1/m_RAMDataIn<39>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X16Y46.A5      net (fanout=1)        0.169   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X16Y46.A       Tilo                  0.205   GMPartition_1/DAQ_Partition1/m_RAMDataIn<39>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X9Y47.A6       net (fanout=1)        1.214   ML3MST_inst/N1291
    SLICE_X9Y47.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wrbank_d<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X9Y47.B6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X9Y47.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wrbank_d<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X8Y50.A1       net (fanout=1)        1.132   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X8Y50.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X5Y52.C1       net (fanout=28)       1.312   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X5Y52.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT6_SW0
    SLICE_X5Y52.D6       net (fanout=1)        0.340   ML3MST_inst/N308
    SLICE_X5Y52.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT6
    SLICE_X0Y52.C1       net (fanout=1)        0.986   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<14>
    SLICE_X0Y52.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14
    -------------------------------------------------  ---------------------------
    Total                                     12.729ns (2.586ns logic, 10.143ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21 (SLICE_X8Y54.A1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.649ns (Levels of Logic = 2)
  Clock Path Skew:      -0.036ns (0.386 - 0.422)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y57.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    SLICE_X8Y54.C5       net (fanout=11)       1.020   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<0>
    SLICE_X8Y54.CMUX     Tilo                  0.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<21>_SW0
    SLICE_X8Y54.A1       net (fanout=1)        0.646   ML3MST_inst/N382
    SLICE_X8Y54.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21
    -------------------------------------------------  ---------------------------
    Total                                      2.649ns (0.983ns logic, 1.666ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_25 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.221ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 60.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_25 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y55.DQ       Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_25
    SLICE_X8Y54.C2       net (fanout=2)        0.575   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
    SLICE_X8Y54.CMUX     Tilo                  0.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<21>_SW0
    SLICE_X8Y54.A1       net (fanout=1)        0.646   ML3MST_inst/N382
    SLICE_X8Y54.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21
    -------------------------------------------------  ---------------------------
    Total                                      2.221ns (1.000ns logic, 1.221ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19 (SLICE_X4Y52.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y52.DQ       Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19
    SLICE_X4Y52.D6       net (fanout=2)        0.021   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<19>
    SLICE_X4Y52.CLK      Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_8 (SLICE_X0Y51.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_8 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_8 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y51.AQ       Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_8
    SLICE_X0Y51.A6       net (fanout=2)        0.022   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<8>
    SLICE_X0Y51.CLK      Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_8_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_8
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_11 (SLICE_X0Y51.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_11 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_11 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y51.DQ       Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_11
    SLICE_X0Y51.D6       net (fanout=2)        0.022   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<11>
    SLICE_X0Y51.CLK      Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_11_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_11
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y22.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y24.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TX_CLK/I0
  Logical resource: BUFG_inst_TX_CLK/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: IBUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 195 paths analyzed, 158 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.195ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 (SLICE_X52Y72.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.141ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y77.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X47Y75.A5      net (fanout=3)        1.122   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X47Y75.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_87
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1
    SLICE_X52Y72.SR      net (fanout=1)        1.067   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X52Y72.CLK     Trck                  0.285   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      3.141ns (0.952ns logic, 2.189ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.970ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.340 - 0.360)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y76.BMUX    Tshcko                0.461   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X47Y75.A3      net (fanout=1)        0.898   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X47Y75.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_87
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1
    SLICE_X52Y72.SR      net (fanout=1)        1.067   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X52Y72.CLK     Trck                  0.285   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      2.970ns (1.005ns logic, 1.965ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 (SLICE_X52Y72.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.130ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y77.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X47Y75.A5      net (fanout=3)        1.122   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X47Y75.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_87
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1
    SLICE_X52Y72.SR      net (fanout=1)        1.067   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X52Y72.CLK     Trck                  0.274   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      3.130ns (0.941ns logic, 2.189ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.959ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.340 - 0.360)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y76.BMUX    Tshcko                0.461   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X47Y75.A3      net (fanout=1)        0.898   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X47Y75.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_87
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1
    SLICE_X52Y72.SR      net (fanout=1)        1.067   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X52Y72.CLK     Trck                  0.274   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.959ns (0.994ns logic, 1.965ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (SLICE_X50Y74.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      3.119ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.147 - 0.160)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y76.CMUX    Tshcko                0.461   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X45Y73.C6      net (fanout=2)        1.070   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X45Y73.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X50Y74.CE      net (fanout=3)        1.025   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X50Y74.CLK     Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      3.119ns (1.024ns logic, 2.095ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      2.276ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.342 - 0.311)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y73.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X45Y73.C3      net (fanout=2)        0.297   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X45Y73.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X50Y74.CE      net (fanout=3)        1.025   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X50Y74.CLK     Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.276ns (0.954ns logic, 1.322ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (SLICE_X48Y73.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.377ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y73.CQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    SLICE_X48Y73.CX      net (fanout=1)        0.131   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>
    SLICE_X48Y73.CLK     Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.377ns (0.246ns logic, 0.131ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (SLICE_X50Y74.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.036 - 0.038)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y76.CQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    SLICE_X50Y74.BX      net (fanout=1)        0.314   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<2>
    SLICE_X50Y74.CLK     Tdh         (-Th)     0.111   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.087ns logic, 0.314ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (SLICE_X45Y71.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y71.CQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
    SLICE_X45Y71.C5      net (fanout=3)        0.060   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
    SLICE_X45Y71.CLK     Tah         (-Th)    -0.155   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[4]_GND_32_o_add_0_OUT<4>1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.353ns logic, 0.060ns route)
                                                       (85.5% logic, 14.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RX_CLK/I0
  Logical resource: BUFG_inst_RX_CLK/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: IBUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X50Y74.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X50Y74.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;

 1305 paths analyzed, 422 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_10 (SLICE_X29Y26.A4), 28 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.448ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10 (FF)
  Destination:          ML3MST_inst/reg_dout_10 (FF)
  Data Path Delay:      11.352ns (Levels of Logic = 6)
  Clock Path Skew:      -0.111ns (0.786 - 0.897)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10 to ML3MST_inst/reg_dout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y29.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd14
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10
    SLICE_X3Y51.B1       net (fanout=15)       2.931   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10
    SLICE_X3Y51.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT161111
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In551
    SLICE_X15Y33.B3      net (fanout=11)       2.941   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In55
    SLICE_X15Y33.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rcvpkt_srcadr<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv221
    SLICE_X15Y33.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv22
    SLICE_X15Y33.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rcvpkt_srcadr<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[10]1
    SLICE_X34Y31.A4      net (fanout=1)        2.053   ML3MST_inst/debug_info_10<10>
    SLICE_X34Y31.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<39>
                                                       ML3MST_inst/mux1_122
    SLICE_X34Y31.B6      net (fanout=1)        0.118   ML3MST_inst/mux1_122
    SLICE_X34Y31.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<39>
                                                       ML3MST_inst/mux1_7
    SLICE_X29Y26.A4      net (fanout=1)        1.164   ML3MST_inst/mux1_7
    SLICE_X29Y26.CLK     Tas                   0.322   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>21
                                                       ML3MST_inst/reg_dout_10
    -------------------------------------------------  ---------------------------
    Total                                     11.352ns (1.950ns logic, 9.402ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.408ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15 (FF)
  Destination:          ML3MST_inst/reg_dout_10 (FF)
  Data Path Delay:      11.303ns (Levels of Logic = 6)
  Clock Path Skew:      -0.120ns (0.786 - 0.906)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15 to ML3MST_inst/reg_dout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.AQ       Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd19
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15
    SLICE_X3Y51.B2       net (fanout=19)       2.865   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15
    SLICE_X3Y51.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT161111
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In551
    SLICE_X15Y33.B3      net (fanout=11)       2.941   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In55
    SLICE_X15Y33.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rcvpkt_srcadr<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv221
    SLICE_X15Y33.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv22
    SLICE_X15Y33.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rcvpkt_srcadr<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[10]1
    SLICE_X34Y31.A4      net (fanout=1)        2.053   ML3MST_inst/debug_info_10<10>
    SLICE_X34Y31.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<39>
                                                       ML3MST_inst/mux1_122
    SLICE_X34Y31.B6      net (fanout=1)        0.118   ML3MST_inst/mux1_122
    SLICE_X34Y31.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<39>
                                                       ML3MST_inst/mux1_7
    SLICE_X29Y26.A4      net (fanout=1)        1.164   ML3MST_inst/mux1_7
    SLICE_X29Y26.CLK     Tas                   0.322   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>21
                                                       ML3MST_inst/reg_dout_10
    -------------------------------------------------  ---------------------------
    Total                                     11.303ns (1.967ns logic, 9.336ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.234ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20 (FF)
  Destination:          ML3MST_inst/reg_dout_10 (FF)
  Data Path Delay:      11.136ns (Levels of Logic = 6)
  Clock Path Skew:      -0.113ns (0.786 - 0.899)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20 to ML3MST_inst/reg_dout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y31.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd24
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20
    SLICE_X3Y51.B4       net (fanout=43)       2.715   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20
    SLICE_X3Y51.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT161111
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In551
    SLICE_X15Y33.B3      net (fanout=11)       2.941   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In55
    SLICE_X15Y33.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rcvpkt_srcadr<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv221
    SLICE_X15Y33.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv22
    SLICE_X15Y33.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rcvpkt_srcadr<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[10]1
    SLICE_X34Y31.A4      net (fanout=1)        2.053   ML3MST_inst/debug_info_10<10>
    SLICE_X34Y31.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<39>
                                                       ML3MST_inst/mux1_122
    SLICE_X34Y31.B6      net (fanout=1)        0.118   ML3MST_inst/mux1_122
    SLICE_X34Y31.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<39>
                                                       ML3MST_inst/mux1_7
    SLICE_X29Y26.A4      net (fanout=1)        1.164   ML3MST_inst/mux1_7
    SLICE_X29Y26.CLK     Tas                   0.322   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>21
                                                       ML3MST_inst/reg_dout_10
    -------------------------------------------------  ---------------------------
    Total                                     11.136ns (1.950ns logic, 9.186ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_8 (SLICE_X25Y17.A2), 52 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.292ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      11.163ns (Levels of Logic = 7)
  Clock Path Skew:      -0.144ns (0.816 - 0.960)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y15.DQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
    SLICE_X20Y31.B3      net (fanout=16)       3.302   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
    SLICE_X20Y31.B       Tilo                  0.205   LocalBusBridgeAleDec_inst/m_DataIn_15
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X19Y33.A2      net (fanout=1)        0.909   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X19Y33.A       Tilo                  0.259   LB_MIII_DataOut<26>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X18Y30.C3      net (fanout=2)        0.946   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X18Y30.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_gtim_reset
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X24Y27.B5      net (fanout=1)        0.803   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X24Y27.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X24Y27.D1      net (fanout=1)        0.443   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X24Y27.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X24Y20.C2      net (fanout=1)        1.289   ML3MST_inst/mux30_122
    SLICE_X24Y20.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/ml3_cur_axis<6>
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X25Y17.A2      net (fanout=1)        1.204   ML3MST_inst/mux30_7
    SLICE_X25Y17.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                     11.163ns (2.267ns logic, 8.896ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.237ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      11.108ns (Levels of Logic = 7)
  Clock Path Skew:      -0.144ns (0.816 - 0.960)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y15.CQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56
    SLICE_X20Y31.B4      net (fanout=31)       3.247   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56
    SLICE_X20Y31.B       Tilo                  0.205   LocalBusBridgeAleDec_inst/m_DataIn_15
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X19Y33.A2      net (fanout=1)        0.909   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X19Y33.A       Tilo                  0.259   LB_MIII_DataOut<26>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X18Y30.C3      net (fanout=2)        0.946   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X18Y30.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_gtim_reset
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X24Y27.B5      net (fanout=1)        0.803   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X24Y27.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X24Y27.D1      net (fanout=1)        0.443   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X24Y27.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X24Y20.C2      net (fanout=1)        1.289   ML3MST_inst/mux30_122
    SLICE_X24Y20.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/ml3_cur_axis<6>
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X25Y17.A2      net (fanout=1)        1.204   ML3MST_inst/mux30_7
    SLICE_X25Y17.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                     11.108ns (2.267ns logic, 8.841ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.830ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      10.701ns (Levels of Logic = 7)
  Clock Path Skew:      -0.144ns (0.816 - 0.960)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y15.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55
    SLICE_X20Y31.B6      net (fanout=15)       2.840   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55
    SLICE_X20Y31.B       Tilo                  0.205   LocalBusBridgeAleDec_inst/m_DataIn_15
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X19Y33.A2      net (fanout=1)        0.909   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X19Y33.A       Tilo                  0.259   LB_MIII_DataOut<26>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X18Y30.C3      net (fanout=2)        0.946   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X18Y30.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_gtim_reset
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X24Y27.B5      net (fanout=1)        0.803   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X24Y27.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X24Y27.D1      net (fanout=1)        0.443   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X24Y27.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X24Y20.C2      net (fanout=1)        1.289   ML3MST_inst/mux30_122
    SLICE_X24Y20.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/ml3_cur_axis<6>
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X25Y17.A2      net (fanout=1)        1.204   ML3MST_inst/mux30_7
    SLICE_X25Y17.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                     10.701ns (2.267ns logic, 8.434ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_2 (SLICE_X26Y23.A5), 38 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.604ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10 (FF)
  Destination:          ML3MST_inst/reg_dout_2 (FF)
  Data Path Delay:      10.515ns (Levels of Logic = 5)
  Clock Path Skew:      -0.104ns (0.793 - 0.897)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10 to ML3MST_inst/reg_dout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y29.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd14
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10
    SLICE_X3Y51.B1       net (fanout=15)       2.931   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10
    SLICE_X3Y51.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT161111
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In551
    SLICE_X21Y27.A2      net (fanout=11)       3.964   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In55
    SLICE_X21Y27.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rcvpkt_rcvreq[7]_ml3_rcvpkt_rcvack[7]_equal_44_o8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[2]
    SLICE_X27Y22.B4      net (fanout=1)        1.177   ML3MST_inst/debug_info_10<2>
    SLICE_X27Y22.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/_n9278_inv13111
                                                       ML3MST_inst/mux22_122
    SLICE_X26Y23.B6      net (fanout=1)        0.507   ML3MST_inst/mux22_122
    SLICE_X26Y23.B       Tilo                  0.203   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/mux22_7
    SLICE_X26Y23.A5      net (fanout=1)        0.222   ML3MST_inst/mux22_7
    SLICE_X26Y23.CLK     Tas                   0.289   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/host_addr<6>81
                                                       ML3MST_inst/reg_dout_2
    -------------------------------------------------  ---------------------------
    Total                                     10.515ns (1.714ns logic, 8.801ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.564ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15 (FF)
  Destination:          ML3MST_inst/reg_dout_2 (FF)
  Data Path Delay:      10.466ns (Levels of Logic = 5)
  Clock Path Skew:      -0.113ns (0.793 - 0.906)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15 to ML3MST_inst/reg_dout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.AQ       Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd19
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15
    SLICE_X3Y51.B2       net (fanout=19)       2.865   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15
    SLICE_X3Y51.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT161111
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In551
    SLICE_X21Y27.A2      net (fanout=11)       3.964   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In55
    SLICE_X21Y27.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rcvpkt_rcvreq[7]_ml3_rcvpkt_rcvack[7]_equal_44_o8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[2]
    SLICE_X27Y22.B4      net (fanout=1)        1.177   ML3MST_inst/debug_info_10<2>
    SLICE_X27Y22.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/_n9278_inv13111
                                                       ML3MST_inst/mux22_122
    SLICE_X26Y23.B6      net (fanout=1)        0.507   ML3MST_inst/mux22_122
    SLICE_X26Y23.B       Tilo                  0.203   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/mux22_7
    SLICE_X26Y23.A5      net (fanout=1)        0.222   ML3MST_inst/mux22_7
    SLICE_X26Y23.CLK     Tas                   0.289   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/host_addr<6>81
                                                       ML3MST_inst/reg_dout_2
    -------------------------------------------------  ---------------------------
    Total                                     10.466ns (1.731ns logic, 8.735ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.390ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20 (FF)
  Destination:          ML3MST_inst/reg_dout_2 (FF)
  Data Path Delay:      10.299ns (Levels of Logic = 5)
  Clock Path Skew:      -0.106ns (0.793 - 0.899)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20 to ML3MST_inst/reg_dout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y31.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd24
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20
    SLICE_X3Y51.B4       net (fanout=43)       2.715   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20
    SLICE_X3Y51.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT161111
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In551
    SLICE_X21Y27.A2      net (fanout=11)       3.964   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In55
    SLICE_X21Y27.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rcvpkt_rcvreq[7]_ml3_rcvpkt_rcvack[7]_equal_44_o8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[2]
    SLICE_X27Y22.B4      net (fanout=1)        1.177   ML3MST_inst/debug_info_10<2>
    SLICE_X27Y22.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/_n9278_inv13111
                                                       ML3MST_inst/mux22_122
    SLICE_X26Y23.B6      net (fanout=1)        0.507   ML3MST_inst/mux22_122
    SLICE_X26Y23.B       Tilo                  0.203   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/mux22_7
    SLICE_X26Y23.A5      net (fanout=1)        0.222   ML3MST_inst/mux22_7
    SLICE_X26Y23.CLK     Tas                   0.289   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/host_addr<6>81
                                                       ML3MST_inst/reg_dout_2
    -------------------------------------------------  ---------------------------
    Total                                     10.299ns (1.714ns logic, 8.585ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rc_INTS_set_d_20 (SLICE_X37Y11.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.241ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_20 (FF)
  Destination:          ML3MST_inst/reg_rc_INTS_set_d_20 (FF)
  Data Path Delay:      0.401ns (Levels of Logic = 0)
  Clock Path Skew:      0.657ns (1.084 - 0.427)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_20 to ML3MST_inst/reg_rc_INTS_set_d_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y11.CQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_21
                                                       ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_20
    SLICE_X37Y11.DX      net (fanout=2)        0.142   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_20
    SLICE_X37Y11.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/reg_rc_INTS_set_d<20>
                                                       ML3MST_inst/reg_rc_INTS_set_d_20
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.259ns logic, 0.142ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rs_CMD_clr_d_20 (SLICE_X38Y10.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.243ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_20 (FF)
  Destination:          ML3MST_inst/reg_rs_CMD_clr_d_20 (FF)
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.657ns (1.089 - 0.432)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_20 to ML3MST_inst/reg_rs_CMD_clr_d_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y10.CQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_20
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_20
    SLICE_X38Y10.CX      net (fanout=2)        0.160   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_20
    SLICE_X38Y10.CLK     Tckdi       (-Th)    -0.041   ML3MST_inst/reg_rs_CMD_clr_d<21>
                                                       ML3MST_inst/reg_rs_CMD_clr_d_20
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.239ns logic, 0.160ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rs_CMD_clr_d_21 (SLICE_X38Y10.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.185ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_21 (FF)
  Destination:          ML3MST_inst/reg_rs_CMD_clr_d_21 (FF)
  Data Path Delay:      0.454ns (Levels of Logic = 0)
  Clock Path Skew:      0.654ns (1.089 - 0.435)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_21 to ML3MST_inst/reg_rs_CMD_clr_d_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y11.AQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_22
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_21
    SLICE_X38Y10.DX      net (fanout=2)        0.215   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_21
    SLICE_X38Y10.CLK     Tckdi       (-Th)    -0.041   ML3MST_inst/reg_rs_CMD_clr_d<21>
                                                       ML3MST_inst/reg_rs_CMD_clr_d_21
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.239ns logic, 0.215ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;

 1341 paths analyzed, 169 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (SLICE_X23Y14.A6), 113 paths
--------------------------------------------------------------------------------
Delay (setup path):     14.265ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      13.330ns (Levels of Logic = 12)
  Clock Path Skew:      0.050ns (0.829 - 0.779)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y24.AQ      Tcko                  0.447   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X27Y29.D5      net (fanout=16)       1.092   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X27Y29.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X23Y12.D6      net (fanout=2)        3.090   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X23Y12.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd80
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X23Y12.C6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X23Y12.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd80
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X24Y12.B5      net (fanout=2)        0.385   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X24Y12.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<6>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X24Y12.A5      net (fanout=2)        0.169   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X24Y12.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<6>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X24Y13.D5      net (fanout=2)        0.532   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X24Y13.D       Tilo                  0.205   ML3MST_inst/reg_rw_PARS<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X24Y13.C6      net (fanout=2)        0.118   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X24Y13.C       Tilo                  0.205   ML3MST_inst/reg_rw_PARS<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X25Y11.C4      net (fanout=2)        1.073   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X25Y11.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X25Y11.D5      net (fanout=2)        0.215   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X25Y11.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X25Y11.A3      net (fanout=3)        0.302   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X25Y11.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X26Y20.C1      net (fanout=8)        1.446   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X26Y20.CMUX    Tilo                  0.361   ML3MST_inst/ml3_logic_root/reg_rc_ESTS_d<15>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X23Y14.A6      net (fanout=1)        1.280   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X23Y14.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     13.330ns (3.504ns logic, 9.826ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     14.240ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      13.305ns (Levels of Logic = 12)
  Clock Path Skew:      0.050ns (0.829 - 0.779)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y24.BQ      Tcko                  0.447   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X27Y29.D3      net (fanout=16)       1.067   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X27Y29.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X23Y12.D6      net (fanout=2)        3.090   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X23Y12.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd80
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X23Y12.C6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X23Y12.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd80
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X24Y12.B5      net (fanout=2)        0.385   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X24Y12.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<6>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X24Y12.A5      net (fanout=2)        0.169   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X24Y12.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<6>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X24Y13.D5      net (fanout=2)        0.532   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X24Y13.D       Tilo                  0.205   ML3MST_inst/reg_rw_PARS<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X24Y13.C6      net (fanout=2)        0.118   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X24Y13.C       Tilo                  0.205   ML3MST_inst/reg_rw_PARS<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X25Y11.C4      net (fanout=2)        1.073   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X25Y11.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X25Y11.D5      net (fanout=2)        0.215   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X25Y11.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X25Y11.A3      net (fanout=3)        0.302   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X25Y11.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X26Y20.C1      net (fanout=8)        1.446   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X26Y20.CMUX    Tilo                  0.361   ML3MST_inst/ml3_logic_root/reg_rc_ESTS_d<15>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X23Y14.A6      net (fanout=1)        1.280   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X23Y14.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     13.305ns (3.504ns logic, 9.801ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     14.112ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      13.190ns (Levels of Logic = 12)
  Clock Path Skew:      0.063ns (0.829 - 0.766)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y29.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X27Y29.D2      net (fanout=9)        1.008   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X27Y29.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X23Y12.D6      net (fanout=2)        3.090   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X23Y12.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd80
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X23Y12.C6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X23Y12.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd80
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X24Y12.B5      net (fanout=2)        0.385   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X24Y12.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<6>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X24Y12.A5      net (fanout=2)        0.169   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X24Y12.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<6>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X24Y13.D5      net (fanout=2)        0.532   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X24Y13.D       Tilo                  0.205   ML3MST_inst/reg_rw_PARS<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X24Y13.C6      net (fanout=2)        0.118   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X24Y13.C       Tilo                  0.205   ML3MST_inst/reg_rw_PARS<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X25Y11.C4      net (fanout=2)        1.073   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X25Y11.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X25Y11.D5      net (fanout=2)        0.215   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X25Y11.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X25Y11.A3      net (fanout=3)        0.302   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X25Y11.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X26Y20.C1      net (fanout=8)        1.446   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X26Y20.CMUX    Tilo                  0.361   ML3MST_inst/ml3_logic_root/reg_rc_ESTS_d<15>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X23Y14.A6      net (fanout=1)        1.280   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X23Y14.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     13.190ns (3.448ns logic, 9.742ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (SLICE_X27Y11.A6), 54 paths
--------------------------------------------------------------------------------
Delay (setup path):     13.632ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      12.668ns (Levels of Logic = 12)
  Clock Path Skew:      0.021ns (0.800 - 0.779)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y24.AQ      Tcko                  0.447   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X27Y29.D5      net (fanout=16)       1.092   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X27Y29.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X23Y12.D6      net (fanout=2)        3.090   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X23Y12.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd80
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X23Y12.C6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X23Y12.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd80
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X24Y12.B5      net (fanout=2)        0.385   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X24Y12.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<6>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X24Y12.A5      net (fanout=2)        0.169   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X24Y12.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<6>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X24Y13.D5      net (fanout=2)        0.532   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X24Y13.D       Tilo                  0.205   ML3MST_inst/reg_rw_PARS<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X24Y13.C6      net (fanout=2)        0.118   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X24Y13.C       Tilo                  0.205   ML3MST_inst/reg_rw_PARS<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X25Y11.C4      net (fanout=2)        1.073   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X25Y11.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X25Y11.D5      net (fanout=2)        0.215   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X25Y11.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X25Y11.A3      net (fanout=3)        0.302   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X25Y11.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X27Y14.B1      net (fanout=8)        0.841   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X27Y14.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_14
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X27Y11.A6      net (fanout=1)        1.271   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X27Y11.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     12.668ns (3.456ns logic, 9.212ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.607ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      12.643ns (Levels of Logic = 12)
  Clock Path Skew:      0.021ns (0.800 - 0.779)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y24.BQ      Tcko                  0.447   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X27Y29.D3      net (fanout=16)       1.067   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X27Y29.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X23Y12.D6      net (fanout=2)        3.090   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X23Y12.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd80
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X23Y12.C6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X23Y12.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd80
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X24Y12.B5      net (fanout=2)        0.385   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X24Y12.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<6>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X24Y12.A5      net (fanout=2)        0.169   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X24Y12.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<6>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X24Y13.D5      net (fanout=2)        0.532   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X24Y13.D       Tilo                  0.205   ML3MST_inst/reg_rw_PARS<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X24Y13.C6      net (fanout=2)        0.118   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X24Y13.C       Tilo                  0.205   ML3MST_inst/reg_rw_PARS<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X25Y11.C4      net (fanout=2)        1.073   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X25Y11.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X25Y11.D5      net (fanout=2)        0.215   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X25Y11.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X25Y11.A3      net (fanout=3)        0.302   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X25Y11.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X27Y14.B1      net (fanout=8)        0.841   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X27Y14.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_14
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X27Y11.A6      net (fanout=1)        1.271   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X27Y11.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     12.643ns (3.456ns logic, 9.187ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.479ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      12.528ns (Levels of Logic = 12)
  Clock Path Skew:      0.034ns (0.800 - 0.766)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y29.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X27Y29.D2      net (fanout=9)        1.008   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X27Y29.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X23Y12.D6      net (fanout=2)        3.090   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X23Y12.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd80
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X23Y12.C6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X23Y12.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd80
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X24Y12.B5      net (fanout=2)        0.385   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X24Y12.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<6>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X24Y12.A5      net (fanout=2)        0.169   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X24Y12.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<6>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X24Y13.D5      net (fanout=2)        0.532   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X24Y13.D       Tilo                  0.205   ML3MST_inst/reg_rw_PARS<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X24Y13.C6      net (fanout=2)        0.118   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X24Y13.C       Tilo                  0.205   ML3MST_inst/reg_rw_PARS<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X25Y11.C4      net (fanout=2)        1.073   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X25Y11.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X25Y11.D5      net (fanout=2)        0.215   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X25Y11.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X25Y11.A3      net (fanout=3)        0.302   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X25Y11.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X27Y14.B1      net (fanout=8)        0.841   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X27Y14.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_14
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X27Y11.A6      net (fanout=1)        1.271   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X27Y11.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     12.528ns (3.400ns logic, 9.128ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (SLICE_X23Y14.B3), 56 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.840ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      11.905ns (Levels of Logic = 12)
  Clock Path Skew:      0.050ns (0.829 - 0.779)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y24.AQ      Tcko                  0.447   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X27Y29.D5      net (fanout=16)       1.092   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X27Y29.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X23Y12.D6      net (fanout=2)        3.090   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X23Y12.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd80
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X23Y12.C6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X23Y12.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd80
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X24Y12.B5      net (fanout=2)        0.385   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X24Y12.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<6>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X24Y12.A5      net (fanout=2)        0.169   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X24Y12.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<6>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X24Y13.D5      net (fanout=2)        0.532   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X24Y13.D       Tilo                  0.205   ML3MST_inst/reg_rw_PARS<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X24Y13.C6      net (fanout=2)        0.118   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X24Y13.C       Tilo                  0.205   ML3MST_inst/reg_rw_PARS<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X25Y11.C4      net (fanout=2)        1.073   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X25Y11.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X25Y11.D5      net (fanout=2)        0.215   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X25Y11.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X25Y11.A3      net (fanout=3)        0.302   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X25Y11.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X25Y11.B4      net (fanout=8)        0.513   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X25Y11.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
    SLICE_X23Y14.B3      net (fanout=1)        0.890   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
    SLICE_X23Y14.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     11.905ns (3.402ns logic, 8.503ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.815ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      11.880ns (Levels of Logic = 12)
  Clock Path Skew:      0.050ns (0.829 - 0.779)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y24.BQ      Tcko                  0.447   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X27Y29.D3      net (fanout=16)       1.067   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X27Y29.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X23Y12.D6      net (fanout=2)        3.090   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X23Y12.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd80
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X23Y12.C6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X23Y12.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd80
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X24Y12.B5      net (fanout=2)        0.385   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X24Y12.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<6>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X24Y12.A5      net (fanout=2)        0.169   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X24Y12.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<6>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X24Y13.D5      net (fanout=2)        0.532   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X24Y13.D       Tilo                  0.205   ML3MST_inst/reg_rw_PARS<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X24Y13.C6      net (fanout=2)        0.118   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X24Y13.C       Tilo                  0.205   ML3MST_inst/reg_rw_PARS<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X25Y11.C4      net (fanout=2)        1.073   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X25Y11.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X25Y11.D5      net (fanout=2)        0.215   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X25Y11.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X25Y11.A3      net (fanout=3)        0.302   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X25Y11.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X25Y11.B4      net (fanout=8)        0.513   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X25Y11.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
    SLICE_X23Y14.B3      net (fanout=1)        0.890   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
    SLICE_X23Y14.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     11.880ns (3.402ns logic, 8.478ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.687ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      11.765ns (Levels of Logic = 12)
  Clock Path Skew:      0.063ns (0.829 - 0.766)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y29.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X27Y29.D2      net (fanout=9)        1.008   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X27Y29.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X23Y12.D6      net (fanout=2)        3.090   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X23Y12.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd80
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X23Y12.C6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X23Y12.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd80
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X24Y12.B5      net (fanout=2)        0.385   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X24Y12.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<6>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X24Y12.A5      net (fanout=2)        0.169   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X24Y12.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<6>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X24Y13.D5      net (fanout=2)        0.532   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X24Y13.D       Tilo                  0.205   ML3MST_inst/reg_rw_PARS<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X24Y13.C6      net (fanout=2)        0.118   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X24Y13.C       Tilo                  0.205   ML3MST_inst/reg_rw_PARS<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X25Y11.C4      net (fanout=2)        1.073   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X25Y11.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X25Y11.D5      net (fanout=2)        0.215   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X25Y11.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X25Y11.A3      net (fanout=3)        0.302   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X25Y11.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X25Y11.B4      net (fanout=8)        0.513   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X25Y11.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
    SLICE_X23Y14.B3      net (fanout=1)        0.890   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
    SLICE_X23Y14.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     11.765ns (3.346ns logic, 8.419ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rc_ESTS_d_8 (SLICE_X26Y20.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.085ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rc_ESTS_8 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rc_ESTS_d_8 (FF)
  Data Path Delay:      0.413ns (Levels of Logic = 0)
  Clock Path Skew:      0.513ns (1.005 - 0.492)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rc_ESTS_8 to ML3MST_inst/ml3_logic_root/reg_rc_ESTS_d_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y20.AQ      Tcko                  0.198   ML3MST_inst/reg_rc_ESTS<15>
                                                       ML3MST_inst/reg_rc_ESTS_8
    SLICE_X26Y20.AX      net (fanout=3)        0.174   ML3MST_inst/reg_rc_ESTS<8>
    SLICE_X26Y20.CLK     Tckdi       (-Th)    -0.041   ML3MST_inst/ml3_logic_root/reg_rc_ESTS_d<15>
                                                       ML3MST_inst/ml3_logic_root/reg_rc_ESTS_d_8
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.239ns logic, 0.174ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_21 (SLICE_X37Y18.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.038ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_21 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_21 (FF)
  Data Path Delay:      0.462ns (Levels of Logic = 0)
  Clock Path Skew:      0.515ns (1.011 - 0.496)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_21 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y19.AQ      Tcko                  0.198   ML3MST_inst/reg_rs_CMD<24>
                                                       ML3MST_inst/reg_rs_CMD_21
    SLICE_X37Y18.BX      net (fanout=3)        0.205   ML3MST_inst/reg_rs_CMD<21>
    SLICE_X37Y18.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<23>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_21
    -------------------------------------------------  ---------------------------
    Total                                      0.462ns (0.257ns logic, 0.205ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_22 (SLICE_X37Y18.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.994ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_22 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_22 (FF)
  Data Path Delay:      0.506ns (Levels of Logic = 0)
  Clock Path Skew:      0.515ns (1.011 - 0.496)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_22 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y19.BQ      Tcko                  0.198   ML3MST_inst/reg_rs_CMD<24>
                                                       ML3MST_inst/reg_rs_CMD_22
    SLICE_X37Y18.CX      net (fanout=3)        0.249   ML3MST_inst/reg_rs_CMD<22>
    SLICE_X37Y18.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<23>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_22
    -------------------------------------------------  ---------------------------
    Total                                      0.506ns (0.257ns logic, 0.249ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 249725 paths analyzed, 8789 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.220ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X2Y10.DIA17), 75 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.873ns (Levels of Logic = 5)
  Clock Path Skew:      -0.087ns (0.423 - 0.510)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y37.AQ       Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X14Y37.A5      net (fanout=37)       0.703   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X14Y37.A       Tilo                  0.203   N7
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X31Y49.B6      net (fanout=26)       3.104   AddressDecoderCS0n
    SLICE_X31Y49.B       Tilo                  0.259   cnc2_GalvoMotor_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1OutRangeOpt<2>
                                                       GMPartition_1/ibus_DataIn<1>LogicTrst2_SW0
    SLICE_X27Y40.A2      net (fanout=1)        1.607   N751
    SLICE_X27Y40.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_rws_M3_GAR_dd<7>
                                                       GMPartition_1/ibus_DataIn<1>LogicTrst2
    SLICE_X31Y30.C4      net (fanout=9)        1.937   GMPartition_1/ibus_DataIn<1>LogicTrst1
    SLICE_X31Y30.C       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<1>
                                                       GMPartition_1/ibus_DataIn<1>LogicTrst3
    SLICE_X47Y28.A5      net (fanout=81)       1.403   GMPartition_1/ibus_DataIn<1>
    SLICE_X47Y28.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/OutData_Writing_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA2<17>LogicTrst1
    RAMB16_X2Y10.DIA17   net (fanout=1)        1.172   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<17>
    RAMB16_X2Y10.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.873ns (1.947ns logic, 9.926ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.607ns (Levels of Logic = 5)
  Clock Path Skew:      -0.087ns (0.423 - 0.510)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y37.AQ       Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X15Y35.A5      net (fanout=37)       0.641   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X15Y35.A       Tilo                  0.259   N3
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X31Y49.B4      net (fanout=25)       2.844   AddressDecoderCS2n
    SLICE_X31Y49.B       Tilo                  0.259   cnc2_GalvoMotor_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1OutRangeOpt<2>
                                                       GMPartition_1/ibus_DataIn<1>LogicTrst2_SW0
    SLICE_X27Y40.A2      net (fanout=1)        1.607   N751
    SLICE_X27Y40.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_rws_M3_GAR_dd<7>
                                                       GMPartition_1/ibus_DataIn<1>LogicTrst2
    SLICE_X31Y30.C4      net (fanout=9)        1.937   GMPartition_1/ibus_DataIn<1>LogicTrst1
    SLICE_X31Y30.C       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<1>
                                                       GMPartition_1/ibus_DataIn<1>LogicTrst3
    SLICE_X47Y28.A5      net (fanout=81)       1.403   GMPartition_1/ibus_DataIn<1>
    SLICE_X47Y28.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/OutData_Writing_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA2<17>LogicTrst1
    RAMB16_X2Y10.DIA17   net (fanout=1)        1.172   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<17>
    RAMB16_X2Y10.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.607ns (2.003ns logic, 9.604ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.276ns (Levels of Logic = 5)
  Clock Path Skew:      -0.087ns (0.423 - 0.510)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y37.AQ       Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X15Y35.B5      net (fanout=37)       0.645   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X15Y35.B       Tilo                  0.259   N3
                                                       AddressDecoder_inst/oADDRDEC_CS3n
    SLICE_X31Y49.B1      net (fanout=35)       2.509   AddressDecoderCS3n
    SLICE_X31Y49.B       Tilo                  0.259   cnc2_GalvoMotor_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1OutRangeOpt<2>
                                                       GMPartition_1/ibus_DataIn<1>LogicTrst2_SW0
    SLICE_X27Y40.A2      net (fanout=1)        1.607   N751
    SLICE_X27Y40.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_rws_M3_GAR_dd<7>
                                                       GMPartition_1/ibus_DataIn<1>LogicTrst2
    SLICE_X31Y30.C4      net (fanout=9)        1.937   GMPartition_1/ibus_DataIn<1>LogicTrst1
    SLICE_X31Y30.C       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<1>
                                                       GMPartition_1/ibus_DataIn<1>LogicTrst3
    SLICE_X47Y28.A5      net (fanout=81)       1.403   GMPartition_1/ibus_DataIn<1>
    SLICE_X47Y28.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/OutData_Writing_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA2<17>LogicTrst1
    RAMB16_X2Y10.DIA17   net (fanout=1)        1.172   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<17>
    RAMB16_X2Y10.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.276ns (2.003ns logic, 9.273ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_31 (SLICE_X35Y44.D5), 74 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_31 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.806ns (Levels of Logic = 5)
  Clock Path Skew:      -0.154ns (0.356 - 0.510)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y37.AQ       Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X31Y39.C3      net (fanout=37)       1.637   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X31Y39.C       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X27Y41.B6      net (fanout=1)        1.065   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X27Y41.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_rws_M3_GAR_dd<11>
                                                       GMPartition_1/ibus_DataIn<0>LogicTrst11
    SLICE_X31Y31.A1      net (fanout=16)       2.563   GMPartition_1/ibus_DataIn<0>LogicTrst1
    SLICE_X31Y31.A       Tilo                  0.259   ML3MST_inst/mux1031
                                                       GMPartition_1/ibus_DataIn<15>LogicTrst2
    SLICE_X19Y27.C4      net (fanout=9)        1.677   GMPartition_1/ibus_DataIn<15>LogicTrst1
    SLICE_X19Y27.C       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<31>
                                                       GMPartition_1/ibus_DataIn<15>LogicTrst3
    SLICE_X35Y44.D5      net (fanout=69)       3.098   GMPartition_1/ibus_DataIn<15>
    SLICE_X35Y44.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime<31>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_ScanTime[31]_select_88_OUT<31>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_31
    -------------------------------------------------  ---------------------------
    Total                                     11.806ns (1.766ns logic, 10.040ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_31 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.837ns (Levels of Logic = 4)
  Clock Path Skew:      -0.095ns (0.356 - 0.451)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y2.DOA31    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y26.C4      net (fanout=1)        3.772   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<31>
    SLICE_X16Y26.BMUX    Topcb                 0.371   ML3MST_inst/common_mem_douta<31>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_549
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_23
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_23
    SLICE_X23Y33.B6      net (fanout=1)        1.103   ML3MST_inst/common_mem_douta<31>
    SLICE_X23Y33.B       Tilo                  0.259   cnc2_GalvoMotor_M3/n0013<22>
                                                       ML3MST_inst/Mmux_host_data_r251
    SLICE_X19Y27.C5      net (fanout=6)        0.803   LB_MIII_DataOut<31>
    SLICE_X19Y27.C       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<31>
                                                       GMPartition_1/ibus_DataIn<15>LogicTrst3
    SLICE_X35Y44.D5      net (fanout=69)       3.098   GMPartition_1/ibus_DataIn<15>
    SLICE_X35Y44.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime<31>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_ScanTime[31]_select_88_OUT<31>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_31
    -------------------------------------------------  ---------------------------
    Total                                     11.837ns (3.061ns logic, 8.776ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_31 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.555ns (Levels of Logic = 4)
  Clock Path Skew:      -0.196ns (0.356 - 0.552)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA31    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y26.C6      net (fanout=1)        3.490   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<31>
    SLICE_X16Y26.BMUX    Topcb                 0.371   ML3MST_inst/common_mem_douta<31>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_549
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_23
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_23
    SLICE_X23Y33.B6      net (fanout=1)        1.103   ML3MST_inst/common_mem_douta<31>
    SLICE_X23Y33.B       Tilo                  0.259   cnc2_GalvoMotor_M3/n0013<22>
                                                       ML3MST_inst/Mmux_host_data_r251
    SLICE_X19Y27.C5      net (fanout=6)        0.803   LB_MIII_DataOut<31>
    SLICE_X19Y27.C       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<31>
                                                       GMPartition_1/ibus_DataIn<15>LogicTrst3
    SLICE_X35Y44.D5      net (fanout=69)       3.098   GMPartition_1/ibus_DataIn<15>
    SLICE_X35Y44.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime<31>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_ScanTime[31]_select_88_OUT<31>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_31
    -------------------------------------------------  ---------------------------
    Total                                     11.555ns (3.061ns logic, 8.494ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_31 (SLICE_X33Y43.B3), 74 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_31 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.688ns (Levels of Logic = 5)
  Clock Path Skew:      -0.165ns (0.345 - 0.510)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y37.AQ       Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X31Y39.C3      net (fanout=37)       1.637   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X31Y39.C       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X27Y41.B6      net (fanout=1)        1.065   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X27Y41.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_rws_M3_GAR_dd<11>
                                                       GMPartition_1/ibus_DataIn<0>LogicTrst11
    SLICE_X31Y31.A1      net (fanout=16)       2.563   GMPartition_1/ibus_DataIn<0>LogicTrst1
    SLICE_X31Y31.A       Tilo                  0.259   ML3MST_inst/mux1031
                                                       GMPartition_1/ibus_DataIn<15>LogicTrst2
    SLICE_X19Y27.C4      net (fanout=9)        1.677   GMPartition_1/ibus_DataIn<15>LogicTrst1
    SLICE_X19Y27.C       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<31>
                                                       GMPartition_1/ibus_DataIn<15>LogicTrst3
    SLICE_X33Y43.B3      net (fanout=69)       2.980   GMPartition_1/ibus_DataIn<15>
    SLICE_X33Y43.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<31>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<0>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_31
    -------------------------------------------------  ---------------------------
    Total                                     11.688ns (1.766ns logic, 9.922ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_31 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.719ns (Levels of Logic = 4)
  Clock Path Skew:      -0.106ns (0.345 - 0.451)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y2.DOA31    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y26.C4      net (fanout=1)        3.772   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<31>
    SLICE_X16Y26.BMUX    Topcb                 0.371   ML3MST_inst/common_mem_douta<31>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_549
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_23
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_23
    SLICE_X23Y33.B6      net (fanout=1)        1.103   ML3MST_inst/common_mem_douta<31>
    SLICE_X23Y33.B       Tilo                  0.259   cnc2_GalvoMotor_M3/n0013<22>
                                                       ML3MST_inst/Mmux_host_data_r251
    SLICE_X19Y27.C5      net (fanout=6)        0.803   LB_MIII_DataOut<31>
    SLICE_X19Y27.C       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<31>
                                                       GMPartition_1/ibus_DataIn<15>LogicTrst3
    SLICE_X33Y43.B3      net (fanout=69)       2.980   GMPartition_1/ibus_DataIn<15>
    SLICE_X33Y43.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<31>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<0>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_31
    -------------------------------------------------  ---------------------------
    Total                                     11.719ns (3.061ns logic, 8.658ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_31 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.437ns (Levels of Logic = 4)
  Clock Path Skew:      -0.207ns (0.345 - 0.552)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA31    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y26.C6      net (fanout=1)        3.490   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<31>
    SLICE_X16Y26.BMUX    Topcb                 0.371   ML3MST_inst/common_mem_douta<31>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_549
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_23
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_23
    SLICE_X23Y33.B6      net (fanout=1)        1.103   ML3MST_inst/common_mem_douta<31>
    SLICE_X23Y33.B       Tilo                  0.259   cnc2_GalvoMotor_M3/n0013<22>
                                                       ML3MST_inst/Mmux_host_data_r251
    SLICE_X19Y27.C5      net (fanout=6)        0.803   LB_MIII_DataOut<31>
    SLICE_X19Y27.C       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<31>
                                                       GMPartition_1/ibus_DataIn<15>LogicTrst3
    SLICE_X33Y43.B3      net (fanout=69)       2.980   GMPartition_1/ibus_DataIn<15>
    SLICE_X33Y43.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<31>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<0>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_31
    -------------------------------------------------  ---------------------------
    Total                                     11.437ns (3.061ns logic, 8.376ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorFlag_49 (SLICE_X52Y37.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.373ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorFlag_17 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorFlag_49 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.375ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.037 - 0.035)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorFlag_17 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorFlag_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y37.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorFlag<19>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorFlag_17
    SLICE_X52Y37.A5      net (fanout=3)        0.056   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorFlag<17>
    SLICE_X52Y37.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorFlag<54>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux__n1289441
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorFlag_49
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.319ns logic, 0.056ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_WEA2Count_1 (SLICE_X44Y32.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_WEA2Count_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_WEA2Count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_WEA2Count_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_WEA2Count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y32.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_WEA2Count<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_WEA2Count_0
    SLICE_X44Y32.B5      net (fanout=3)        0.074   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_WEA2Count<0>
    SLICE_X44Y32.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_WEA2Count<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/Mmux_m_NextWEA2Count21
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_WEA2Count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.321ns logic, 0.074ns route)
                                                       (81.3% logic, 18.7% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3 (SLICE_X53Y4.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y4.CQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2
    SLICE_X53Y4.DX       net (fanout=3)        0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<2>
    SLICE_X53Y4.CLK      Tckdi       (-Th)    -0.059   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y8.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X2Y8.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1538822 paths analyzed, 12853 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.106ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_15 (SLICE_X36Y18.A2), 1111 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.677ns (Levels of Logic = 7)
  Clock Path Skew:      -0.094ns (0.358 - 0.452)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y2.DOB10    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y23.C5      net (fanout=1)        3.817   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<10>
    SLICE_X12Y23.BMUX    Topcb                 0.371   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_size<10>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_53
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_0
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_0
    SLICE_X15Y6.B4       net (fanout=48)       2.943   ML3MST_inst/common_mem_doutb<10>
    SLICE_X15Y6.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X21Y8.A1       net (fanout=1)        1.546   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv1
    SLICE_X21Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n16333
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv3
    SLICE_X20Y20.D5      net (fanout=1)        2.194   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X20Y20.D       Tilo                  0.205   ML3MST_inst/reg_rc_ESTS_set_ddd<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X20Y20.C6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv4
    SLICE_X20Y20.C       Tilo                  0.205   ML3MST_inst/reg_rc_ESTS_set_ddd<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv6
    SLICE_X39Y17.A3      net (fanout=4)        1.474   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X39Y17.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<2>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot
    SLICE_X36Y18.A2      net (fanout=17)       0.782   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot
    SLICE_X36Y18.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_15_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_15
    -------------------------------------------------  ---------------------------
    Total                                     16.677ns (3.803ns logic, 12.874ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.933ns (Levels of Logic = 7)
  Clock Path Skew:      -0.092ns (0.358 - 0.450)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOB10    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y23.B5      net (fanout=1)        3.080   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<10>
    SLICE_X12Y23.BMUX    Topbb                 0.364   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_size<10>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_52
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_0
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_0
    SLICE_X15Y6.B4       net (fanout=48)       2.943   ML3MST_inst/common_mem_doutb<10>
    SLICE_X15Y6.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X21Y8.A1       net (fanout=1)        1.546   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv1
    SLICE_X21Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n16333
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv3
    SLICE_X20Y20.D5      net (fanout=1)        2.194   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X20Y20.D       Tilo                  0.205   ML3MST_inst/reg_rc_ESTS_set_ddd<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X20Y20.C6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv4
    SLICE_X20Y20.C       Tilo                  0.205   ML3MST_inst/reg_rc_ESTS_set_ddd<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv6
    SLICE_X39Y17.A3      net (fanout=4)        1.474   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X39Y17.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<2>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot
    SLICE_X36Y18.A2      net (fanout=17)       0.782   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot
    SLICE_X36Y18.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_15_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_15
    -------------------------------------------------  ---------------------------
    Total                                     15.933ns (3.796ns logic, 12.137ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.423ns (Levels of Logic = 7)
  Clock Path Skew:      -0.195ns (0.358 - 0.553)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOB10    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y23.B3      net (fanout=1)        2.570   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<10>
    SLICE_X12Y23.BMUX    Topbb                 0.364   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_size<10>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_52
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_0
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_0
    SLICE_X15Y6.B4       net (fanout=48)       2.943   ML3MST_inst/common_mem_doutb<10>
    SLICE_X15Y6.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X21Y8.A1       net (fanout=1)        1.546   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv1
    SLICE_X21Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n16333
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv3
    SLICE_X20Y20.D5      net (fanout=1)        2.194   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X20Y20.D       Tilo                  0.205   ML3MST_inst/reg_rc_ESTS_set_ddd<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X20Y20.C6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv4
    SLICE_X20Y20.C       Tilo                  0.205   ML3MST_inst/reg_rc_ESTS_set_ddd<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv6
    SLICE_X39Y17.A3      net (fanout=4)        1.474   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X39Y17.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<2>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot
    SLICE_X36Y18.A2      net (fanout=17)       0.782   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot
    SLICE_X36Y18.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_15_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_15
    -------------------------------------------------  ---------------------------
    Total                                     15.423ns (3.796ns logic, 11.627ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed (SLICE_X30Y2.BX), 3170 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      16.522ns (Levels of Logic = 14)
  Clock Path Skew:      -0.124ns (0.334 - 0.458)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOB4    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X4Y22.D6       net (fanout=1)        2.934   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<4>
    SLICE_X4Y22.BMUX     Topdb                 0.366   ML3MST_inst/common_mem_doutb<4>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_610
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_9
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_9
    SLICE_X8Y18.D6       net (fanout=67)       1.444   ML3MST_inst/common_mem_doutb<4>
    SLICE_X8Y18.D        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2msg_sz<13>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X9Y17.A5       net (fanout=3)        0.361   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X9Y17.A        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X9Y17.B6       net (fanout=3)        0.126   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X9Y17.B        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X9Y8.D4        net (fanout=5)        0.866   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X9Y8.D         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X9Y8.C6        net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X9Y8.C         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X9Y6.B4        net (fanout=5)        0.545   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X9Y6.B         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_ml3_cyclic_tout[23]_ml3_cyclic_tout[23]_mux_6957_OUT51
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X9Y6.A5        net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X9Y6.A         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_ml3_cyclic_tout[23]_ml3_cyclic_tout[23]_mux_6957_OUT51
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X9Y5.D1        net (fanout=4)        0.628   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X9Y5.D         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X9Y5.C6        net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X9Y5.C         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X9Y5.A2        net (fanout=3)        0.450   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X9Y5.A         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X9Y5.B6        net (fanout=3)        0.122   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X9Y5.B         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X11Y6.B4       net (fanout=3)        0.677   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X11Y6.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<20>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X11Y5.C3       net (fanout=8)        0.547   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X11Y5.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_lut<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<6>1
    SLICE_X30Y2.BX       net (fanout=1)        1.608   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<6>
    SLICE_X30Y2.CLK      Tds                   0.208   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<0>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     16.522ns (5.791ns logic, 10.731ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      16.396ns (Levels of Logic = 14)
  Clock Path Skew:      -0.116ns (0.334 - 0.450)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOB0     Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X4Y21.B6       net (fanout=1)        2.681   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<0>
    SLICE_X4Y21.BMUX     Topbb                 0.364   ML3MST_inst/common_mem_doutb<0>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8
    SLICE_X8Y18.D5       net (fanout=49)       1.573   ML3MST_inst/common_mem_doutb<0>
    SLICE_X8Y18.D        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2msg_sz<13>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X9Y17.A5       net (fanout=3)        0.361   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X9Y17.A        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X9Y17.B6       net (fanout=3)        0.126   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X9Y17.B        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X9Y8.D4        net (fanout=5)        0.866   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X9Y8.D         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X9Y8.C6        net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X9Y8.C         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X9Y6.B4        net (fanout=5)        0.545   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X9Y6.B         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_ml3_cyclic_tout[23]_ml3_cyclic_tout[23]_mux_6957_OUT51
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X9Y6.A5        net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X9Y6.A         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_ml3_cyclic_tout[23]_ml3_cyclic_tout[23]_mux_6957_OUT51
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X9Y5.D1        net (fanout=4)        0.628   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X9Y5.D         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X9Y5.C6        net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X9Y5.C         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X9Y5.A2        net (fanout=3)        0.450   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X9Y5.A         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X9Y5.B6        net (fanout=3)        0.122   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X9Y5.B         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X11Y6.B4       net (fanout=3)        0.677   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X11Y6.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<20>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X11Y5.C3       net (fanout=8)        0.547   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X11Y5.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_lut<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<6>1
    SLICE_X30Y2.BX       net (fanout=1)        1.608   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<6>
    SLICE_X30Y2.CLK      Tds                   0.208   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<0>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     16.396ns (5.789ns logic, 10.607ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      16.253ns (Levels of Logic = 14)
  Clock Path Skew:      -0.118ns (0.334 - 0.452)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y2.DOB0     Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X4Y21.C6       net (fanout=1)        2.531   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<0>
    SLICE_X4Y21.BMUX     Topcb                 0.371   ML3MST_inst/common_mem_doutb<0>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_51
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8
    SLICE_X8Y18.D5       net (fanout=49)       1.573   ML3MST_inst/common_mem_doutb<0>
    SLICE_X8Y18.D        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2msg_sz<13>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X9Y17.A5       net (fanout=3)        0.361   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X9Y17.A        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X9Y17.B6       net (fanout=3)        0.126   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X9Y17.B        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X9Y8.D4        net (fanout=5)        0.866   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X9Y8.D         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X9Y8.C6        net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X9Y8.C         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X9Y6.B4        net (fanout=5)        0.545   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X9Y6.B         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_ml3_cyclic_tout[23]_ml3_cyclic_tout[23]_mux_6957_OUT51
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X9Y6.A5        net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X9Y6.A         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_ml3_cyclic_tout[23]_ml3_cyclic_tout[23]_mux_6957_OUT51
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X9Y5.D1        net (fanout=4)        0.628   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X9Y5.D         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X9Y5.C6        net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X9Y5.C         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X9Y5.A2        net (fanout=3)        0.450   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X9Y5.A         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X9Y5.B6        net (fanout=3)        0.122   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X9Y5.B         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X11Y6.B4       net (fanout=3)        0.677   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X11Y6.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<20>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X11Y5.C3       net (fanout=8)        0.547   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X11Y5.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_lut<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<6>1
    SLICE_X30Y2.BX       net (fanout=1)        1.608   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<6>
    SLICE_X30Y2.CLK      Tds                   0.208   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<0>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     16.253ns (5.796ns logic, 10.457ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_6 (SLICE_X39Y14.D4), 1111 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.533ns (Levels of Logic = 7)
  Clock Path Skew:      -0.082ns (0.370 - 0.452)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y2.DOB10    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y23.C5      net (fanout=1)        3.817   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<10>
    SLICE_X12Y23.BMUX    Topcb                 0.371   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_size<10>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_53
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_0
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_0
    SLICE_X15Y6.B4       net (fanout=48)       2.943   ML3MST_inst/common_mem_doutb<10>
    SLICE_X15Y6.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X21Y8.A1       net (fanout=1)        1.546   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv1
    SLICE_X21Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n16333
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv3
    SLICE_X20Y20.D5      net (fanout=1)        2.194   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X20Y20.D       Tilo                  0.205   ML3MST_inst/reg_rc_ESTS_set_ddd<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X20Y20.C6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv4
    SLICE_X20Y20.C       Tilo                  0.205   ML3MST_inst/reg_rc_ESTS_set_ddd<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv6
    SLICE_X39Y17.A3      net (fanout=4)        1.474   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X39Y17.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<2>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot
    SLICE_X39Y14.D4      net (fanout=17)       0.657   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot
    SLICE_X39Y14.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_6_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_6
    -------------------------------------------------  ---------------------------
    Total                                     16.533ns (3.784ns logic, 12.749ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.789ns (Levels of Logic = 7)
  Clock Path Skew:      -0.080ns (0.370 - 0.450)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOB10    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y23.B5      net (fanout=1)        3.080   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<10>
    SLICE_X12Y23.BMUX    Topbb                 0.364   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_size<10>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_52
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_0
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_0
    SLICE_X15Y6.B4       net (fanout=48)       2.943   ML3MST_inst/common_mem_doutb<10>
    SLICE_X15Y6.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X21Y8.A1       net (fanout=1)        1.546   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv1
    SLICE_X21Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n16333
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv3
    SLICE_X20Y20.D5      net (fanout=1)        2.194   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X20Y20.D       Tilo                  0.205   ML3MST_inst/reg_rc_ESTS_set_ddd<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X20Y20.C6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv4
    SLICE_X20Y20.C       Tilo                  0.205   ML3MST_inst/reg_rc_ESTS_set_ddd<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv6
    SLICE_X39Y17.A3      net (fanout=4)        1.474   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X39Y17.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<2>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot
    SLICE_X39Y14.D4      net (fanout=17)       0.657   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot
    SLICE_X39Y14.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_6_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_6
    -------------------------------------------------  ---------------------------
    Total                                     15.789ns (3.777ns logic, 12.012ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.279ns (Levels of Logic = 7)
  Clock Path Skew:      -0.183ns (0.370 - 0.553)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOB10    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y23.B3      net (fanout=1)        2.570   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<10>
    SLICE_X12Y23.BMUX    Topbb                 0.364   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_size<10>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_52
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_0
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_0
    SLICE_X15Y6.B4       net (fanout=48)       2.943   ML3MST_inst/common_mem_doutb<10>
    SLICE_X15Y6.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X21Y8.A1       net (fanout=1)        1.546   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv1
    SLICE_X21Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n16333
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv3
    SLICE_X20Y20.D5      net (fanout=1)        2.194   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X20Y20.D       Tilo                  0.205   ML3MST_inst/reg_rc_ESTS_set_ddd<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X20Y20.C6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv4
    SLICE_X20Y20.C       Tilo                  0.205   ML3MST_inst/reg_rc_ESTS_set_ddd<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv6
    SLICE_X39Y17.A3      net (fanout=4)        1.474   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X39Y17.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<2>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot
    SLICE_X39Y14.D4      net (fanout=17)       0.657   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot
    SLICE_X39Y14.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_6_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_6
    -------------------------------------------------  ---------------------------
    Total                                     15.279ns (3.777ns logic, 11.502ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_r_CBADR_9 (SLICE_X24Y18.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/tx_cyclic_buf_b_top_9 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_r_CBADR_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/tx_cyclic_buf_b_top_9 to ML3MST_inst/ml3_logic_root/reg_r_CBADR_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y18.BQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx_cyclic_buf_b_top<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/tx_cyclic_buf_b_top_9
    SLICE_X24Y18.A5      net (fanout=1)        0.047   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx_cyclic_buf_b_top<9>
    SLICE_X24Y18.CLK     Tah         (-Th)    -0.121   ML3MST_inst/ml3_logic_root/reg_r_CBADR<12>
                                                       ML3MST_inst/ml3_logic_root/Mmux_reg_r_CBADR[15]_GND_4_o_mux_1012_OUT71
                                                       ML3MST_inst/ml3_logic_root/reg_r_CBADR_9
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.319ns logic, 0.047ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd_2 (SLICE_X30Y14.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_2 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y14.CQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<3>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_2
    SLICE_X30Y14.CX      net (fanout=2)        0.166   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<2>
    SLICE_X30Y14.CLK     Tckdi       (-Th)    -0.041   ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd<3>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd_2
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.239ns logic, 0.166ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_16 (SLICE_X40Y12.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_16 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_16 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y12.AQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_17
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_16
    SLICE_X40Y12.A6      net (fanout=2)        0.021   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_16
    SLICE_X40Y12.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_17
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_16_glue_set
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_16
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y16.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y14.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y10.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_TO_GMPartition_1SPI_Parition_1SPI_Module_1SPI_base_1m_CLK_LDC = MAXDELAY TO  
       TIMEGRP         
"TO_GMPartition_1SPI_Parition_1SPI_Module_1SPI_base_1m_CLK_LDC"         
TS_g_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.345ns.
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (SLICE_X7Y48.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  15.655ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      9.345ns (Levels of Logic = 2)
  Destination Clock:    GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o falling

  Maximum Data Path at Slow Process Corner: g_reset_n to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp7.IMUX.12
    SLICE_X11Y48.C3      net (fanout=8)        6.704   g_reset_n_IBUF
    SLICE_X11Y48.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ifgset<9>
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8128_o1
    SLICE_X7Y48.SR       net (fanout=2)        0.792   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8128_o
    SLICE_X7Y48.CLK      Trck                  0.280   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.345ns (1.849ns logic, 7.496ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    20.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      4.273ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y53.BQ      Tcko                  0.391   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<9>
                                                       GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1
    SLICE_X11Y48.C5      net (fanout=7)        2.551   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<1>
    SLICE_X11Y48.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ifgset<9>
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8128_o1
    SLICE_X7Y48.SR       net (fanout=2)        0.792   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8128_o
    SLICE_X7Y48.CLK      Trck                  0.280   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.273ns (0.930ns logic, 3.343ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    21.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      3.624ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y40.DQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X11Y48.C1      net (fanout=8)        1.846   startup_reset
    SLICE_X11Y48.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ifgset<9>
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8128_o1
    SLICE_X7Y48.SR       net (fanout=2)        0.792   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8128_o
    SLICE_X7Y48.CLK      Trck                  0.280   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.624ns (0.986ns logic, 2.638ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (SLICE_X7Y48.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  15.768ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      9.232ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: g_reset_n to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp7.IMUX.12
    SLICE_X11Y48.C3      net (fanout=8)        6.704   g_reset_n_IBUF
    SLICE_X11Y48.CMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ifgset<9>
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o1
    SLICE_X7Y48.CLK      net (fanout=2)        0.905   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o
    -------------------------------------------------  ---------------------------
    Total                                      9.232ns (1.623ns logic, 7.609ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  20.840ns (requirement - data path)
  Source:               GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      4.160ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y53.BQ      Tcko                  0.391   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<9>
                                                       GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1
    SLICE_X11Y48.C5      net (fanout=7)        2.551   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<1>
    SLICE_X11Y48.CMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ifgset<9>
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o1
    SLICE_X7Y48.CLK      net (fanout=2)        0.905   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o
    -------------------------------------------------  ---------------------------
    Total                                      4.160ns (0.704ns logic, 3.456ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  21.489ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      3.511ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y40.DQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X11Y48.C1      net (fanout=8)        1.846   startup_reset
    SLICE_X11Y48.CMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ifgset<9>
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o1
    SLICE_X7Y48.CLK      net (fanout=2)        0.905   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o
    -------------------------------------------------  ---------------------------
    Total                                      3.511ns (0.760ns logic, 2.751ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_GMPartition_1SPI_Parition_1SPI_Module_1SPI_base_1m_CLK_LDC = MAXDELAY TO         TIMEGRP         "TO_GMPartition_1SPI_Parition_1SPI_Module_1SPI_base_1m_CLK_LDC"         TS_g_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (SLICE_X7Y48.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.115ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.115ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y40.DQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X11Y48.C1      net (fanout=8)        1.138   startup_reset
    SLICE_X11Y48.C       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ifgset<9>
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8128_o1
    SLICE_X7Y48.SR       net (fanout=2)        0.432   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8128_o
    SLICE_X7Y48.CLK      Tremck      (-Th)    -0.155   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.115ns (0.545ns logic, 1.570ns route)
                                                       (25.8% logic, 74.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.453ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y53.BQ      Tcko                  0.198   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<9>
                                                       GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1
    SLICE_X11Y48.C5      net (fanout=7)        1.512   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<1>
    SLICE_X11Y48.C       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ifgset<9>
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8128_o1
    SLICE_X7Y48.SR       net (fanout=2)        0.432   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8128_o
    SLICE_X7Y48.CLK      Tremck      (-Th)    -0.155   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.453ns (0.509ns logic, 1.944ns route)
                                                       (20.8% logic, 79.2% route)
--------------------------------------------------------------------------------
Delay (fastest path):   5.704ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Data Path Delay:      5.704ns (Levels of Logic = 2)
  Destination Clock:    GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o falling

  Minimum Data Path at Fast Process Corner: g_reset_n to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp7.IMUX.12
    SLICE_X11Y48.C3      net (fanout=8)        4.198   g_reset_n_IBUF
    SLICE_X11Y48.C       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ifgset<9>
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8128_o1
    SLICE_X7Y48.SR       net (fanout=2)        0.432   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8128_o
    SLICE_X7Y48.CLK      Tremck      (-Th)    -0.155   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.704ns (1.074ns logic, 4.630ns route)
                                                       (18.8% logic, 81.2% route)
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (SLICE_X7Y48.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.135ns (data path)
  Source:               startup_reset (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Data Path Delay:      2.135ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y40.DQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X11Y48.C1      net (fanout=8)        1.138   startup_reset
    SLICE_X11Y48.CMUX    Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ifgset<9>
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o1
    SLICE_X7Y48.CLK      net (fanout=2)        0.560   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o
    -------------------------------------------------  ---------------------------
    Total                                      2.135ns (0.437ns logic, 1.698ns route)
                                                       (20.5% logic, 79.5% route)
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (SLICE_X7Y48.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.473ns (data path)
  Source:               GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Data Path Delay:      2.473ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y53.BQ      Tcko                  0.198   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<9>
                                                       GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1
    SLICE_X11Y48.C5      net (fanout=7)        1.512   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<1>
    SLICE_X11Y48.CMUX    Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ifgset<9>
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o1
    SLICE_X7Y48.CLK      net (fanout=2)        0.560   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o
    -------------------------------------------------  ---------------------------
    Total                                      2.473ns (0.401ns logic, 2.072ns route)
                                                       (16.2% logic, 83.8% route)
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (SLICE_X7Y48.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   5.724ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Data Path Delay:      5.724ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: g_reset_n to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp7.IMUX.12
    SLICE_X11Y48.C3      net (fanout=8)        4.198   g_reset_n_IBUF
    SLICE_X11Y48.CMUX    Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ifgset<9>
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o1
    SLICE_X7Y48.CLK      net (fanout=2)        0.560   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o
    -------------------------------------------------  ---------------------------
    Total                                      5.724ns (0.966ns logic, 4.758ns route)
                                                       (16.9% logic, 83.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3747 paths analyzed, 3747 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  14.786ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3 (SLICE_X53Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.214ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      15.276ns (Levels of Logic = 3)
  Clock Path Delay:     0.890ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp7.IMUX.12
    SLICE_X23Y39.D4      net (fanout=8)        6.766   g_reset_n_IBUF
    SLICE_X23Y39.D       Tilo                  0.259   GMPartition_1/DAQ_Partition1/G1.RAM_Channel[0].DAQdataFIFO_1/iResetI_inv
                                                       g_reset1
    SLICE_X53Y31.B6      net (fanout=832)      2.030   GMPartition_1/DAQ_Partition1/G1.RAM_Channel[0].DAQdataFIFO_1/iResetI_inv
    SLICE_X53Y31.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X53Y4.SR       net (fanout=129)      4.339   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X53Y4.CLK      Trck                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    -------------------------------------------------  ---------------------------
    Total                                     15.276ns (2.141ns logic, 13.135ns route)
                                                       (14.0% logic, 86.0% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp7.IMUX.14
    BUFIO2_X1Y7.I        net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.201   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X53Y4.CLK      net (fanout=503)      0.879   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.890ns (-2.773ns logic, 3.663ns route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2 (SLICE_X53Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.238ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      15.252ns (Levels of Logic = 3)
  Clock Path Delay:     0.890ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp7.IMUX.12
    SLICE_X23Y39.D4      net (fanout=8)        6.766   g_reset_n_IBUF
    SLICE_X23Y39.D       Tilo                  0.259   GMPartition_1/DAQ_Partition1/G1.RAM_Channel[0].DAQdataFIFO_1/iResetI_inv
                                                       g_reset1
    SLICE_X53Y31.B6      net (fanout=832)      2.030   GMPartition_1/DAQ_Partition1/G1.RAM_Channel[0].DAQdataFIFO_1/iResetI_inv
    SLICE_X53Y31.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X53Y4.SR       net (fanout=129)      4.339   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X53Y4.CLK      Trck                  0.289   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2
    -------------------------------------------------  ---------------------------
    Total                                     15.252ns (2.117ns logic, 13.135ns route)
                                                       (13.9% logic, 86.1% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp7.IMUX.14
    BUFIO2_X1Y7.I        net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.201   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X53Y4.CLK      net (fanout=503)      0.879   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.890ns (-2.773ns logic, 3.663ns route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_1 (SLICE_X53Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.258ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_1 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      15.232ns (Levels of Logic = 3)
  Clock Path Delay:     0.890ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp7.IMUX.12
    SLICE_X23Y39.D4      net (fanout=8)        6.766   g_reset_n_IBUF
    SLICE_X23Y39.D       Tilo                  0.259   GMPartition_1/DAQ_Partition1/G1.RAM_Channel[0].DAQdataFIFO_1/iResetI_inv
                                                       g_reset1
    SLICE_X53Y31.B6      net (fanout=832)      2.030   GMPartition_1/DAQ_Partition1/G1.RAM_Channel[0].DAQdataFIFO_1/iResetI_inv
    SLICE_X53Y31.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X53Y4.SR       net (fanout=129)      4.339   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X53Y4.CLK      Trck                  0.269   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_1
    -------------------------------------------------  ---------------------------
    Total                                     15.232ns (2.097ns logic, 13.135ns route)
                                                       (13.8% logic, 86.2% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp7.IMUX.14
    BUFIO2_X1Y7.I        net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.201   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X53Y4.CLK      net (fanout=503)      0.879   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.890ns (-2.773ns logic, 3.663ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[0].FilterFX_iXY2100_CMD/m_stack_0 (SLICE_X38Y75.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               XY2100_CH<0> (PAD)
  Destination:          GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[0].FilterFX_iXY2100_CMD/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.315ns (Levels of Logic = 1)
  Clock Path Delay:     3.260ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: XY2100_CH<0> to GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[0].FilterFX_iXY2100_CMD/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E7.I                 Tiopi                 1.126   XY2100_CH<0>
                                                       XY2100_CH<0>
                                                       XY2100_CH_0_IBUF
                                                       ProtoComp7.IMUX.17
    SLICE_X38Y75.BX      net (fanout=1)        2.139   XY2100_CH_0_IBUF
    SLICE_X38Y75.CLK     Tckdi       (-Th)    -0.050   GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[0].FilterFX_iXY2100_CMD/m_stack<1>
                                                       GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[0].FilterFX_iXY2100_CMD/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.315ns (1.176ns logic, 2.139ns route)
                                                       (35.5% logic, 64.5% route)

  Maximum Clock Path at Slow Process Corner: g_clk to GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[0].FilterFX_iXY2100_CMD/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp7.IMUX.14
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X38Y75.CLK     net (fanout=938)      1.086   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.260ns (1.519ns logic, 1.741ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point GMPartition_1/XY2100_Partition_1/FilterFX_iXY2100_FS/m_stack_0 (SLICE_X43Y69.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.182ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               XY2100_FS (PAD)
  Destination:          GMPartition_1/XY2100_Partition_1/FilterFX_iXY2100_FS/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.486ns (Levels of Logic = 1)
  Clock Path Delay:     3.279ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: XY2100_FS to GMPartition_1/XY2100_Partition_1/FilterFX_iXY2100_FS/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D8.I                 Tiopi                 1.126   XY2100_FS
                                                       XY2100_FS
                                                       XY2100_FS_IBUF
                                                       ProtoComp7.IMUX.5
    SLICE_X43Y69.AX      net (fanout=1)        2.312   XY2100_FS_IBUF
    SLICE_X43Y69.CLK     Tckdi       (-Th)    -0.048   GMPartition_1/XY2100_Partition_1/FilterFX_iXY2100_FS/m_stack<2>
                                                       GMPartition_1/XY2100_Partition_1/FilterFX_iXY2100_FS/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.486ns (1.174ns logic, 2.312ns route)
                                                       (33.7% logic, 66.3% route)

  Maximum Clock Path at Slow Process Corner: g_clk to GMPartition_1/XY2100_Partition_1/FilterFX_iXY2100_FS/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp7.IMUX.14
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X43Y69.CLK     net (fanout=938)      1.105   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.279ns (1.519ns logic, 1.760ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[1].FilterFX_iXY2100_CMD/m_stack_0 (SLICE_X6Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.213ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               XY2100_CH<1> (PAD)
  Destination:          GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[1].FilterFX_iXY2100_CMD/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.642ns (Levels of Logic = 1)
  Clock Path Delay:     3.404ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: XY2100_CH<1> to GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[1].FilterFX_iXY2100_CMD/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.126   XY2100_CH<1>
                                                       XY2100_CH<1>
                                                       XY2100_CH_1_IBUF
                                                       ProtoComp7.IMUX.18
    SLICE_X6Y61.AX       net (fanout=1)        2.466   XY2100_CH_1_IBUF
    SLICE_X6Y61.CLK      Tckdi       (-Th)    -0.050   GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[1].FilterFX_iXY2100_CMD/m_stack<2>
                                                       GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[1].FilterFX_iXY2100_CMD/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.642ns (1.176ns logic, 2.466ns route)
                                                       (32.3% logic, 67.7% route)

  Maximum Clock Path at Slow Process Corner: g_clk to GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[1].FilterFX_iXY2100_CMD/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp7.IMUX.14
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X6Y61.CLK      net (fanout=938)      1.230   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.404ns (1.519ns logic, 1.885ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 546 paths analyzed, 17 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  20.323ns.
--------------------------------------------------------------------------------

Paths for end point LaserFPK (B5.PAD), 258 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.677ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11 (FF)
  Destination:          LaserFPK (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      17.060ns (Levels of Logic = 7)
  Clock Path Delay:     3.238ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp7.IMUX.14
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y58.CLK     net (fanout=938)      1.064   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (1.519ns logic, 1.719ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11 to LaserFPK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y58.DQ      Tcko                  0.447   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11
    SLICE_X35Y58.B1      net (fanout=2)        0.810   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
    SLICE_X35Y58.B       Tilo                  0.259   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_Ready
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X35Y60.A1      net (fanout=1)        0.625   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X35Y60.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_CtrlFreq<3>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X35Y60.C2      net (fanout=23)       0.443   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X35Y60.C       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_CtrlFreq<3>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X40Y67.A6      net (fanout=31)       1.141   cnc2_GalvoMotor_M3/WD_TimeOut
    SLICE_X40Y67.A       Tilo                  0.205   GMPartition_1/XY2100_Partition_1/FilterFX_iXY2100_FS/_n0019_inv
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X35Y67.B5      net (fanout=39)       0.685   LaserGate_OBUF
    SLICE_X35Y67.B       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<0>_203
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X35Y67.A5      net (fanout=1)        0.187   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X35Y67.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<0>_203
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    B5.O                 net (fanout=1)        8.841   LaserFPK_OBUF
    B5.PAD               Tioop                 2.381   LaserFPK
                                                       LaserFPK_OBUF
                                                       LaserFPK
    -------------------------------------------------  ---------------------------
    Total                                     17.060ns (4.328ns logic, 12.732ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.679ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2 (FF)
  Destination:          LaserFPK (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      17.063ns (Levels of Logic = 7)
  Clock Path Delay:     3.233ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp7.IMUX.14
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y56.CLK     net (fanout=938)      1.059   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.233ns (1.519ns logic, 1.714ns route)
                                                       (47.0% logic, 53.0% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2 to LaserFPK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y56.CQ      Tcko                  0.447   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2
    SLICE_X35Y56.B1      net (fanout=2)        0.641   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<2>
    SLICE_X35Y56.B       Tilo                  0.259   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Command<1>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X35Y60.A5      net (fanout=1)        0.797   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X35Y60.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_CtrlFreq<3>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X35Y60.C2      net (fanout=23)       0.443   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X35Y60.C       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_CtrlFreq<3>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X40Y67.A6      net (fanout=31)       1.141   cnc2_GalvoMotor_M3/WD_TimeOut
    SLICE_X40Y67.A       Tilo                  0.205   GMPartition_1/XY2100_Partition_1/FilterFX_iXY2100_FS/_n0019_inv
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X35Y67.B5      net (fanout=39)       0.685   LaserGate_OBUF
    SLICE_X35Y67.B       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<0>_203
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X35Y67.A5      net (fanout=1)        0.187   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X35Y67.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<0>_203
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    B5.O                 net (fanout=1)        8.841   LaserFPK_OBUF
    B5.PAD               Tioop                 2.381   LaserFPK
                                                       LaserFPK_OBUF
                                                       LaserFPK
    -------------------------------------------------  ---------------------------
    Total                                     17.063ns (4.328ns logic, 12.735ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.824ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 (FF)
  Destination:          LaserFPK (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      16.916ns (Levels of Logic = 7)
  Clock Path Delay:     3.235ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp7.IMUX.14
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y57.CLK     net (fanout=938)      1.061   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.235ns (1.519ns logic, 1.716ns route)
                                                       (47.0% logic, 53.0% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 to LaserFPK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y57.BQ      Tcko                  0.447   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    SLICE_X35Y56.B4      net (fanout=2)        0.494   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<5>
    SLICE_X35Y56.B       Tilo                  0.259   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Command<1>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X35Y60.A5      net (fanout=1)        0.797   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X35Y60.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_CtrlFreq<3>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X35Y60.C2      net (fanout=23)       0.443   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X35Y60.C       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_CtrlFreq<3>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X40Y67.A6      net (fanout=31)       1.141   cnc2_GalvoMotor_M3/WD_TimeOut
    SLICE_X40Y67.A       Tilo                  0.205   GMPartition_1/XY2100_Partition_1/FilterFX_iXY2100_FS/_n0019_inv
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X35Y67.B5      net (fanout=39)       0.685   LaserGate_OBUF
    SLICE_X35Y67.B       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<0>_203
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X35Y67.A5      net (fanout=1)        0.187   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X35Y67.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<0>_203
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    B5.O                 net (fanout=1)        8.841   LaserFPK_OBUF
    B5.PAD               Tioop                 2.381   LaserFPK
                                                       LaserFPK_OBUF
                                                       LaserFPK
    -------------------------------------------------  ---------------------------
    Total                                     16.916ns (4.328ns logic, 12.588ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point LaserTrigger (A9.PAD), 181 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.938ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11 (FF)
  Destination:          LaserTrigger (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.799ns (Levels of Logic = 6)
  Clock Path Delay:     3.238ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp7.IMUX.14
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y58.CLK     net (fanout=938)      1.064   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (1.519ns logic, 1.719ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11 to LaserTrigger
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y58.DQ      Tcko                  0.447   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11
    SLICE_X35Y58.B1      net (fanout=2)        0.810   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
    SLICE_X35Y58.B       Tilo                  0.259   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_Ready
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X35Y60.A1      net (fanout=1)        0.625   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X35Y60.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_CtrlFreq<3>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X35Y60.C2      net (fanout=23)       0.443   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X35Y60.C       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_CtrlFreq<3>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X40Y67.A6      net (fanout=31)       1.141   cnc2_GalvoMotor_M3/WD_TimeOut
    SLICE_X40Y67.A       Tilo                  0.205   GMPartition_1/XY2100_Partition_1/FilterFX_iXY2100_FS/_n0019_inv
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X42Y70.CX      net (fanout=39)       1.048   LaserGate_OBUF
    SLICE_X42Y70.CMUX    Tcxc                  0.164   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<9>
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    A9.O                 net (fanout=1)        2.758   LaserTrigger_OBUF
    A9.PAD               Tioop                 2.381   LaserTrigger
                                                       LaserTrigger_OBUF
                                                       LaserTrigger
    -------------------------------------------------  ---------------------------
    Total                                     10.799ns (3.974ns logic, 6.825ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.940ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2 (FF)
  Destination:          LaserTrigger (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.802ns (Levels of Logic = 6)
  Clock Path Delay:     3.233ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp7.IMUX.14
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y56.CLK     net (fanout=938)      1.059   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.233ns (1.519ns logic, 1.714ns route)
                                                       (47.0% logic, 53.0% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2 to LaserTrigger
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y56.CQ      Tcko                  0.447   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2
    SLICE_X35Y56.B1      net (fanout=2)        0.641   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<2>
    SLICE_X35Y56.B       Tilo                  0.259   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Command<1>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X35Y60.A5      net (fanout=1)        0.797   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X35Y60.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_CtrlFreq<3>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X35Y60.C2      net (fanout=23)       0.443   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X35Y60.C       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_CtrlFreq<3>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X40Y67.A6      net (fanout=31)       1.141   cnc2_GalvoMotor_M3/WD_TimeOut
    SLICE_X40Y67.A       Tilo                  0.205   GMPartition_1/XY2100_Partition_1/FilterFX_iXY2100_FS/_n0019_inv
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X42Y70.CX      net (fanout=39)       1.048   LaserGate_OBUF
    SLICE_X42Y70.CMUX    Tcxc                  0.164   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<9>
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    A9.O                 net (fanout=1)        2.758   LaserTrigger_OBUF
    A9.PAD               Tioop                 2.381   LaserTrigger
                                                       LaserTrigger_OBUF
                                                       LaserTrigger
    -------------------------------------------------  ---------------------------
    Total                                     10.802ns (3.974ns logic, 6.828ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.085ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 (FF)
  Destination:          LaserTrigger (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.655ns (Levels of Logic = 6)
  Clock Path Delay:     3.235ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp7.IMUX.14
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y57.CLK     net (fanout=938)      1.061   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.235ns (1.519ns logic, 1.716ns route)
                                                       (47.0% logic, 53.0% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 to LaserTrigger
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y57.BQ      Tcko                  0.447   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    SLICE_X35Y56.B4      net (fanout=2)        0.494   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<5>
    SLICE_X35Y56.B       Tilo                  0.259   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Command<1>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X35Y60.A5      net (fanout=1)        0.797   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X35Y60.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_CtrlFreq<3>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X35Y60.C2      net (fanout=23)       0.443   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X35Y60.C       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_CtrlFreq<3>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X40Y67.A6      net (fanout=31)       1.141   cnc2_GalvoMotor_M3/WD_TimeOut
    SLICE_X40Y67.A       Tilo                  0.205   GMPartition_1/XY2100_Partition_1/FilterFX_iXY2100_FS/_n0019_inv
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X42Y70.CX      net (fanout=39)       1.048   LaserGate_OBUF
    SLICE_X42Y70.CMUX    Tcxc                  0.164   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<9>
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    A9.O                 net (fanout=1)        2.758   LaserTrigger_OBUF
    A9.PAD               Tioop                 2.381   LaserTrigger
                                                       LaserTrigger_OBUF
                                                       LaserTrigger
    -------------------------------------------------  ---------------------------
    Total                                     10.655ns (3.974ns logic, 6.681ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point led_1 (T5.PAD), 24 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.368ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_M3/m_Led_timer_10 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.344ns (Levels of Logic = 3)
  Clock Path Delay:     3.263ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_M3/m_Led_timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp7.IMUX.14
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X25Y35.CLK     net (fanout=938)      1.089   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.263ns (1.519ns logic, 1.744ns route)
                                                       (46.6% logic, 53.4% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_M3/m_Led_timer_10 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y35.BQ      Tcko                  0.391   cnc2_GalvoMotor_M3/m_Led_timer<14>
                                                       cnc2_GalvoMotor_M3/m_Led_timer_10
    SLICE_X25Y36.D2      net (fanout=2)        1.089   cnc2_GalvoMotor_M3/m_Led_timer<10>
    SLICE_X25Y36.D       Tilo                  0.259   cnc2_GalvoMotor_M3/m_Led_timer<20>
                                                       cnc2_GalvoMotor_M3/n0013<22>2
    SLICE_X19Y35.D5      net (fanout=2)        0.849   cnc2_GalvoMotor_M3/n0013<22>1
    SLICE_X19Y35.DMUX    Tilo                  0.313   cnc2_GalvoMotor_M3/m_Led_timer<22>
                                                       cnc2_GalvoMotor_M3/Mmux_m_Led_Output11
    T5.O                 net (fanout=1)        5.062   led_1_OBUF
    T5.PAD               Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                     10.344ns (3.344ns logic, 7.000ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.474ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_M3/m_Led_timer_12 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.238ns (Levels of Logic = 3)
  Clock Path Delay:     3.263ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_M3/m_Led_timer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp7.IMUX.14
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X25Y35.CLK     net (fanout=938)      1.089   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.263ns (1.519ns logic, 1.744ns route)
                                                       (46.6% logic, 53.4% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_M3/m_Led_timer_12 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y35.CQ      Tcko                  0.391   cnc2_GalvoMotor_M3/m_Led_timer<14>
                                                       cnc2_GalvoMotor_M3/m_Led_timer_12
    SLICE_X27Y36.C5      net (fanout=2)        0.743   cnc2_GalvoMotor_M3/m_Led_timer<12>
    SLICE_X27Y36.C       Tilo                  0.259   ML3MST_inst/N1259
                                                       cnc2_GalvoMotor_M3/n0013<22>3
    SLICE_X19Y35.D2      net (fanout=2)        1.089   cnc2_GalvoMotor_M3/n0013<22>2
    SLICE_X19Y35.DMUX    Tilo                  0.313   cnc2_GalvoMotor_M3/m_Led_timer<22>
                                                       cnc2_GalvoMotor_M3/Mmux_m_Led_Output11
    T5.O                 net (fanout=1)        5.062   led_1_OBUF
    T5.PAD               Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                     10.238ns (3.344ns logic, 6.894ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.527ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_M3/m_Led_timer_17 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.187ns (Levels of Logic = 3)
  Clock Path Delay:     3.261ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_M3/m_Led_timer_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp7.IMUX.14
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X25Y36.CLK     net (fanout=938)      1.087   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.261ns (1.519ns logic, 1.742ns route)
                                                       (46.6% logic, 53.4% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_M3/m_Led_timer_17 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.AMUX    Tshcko                0.461   cnc2_GalvoMotor_M3/m_Led_timer<20>
                                                       cnc2_GalvoMotor_M3/m_Led_timer_17
    SLICE_X27Y36.C2      net (fanout=2)        0.622   cnc2_GalvoMotor_M3/m_Led_timer<17>
    SLICE_X27Y36.C       Tilo                  0.259   ML3MST_inst/N1259
                                                       cnc2_GalvoMotor_M3/n0013<22>3
    SLICE_X19Y35.D2      net (fanout=2)        1.089   cnc2_GalvoMotor_M3/n0013<22>2
    SLICE_X19Y35.DMUX    Tilo                  0.313   cnc2_GalvoMotor_M3/m_Led_timer<22>
                                                       cnc2_GalvoMotor_M3/Mmux_m_Led_Output11
    T5.O                 net (fanout=1)        5.062   led_1_OBUF
    T5.PAD               Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                     10.187ns (3.414ns logic, 6.773ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (T14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.097ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      2.931ns (Levels of Logic = 1)
  Clock Path Delay:     0.566ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp7.IMUX.14
    BUFIO2_X1Y7.I        net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.757   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X48Y11.CLK     net (fanout=503)      0.576   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.566ns (-1.813ns logic, 2.379ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y11.AQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    T14.O                net (fanout=1)        1.335   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    T14.PAD              Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.931ns (1.596ns logic, 1.335ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<0> (R14.PAD), 4 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.952ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.809ns (Levels of Logic = 2)
  Clock Path Delay:     0.543ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp7.IMUX.14
    BUFIO2_X1Y7.I        net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.757   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X44Y14.CLK     net (fanout=503)      0.553   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.543ns (-1.813ns logic, 2.356ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y14.AQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X47Y10.A5      net (fanout=122)      0.651   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X47Y10.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_ErrorCode_4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    R14.O                net (fanout=1)        1.406   SRI_RTS_0_OBUF
    R14.PAD              Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.809ns (1.752ns logic, 2.057ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.936ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.803ns (Levels of Logic = 2)
  Clock Path Delay:     0.533ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp7.IMUX.14
    BUFIO2_X1Y7.I        net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.757   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X42Y14.CLK     net (fanout=503)      0.543   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.533ns (-1.813ns logic, 2.346ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y14.CQ      Tcko                  0.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    SLICE_X47Y10.A3      net (fanout=97)       0.611   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    SLICE_X47Y10.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_ErrorCode_4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    R14.O                net (fanout=1)        1.406   SRI_RTS_0_OBUF
    R14.PAD              Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.803ns (1.786ns logic, 2.017ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.727ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.567ns (Levels of Logic = 2)
  Clock Path Delay:     0.560ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp7.IMUX.14
    BUFIO2_X1Y7.I        net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.757   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X47Y11.CLK     net (fanout=503)      0.570   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.560ns (-1.813ns logic, 2.373ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y11.AQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X47Y10.A1      net (fanout=56)       0.411   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X47Y10.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_ErrorCode_4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    R14.O                net (fanout=1)        1.406   SRI_RTS_0_OBUF
    R14.PAD              Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.567ns (1.750ns logic, 1.817ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point oRIO_Tx (A3.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.264ns (clock arrival + clock path + data path - uncertainty)
  Source:               GMPartition_1/GM_RIO_Partition1/GM_Transmitter/UART_ByteTransmitter_1/m_BitData (FF)
  Destination:          oRIO_Tx (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      2.635ns (Levels of Logic = 1)
  Clock Path Delay:     1.654ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to GMPartition_1/GM_RIO_Partition1/GM_Transmitter/UART_ByteTransmitter_1/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp7.IMUX.14
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.155   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X0Y73.CLK      net (fanout=938)      0.677   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.654ns (0.822ns logic, 0.832ns route)
                                                       (49.7% logic, 50.3% route)

  Minimum Data Path at Fast Process Corner: GMPartition_1/GM_RIO_Partition1/GM_Transmitter/UART_ByteTransmitter_1/m_BitData to oRIO_Tx
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y73.AQ       Tcko                  0.200   GMPartition_1/GM_RIO_Partition1/GM_Transmitter/UART_ByteTransmitter_1/m_BitData
                                                       GMPartition_1/GM_RIO_Partition1/GM_Transmitter/UART_ByteTransmitter_1/m_BitData
    A3.O                 net (fanout=1)        1.039   GMPartition_1/GM_RIO_Partition1/GM_Transmitter/UART_ByteTransmitter_1/m_BitData
    A3.PAD               Tioop                 1.396   oRIO_Tx
                                                       oRIO_Tx_OBUF
                                                       oRIO_Tx
    -------------------------------------------------  ---------------------------
    Total                                      2.635ns (1.596ns logic, 1.039ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  12.257ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5 (SLICE_X4Y50.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     27.743ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      12.738ns (Levels of Logic = 3)
  Clock Path Delay:     0.956ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp7.IMUX.12
    SLICE_X23Y39.D4      net (fanout=8)        6.766   g_reset_n_IBUF
    SLICE_X23Y39.DMUX    Tilo                  0.313   GMPartition_1/DAQ_Partition1/G1.RAM_Channel[0].DAQdataFIFO_1/iResetI_inv
                                                       g_reset_i1
    SLICE_X12Y49.B6      net (fanout=8)        3.101   g_reset_i
    SLICE_X12Y49.B       Tilo                  0.205   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_HSCPCount<8>
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X4Y50.SR       net (fanout=2)        0.800   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X4Y50.CLK      Trck                  0.243   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5
    -------------------------------------------------  ---------------------------
    Total                                     12.738ns (2.071ns logic, 10.667ns route)
                                                       (16.3% logic, 83.7% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp7.IMUX.4
    BUFIO2_X2Y27.I       net (fanout=1)        1.600   IBUFG_CLK_25MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.126   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.542   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X4Y50.CLK      net (fanout=782)      0.950   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.956ns (-2.698ns logic, 3.654ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_4 (SLICE_X4Y50.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     27.754ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_4 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      12.727ns (Levels of Logic = 3)
  Clock Path Delay:     0.956ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp7.IMUX.12
    SLICE_X23Y39.D4      net (fanout=8)        6.766   g_reset_n_IBUF
    SLICE_X23Y39.DMUX    Tilo                  0.313   GMPartition_1/DAQ_Partition1/G1.RAM_Channel[0].DAQdataFIFO_1/iResetI_inv
                                                       g_reset_i1
    SLICE_X12Y49.B6      net (fanout=8)        3.101   g_reset_i
    SLICE_X12Y49.B       Tilo                  0.205   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_HSCPCount<8>
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X4Y50.SR       net (fanout=2)        0.800   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X4Y50.CLK      Trck                  0.232   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_4
    -------------------------------------------------  ---------------------------
    Total                                     12.727ns (2.060ns logic, 10.667ns route)
                                                       (16.2% logic, 83.8% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp7.IMUX.4
    BUFIO2_X2Y27.I       net (fanout=1)        1.600   IBUFG_CLK_25MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.126   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.542   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X4Y50.CLK      net (fanout=782)      0.950   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.956ns (-2.698ns logic, 3.654ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1 (SLICE_X4Y49.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     27.764ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      12.718ns (Levels of Logic = 3)
  Clock Path Delay:     0.957ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp7.IMUX.12
    SLICE_X23Y39.D4      net (fanout=8)        6.766   g_reset_n_IBUF
    SLICE_X23Y39.DMUX    Tilo                  0.313   GMPartition_1/DAQ_Partition1/G1.RAM_Channel[0].DAQdataFIFO_1/iResetI_inv
                                                       g_reset_i1
    SLICE_X12Y49.B6      net (fanout=8)        3.101   g_reset_i
    SLICE_X12Y49.B       Tilo                  0.205   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_HSCPCount<8>
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X4Y49.SR       net (fanout=2)        0.780   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X4Y49.CLK      Trck                  0.243   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1
    -------------------------------------------------  ---------------------------
    Total                                     12.718ns (2.071ns logic, 10.647ns route)
                                                       (16.3% logic, 83.7% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp7.IMUX.4
    BUFIO2_X2Y27.I       net (fanout=1)        1.600   IBUFG_CLK_25MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.126   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.542   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X4Y49.CLK      net (fanout=782)      0.951   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.957ns (-2.698ns logic, 3.655ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" "RISING";
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset (SLICE_X7Y50.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.363ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      6.996ns (Levels of Logic = 2)
  Clock Path Delay:     1.158ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp7.IMUX.12
    SLICE_X23Y39.D4      net (fanout=8)        4.330   g_reset_n_IBUF
    SLICE_X23Y39.DMUX    Tilo                  0.203   GMPartition_1/DAQ_Partition1/G1.RAM_Channel[0].DAQdataFIFO_1/iResetI_inv
                                                       g_reset_i1
    SLICE_X7Y50.CE       net (fanout=8)        1.519   g_reset_i
    SLICE_X7Y50.CLK      Tckce       (-Th)    -0.181   ML3MST_inst/ml3_logic_root/ml3_core_reset
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset
    -------------------------------------------------  ---------------------------
    Total                                      6.996ns (1.147ns logic, 5.849ns route)
                                                       (16.4% logic, 83.6% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp7.IMUX.4
    BUFIO2_X2Y27.I       net (fanout=1)        1.213   IBUFG_CLK_25MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.533   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.291   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X7Y50.CLK      net (fanout=782)      0.716   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.158ns (-1.453ns logic, 2.611ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3 (SLICE_X4Y49.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      6.284ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      7.925ns (Levels of Logic = 3)
  Clock Path Delay:     1.166ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp7.IMUX.12
    SLICE_X23Y39.D4      net (fanout=8)        4.330   g_reset_n_IBUF
    SLICE_X23Y39.DMUX    Tilo                  0.203   GMPartition_1/DAQ_Partition1/G1.RAM_Channel[0].DAQdataFIFO_1/iResetI_inv
                                                       g_reset_i1
    SLICE_X12Y49.B6      net (fanout=8)        1.932   g_reset_i
    SLICE_X12Y49.B       Tilo                  0.142   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_HSCPCount<8>
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X4Y49.SR       net (fanout=2)        0.462   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X4Y49.CLK      Tremck      (-Th)    -0.093   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3
    -------------------------------------------------  ---------------------------
    Total                                      7.925ns (1.201ns logic, 6.724ns route)
                                                       (15.2% logic, 84.8% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp7.IMUX.4
    BUFIO2_X2Y27.I       net (fanout=1)        1.213   IBUFG_CLK_25MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.533   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.291   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X4Y49.CLK      net (fanout=782)      0.724   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.166ns (-1.453ns logic, 2.619ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2 (SLICE_X4Y49.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      6.297ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      7.938ns (Levels of Logic = 3)
  Clock Path Delay:     1.166ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp7.IMUX.12
    SLICE_X23Y39.D4      net (fanout=8)        4.330   g_reset_n_IBUF
    SLICE_X23Y39.DMUX    Tilo                  0.203   GMPartition_1/DAQ_Partition1/G1.RAM_Channel[0].DAQdataFIFO_1/iResetI_inv
                                                       g_reset_i1
    SLICE_X12Y49.B6      net (fanout=8)        1.932   g_reset_i
    SLICE_X12Y49.B       Tilo                  0.142   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_HSCPCount<8>
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X4Y49.SR       net (fanout=2)        0.462   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X4Y49.CLK      Tremck      (-Th)    -0.106   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      7.938ns (1.214ns logic, 6.724ns route)
                                                       (15.3% logic, 84.7% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp7.IMUX.4
    BUFIO2_X2Y27.I       net (fanout=1)        1.213   IBUFG_CLK_25MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.533   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.291   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X4Y49.CLK      net (fanout=782)      0.724   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.166ns (-1.453ns logic, 2.619ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 40 ns AFTER COMP "PHY25MHz";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.421ns.
--------------------------------------------------------------------------------

Paths for end point TXD1T1 (D12.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.579ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.534ns (Levels of Logic = 1)
  Clock Path Delay:     3.862ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp7.IMUX.8
    BUFGMUX_X3Y8.I0      net (fanout=1)        0.705   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y8.O       Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X22Y70.CLK0   net (fanout=46)       1.638   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.862ns (1.519ns logic, 2.343ns route)
                                                       (39.3% logic, 60.7% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X22Y70.OQ     Tockq                 0.842   TXD1T1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    D12.O                net (fanout=1)        0.311   TXD1T1_OBUF
    D12.PAD              Tioop                 2.381   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      3.534ns (3.223ns logic, 0.311ns route)
                                                       (91.2% logic, 8.8% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (D11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.579ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.534ns (Levels of Logic = 1)
  Clock Path Delay:     3.862ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp7.IMUX.8
    BUFGMUX_X3Y8.I0      net (fanout=1)        0.705   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y8.O       Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X22Y71.CLK0   net (fanout=46)       1.638   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.862ns (1.519ns logic, 2.343ns route)
                                                       (39.3% logic, 60.7% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X22Y71.OQ     Tockq                 0.842   TXD1T3_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    D11.O                net (fanout=1)        0.311   TXD1T3_OBUF
    D11.PAD              Tioop                 2.381   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      3.534ns (3.223ns logic, 0.311ns route)
                                                       (91.2% logic, 8.8% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (E11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.582ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.534ns (Levels of Logic = 1)
  Clock Path Delay:     3.859ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp7.IMUX.8
    BUFGMUX_X3Y8.I0      net (fanout=1)        0.705   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y8.O       Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X21Y70.CLK0   net (fanout=46)       1.635   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (1.519ns logic, 2.340ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X21Y70.OQ     Tockq                 0.842   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    E11.O                net (fanout=1)        0.311   TXD1T2_OBUF
    E11.PAD              Tioop                 2.381   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      3.534ns (3.223ns logic, 0.311ns route)
                                                       (91.2% logic, 8.8% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TXD1T0 (A11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.772ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.746ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp7.IMUX.8
    BUFGMUX_X3Y8.I0      net (fanout=1)        0.205   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y8.O       Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X15Y68.CLK0   net (fanout=46)       0.719   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.746ns (0.822ns logic, 0.924ns route)
                                                       (47.1% logic, 52.9% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y68.OQ     Tockq                 0.336   TXD1T0_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    A11.O                net (fanout=1)        0.319   TXD1T0_OBUF
    A11.PAD              Tioop                 1.396   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point TX_EN1 (C11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.772ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.746ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp7.IMUX.8
    BUFGMUX_X3Y8.I0      net (fanout=1)        0.205   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y8.O       Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X15Y69.CLK0   net (fanout=46)       0.719   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.746ns (0.822ns logic, 0.924ns route)
                                                       (47.1% logic, 52.9% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y69.OQ     Tockq                 0.336   TX_EN1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    C11.O                net (fanout=1)        0.319   TX_EN1_OBUF
    C11.PAD              Tioop                 1.396   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (E11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.819ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.844ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp7.IMUX.8
    BUFGMUX_X3Y8.I0      net (fanout=1)        0.205   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y8.O       Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X21Y70.CLK0   net (fanout=46)       0.817   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.844ns (0.822ns logic, 1.022ns route)
                                                       (44.6% logic, 55.4% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X21Y70.OQ     Tockq                 0.336   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    E11.O                net (fanout=1)        0.268   TXD1T2_OBUF
    E11.PAD              Tioop                 1.396   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.435ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (SLICE_X46Y73.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.565ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_ER1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.838ns (Levels of Logic = 1)
  Clock Path Delay:     2.428ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RX_ER1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E10.I                Tiopi                 1.310   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp7.IMUX
    SLICE_X46Y73.DX      net (fanout=1)        2.442   RX_ER1_IBUF
    SLICE_X46Y73.CLK     Tdick                 0.086   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_er_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    -------------------------------------------------  ---------------------------
    Total                                      3.838ns (1.396ns logic, 2.442ns route)
                                                       (36.4% logic, 63.6% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp7.IMUX.7
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.256   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X46Y73.CLK     net (fanout=14)       0.849   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.428ns (1.323ns logic, 1.105ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (SLICE_X51Y76.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.833ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.597ns (Levels of Logic = 1)
  Clock Path Delay:     2.455ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A13.I                Tiopi                 1.310   RXD1T1
                                                       RXD1T1
                                                       RXD1T1_IBUF
                                                       ProtoComp7.IMUX.32
    SLICE_X51Y76.BX      net (fanout=1)        2.224   RXD1T1_IBUF
    SLICE_X51Y76.CLK     Tdick                 0.063   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    -------------------------------------------------  ---------------------------
    Total                                      3.597ns (1.373ns logic, 2.224ns route)
                                                       (38.2% logic, 61.8% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp7.IMUX.7
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.256   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X51Y76.CLK     net (fanout=14)       0.876   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.455ns (1.323ns logic, 1.132ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (SLICE_X51Y76.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.957ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T3 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.473ns (Levels of Logic = 1)
  Clock Path Delay:     2.455ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B12.I                Tiopi                 1.310   RXD1T3
                                                       RXD1T3
                                                       RXD1T3_IBUF
                                                       ProtoComp7.IMUX.34
    SLICE_X51Y76.DX      net (fanout=1)        2.100   RXD1T3_IBUF
    SLICE_X51Y76.CLK     Tdick                 0.063   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    -------------------------------------------------  ---------------------------
    Total                                      3.473ns (1.373ns logic, 2.100ns route)
                                                       (39.5% logic, 60.5% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp7.IMUX.7
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.256   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X51Y76.CLK     net (fanout=14)       0.876   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.455ns (1.323ns logic, 1.132ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (SLICE_X51Y76.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.511ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_DV1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.863ns (Levels of Logic = 2)
  Clock Path Delay:     3.327ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RX_DV1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F10.I                Tiopi                 1.126   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp7.IMUX.1
    SLICE_X51Y76.C5      net (fanout=1)        1.535   RX_DV1_IBUF
    SLICE_X51Y76.CLK     Tah         (-Th)    -0.202   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       RX_DV1_IBUF_rt
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    -------------------------------------------------  ---------------------------
    Total                                      2.863ns (1.328ns logic, 1.535ns route)
                                                       (46.4% logic, 53.6% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp7.IMUX.7
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.649   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X51Y76.CLK     net (fanout=14)       1.159   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.327ns (1.519ns logic, 1.808ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (SLICE_X51Y76.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.626ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T0 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.978ns (Levels of Logic = 1)
  Clock Path Delay:     3.327ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C13.I                Tiopi                 1.126   RXD1T0
                                                       RXD1T0
                                                       RXD1T0_IBUF
                                                       ProtoComp7.IMUX.31
    SLICE_X51Y76.AX      net (fanout=1)        1.804   RXD1T0_IBUF
    SLICE_X51Y76.CLK     Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    -------------------------------------------------  ---------------------------
    Total                                      2.978ns (1.174ns logic, 1.804ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp7.IMUX.7
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.649   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X51Y76.CLK     net (fanout=14)       1.159   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.327ns (1.519ns logic, 1.808ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (SLICE_X51Y76.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.790ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T2 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.142ns (Levels of Logic = 1)
  Clock Path Delay:     3.327ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A12.I                Tiopi                 1.126   RXD1T2
                                                       RXD1T2
                                                       RXD1T2_IBUF
                                                       ProtoComp7.IMUX.33
    SLICE_X51Y76.CX      net (fanout=1)        1.968   RXD1T2_IBUF
    SLICE_X51Y76.CLK     Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    -------------------------------------------------  ---------------------------
    Total                                      3.142ns (1.174ns logic, 1.968ns route)
                                                       (37.4% logic, 62.6% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp7.IMUX.7
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.649   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X51Y76.CLK     net (fanout=14)       1.159   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.327ns (1.519ns logic, 1.808ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     24.986ns|     24.440ns|            0|            0|    157015326|       249731|
| TS_CLK_80MHz                  |     12.500ns|     12.220ns|          N/A|            0|            0|       249725|            0|
| TS_TO_GMPartition_1SPI_Paritio|     25.000ns|      9.345ns|          N/A|            0|            0|            6|            0|
| n_1SPI_Module_1SPI_base_1m_CLK|             |             |             |             |             |             |             |
| _LDC                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PHY25MHz
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PHY25MHz                    |     40.000ns|     16.000ns|     34.212ns|            0|            0|            0|      1538822|
| TS_CLK_50MHz                  |     20.000ns|     17.106ns|          N/A|            0|            0|      1538822|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RXD1T0      |    0.844(R)|      SLOW  |    0.374(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T1      |    1.167(R)|      SLOW  |    0.070(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T2      |    1.016(R)|      SLOW  |    0.210(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T3      |    1.043(R)|      SLOW  |    0.184(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_DV1      |    0.730(R)|      SLOW  |    0.489(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_ER1      |    1.435(R)|      SLOW  |   -0.161(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>   |    3.037(R)|      SLOW  |   -0.596(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
XY2100_CH<0>|    1.294(R)|      SLOW  |   -0.030(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
XY2100_CH<1>|    1.491(R)|      SLOW  |   -0.213(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
XY2100_CH<2>|    2.129(R)|      SLOW  |   -0.732(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2100_CH<3>|    2.022(R)|      SLOW  |   -0.718(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2100_CLK  |    7.255(R)|      SLOW  |   -4.042(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2100_FS   |    1.435(R)|      SLOW  |   -0.182(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
iRIO_Rx     |    2.054(R)|      SLOW  |   -0.610(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iSPI_MISO   |    4.961(R)|      SLOW  |   -2.509(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n     |    3.409(R)|      SLOW  |   -0.786(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    3.310(R)|      SLOW  |   -0.810(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    3.659(R)|      SLOW  |   -1.108(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
TXD1T0      |         7.371(R)|      SLOW  |         3.772(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T1      |         7.421(R)|      SLOW  |         3.822(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T2      |         7.418(R)|      SLOW  |         3.819(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T3      |         7.421(R)|      SLOW  |         3.822(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TX_EN1      |         7.371(R)|      SLOW  |         3.772(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LaserFPK    |        20.323(R)|      SLOW  |         9.092(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LaserGate   |        13.256(R)|      SLOW  |         5.965(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LaserTrigger|        14.062(R)|      SLOW  |         5.711(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
SRI_RTS<0>  |         7.590(R)|      SLOW  |         3.727(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         6.031(R)|      SLOW  |         3.097(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
XY2_CLK     |         8.093(R)|      SLOW  |         4.433(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2_SYNC    |         9.167(R)|      SLOW  |         5.095(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2_X       |         8.222(R)|      SLOW  |         4.509(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2_Y       |         8.614(R)|      SLOW  |         4.771(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2_Z       |         9.228(R)|      SLOW  |         5.137(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
lb_int      |        11.662(R)|      SLOW  |         6.714(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        13.632(R)|      SLOW  |         6.992(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oRIO_Tx     |         7.855(R)|      SLOW  |         4.264(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPI_CLK    |        10.526(R)|      SLOW  |         5.775(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPI_CS     |        11.166(R)|      SLOW  |         6.250(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPI_MOSI   |         8.847(R)|      SLOW  |         4.902(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPI_MUX    |         9.095(R)|      SLOW  |         4.984(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock PHY25MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY25MHz       |   17.106|         |         |         |
g_clk          |   14.265|         |         |         |
g_reset_n      |   12.257|   12.257|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |    3.195|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |   14.730|    3.019|    2.720|    2.939|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY25MHz       |   12.448|         |         |         |
g_clk          |   18.908|         |         |         |
g_reset_n      |   14.786|   14.786|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_reset_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |         |         |    4.273|         |
g_reset_n      |         |         |    0.712|    0.712|
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 14.756; Ideal Clock Offset To Actual Clock -5.092; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    3.037(R)|      SLOW  |   -0.596(R)|      FAST  |   21.963|    0.596|       10.684|
XY2100_CH<0>      |    1.294(R)|      SLOW  |   -0.030(R)|      SLOW  |   23.706|    0.030|       11.838|
XY2100_CH<1>      |    1.491(R)|      SLOW  |   -0.213(R)|      SLOW  |   23.509|    0.213|       11.648|
XY2100_CH<2>      |    2.129(R)|      SLOW  |   -0.732(R)|      FAST  |   22.871|    0.732|       11.070|
XY2100_CH<3>      |    2.022(R)|      SLOW  |   -0.718(R)|      FAST  |   22.978|    0.718|       11.130|
XY2100_CLK        |    7.255(R)|      SLOW  |   -4.042(R)|      FAST  |   17.745|    4.042|        6.852|
XY2100_FS         |    1.435(R)|      SLOW  |   -0.182(R)|      SLOW  |   23.565|    0.182|       11.692|
g_reset_n         |   11.862(R)|      SLOW  |   -2.719(R)|      FAST  |   13.138|    2.719|        5.210|
                  |   14.786(R)|      SLOW  |   -2.414(R)|      FAST  |   10.214|    2.414|        3.900|
iRIO_Rx           |    2.054(R)|      SLOW  |   -0.610(R)|      FAST  |   22.946|    0.610|       11.168|
iSPI_MISO         |    4.961(R)|      SLOW  |   -2.509(R)|      FAST  |   20.039|    2.509|        8.765|
lb_cs_n           |    3.409(R)|      SLOW  |   -0.786(R)|      FAST  |   21.591|    0.786|       10.403|
lb_rd_n           |    3.310(R)|      SLOW  |   -0.810(R)|      FAST  |   21.690|    0.810|       10.440|
lb_wr_n           |    3.659(R)|      SLOW  |   -1.108(R)|      FAST  |   21.341|    1.108|       10.117|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      14.786|         -  |      -0.030|         -  |   10.214|    0.030|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" "RISING";
Worst Case Data Window 6.894; Ideal Clock Offset To Actual Clock -11.190; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
g_reset_n         |   12.257(R)|      SLOW  |   -5.363(R)|      FAST  |   27.743|    5.363|       11.190|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      12.257|         -  |      -5.363|         -  |   27.743|    5.363|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 1.924; Ideal Clock Offset To Actual Clock 14.473; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    0.844(R)|      SLOW  |    0.374(R)|      SLOW  |    5.156|   33.626|      -14.235|
RXD1T1            |    1.167(R)|      SLOW  |    0.070(R)|      SLOW  |    4.833|   33.930|      -14.549|
RXD1T2            |    1.016(R)|      SLOW  |    0.210(R)|      SLOW  |    4.984|   33.790|      -14.403|
RXD1T3            |    1.043(R)|      SLOW  |    0.184(R)|      SLOW  |    4.957|   33.816|      -14.430|
RX_DV1            |    0.730(R)|      SLOW  |    0.489(R)|      SLOW  |    5.270|   33.511|      -14.121|
RX_ER1            |    1.435(R)|      SLOW  |   -0.161(R)|      SLOW  |    4.565|   34.161|      -14.798|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.435|         -  |       0.489|         -  |    4.565|   33.511|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 14.292 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
LaserFPK                                       |       20.323|      SLOW  |        9.092|      FAST  |        14.292|
LaserGate                                      |       13.256|      SLOW  |        5.965|      FAST  |         7.225|
LaserTrigger                                   |       14.062|      SLOW  |        5.711|      FAST  |         8.031|
SRI_RTS<0>                                     |        7.590|      SLOW  |        3.727|      FAST  |         1.559|
SRI_TX<0>                                      |        6.031|      SLOW  |        3.097|      FAST  |         0.000|
XY2_CLK                                        |        8.093|      SLOW  |        4.433|      FAST  |         2.062|
XY2_SYNC                                       |        9.167|      SLOW  |        5.095|      FAST  |         3.136|
XY2_X                                          |        8.222|      SLOW  |        4.509|      FAST  |         2.191|
XY2_Y                                          |        8.614|      SLOW  |        4.771|      FAST  |         2.583|
XY2_Z                                          |        9.228|      SLOW  |        5.137|      FAST  |         3.197|
lb_int                                         |       11.662|      SLOW  |        6.714|      FAST  |         5.631|
led_1                                          |       13.632|      SLOW  |        6.992|      FAST  |         7.601|
oRIO_Tx                                        |        7.855|      SLOW  |        4.264|      FAST  |         1.824|
oSPI_CLK                                       |       10.526|      SLOW  |        5.775|      FAST  |         4.495|
oSPI_CS                                        |       11.166|      SLOW  |        6.250|      FAST  |         5.135|
oSPI_MOSI                                      |        8.847|      SLOW  |        4.902|      FAST  |         2.816|
oSPI_MUX                                       |        9.095|      SLOW  |        4.984|      FAST  |         3.064|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 0.050 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        7.371|      SLOW  |        3.772|      FAST  |         0.000|
TXD1T1                                         |        7.421|      SLOW  |        3.822|      FAST  |         0.050|
TXD1T2                                         |        7.418|      SLOW  |        3.819|      FAST  |         0.047|
TXD1T3                                         |        7.421|      SLOW  |        3.822|      FAST  |         0.050|
TX_EN1                                         |        7.371|      SLOW  |        3.772|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 158956793 paths, 2 nets, and 61381 connections

Design statistics:
   Minimum period:  24.986ns{1}   (Maximum frequency:  40.022MHz)
   Maximum path delay from/to any node:   9.345ns
   Maximum net skew:   0.393ns
   Minimum input required time before clock:  14.786ns
   Minimum output required time after clock:  20.323ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 24 14:04:38 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 336 MB



