# 30-days-of-RTL
**DAY 1**
**Half Adder using Dataflow modelling**
//Simulation results

//All 4 cases 
![image](https://github.com/Namita0007/30-days-of-RTL/assets/95399425/ece1cc4d-9513-4cad-851c-cedee0a00923)

//Used random function for generation of stimuli
![image](https://github.com/Namita0007/30-days-of-RTL/assets/95399425/bf027546-ab3e-477b-a189-5f099de6c9d6)

**Full Adder using Dataflow modelling**
//Simulation Results

//used random function for generation of stimuli
![image](https://github.com/Namita0007/30-days-of-RTL/assets/95399425/f512bc32-d191-4fd5-a7d0-cd3e30554fda)

**4-bit Ripple carry Adder**
//simulation results

//used random function for generation of stimuli (using concatenation operator)

![image](https://github.com/Namita0007/30-days-of-RTL/assets/95399425/ed5b4911-eba3-430b-8bf4-6556011a5429)

**Full subtractor using Full Adder**
//simulation results

//used random function

![image](https://github.com/Namita0007/30-days-of-RTL/assets/95399425/847853a3-9da1-490f-ae1f-23cd7c77787f)

//displayed results in command window

![image](https://github.com/Namita0007/30-days-of-RTL/assets/95399425/6070d195-4adb-49a0-b893-4bb25a7345a4)



**4 bit BCD addition using 4-bit ripple carry adder**
//simulation results 

![image](https://github.com/Namita0007/30-days-of-RTL/assets/95399425/a13a7dcf-a734-4275-8cd7-01742851c7e9)


**8 bit carry select adder**
//8 bit carry select adder do faster computation than ripple carry adder. Here, we'll use 3 ripple carry adders. 1 ripple carry adder for lower 4 bit addition. 2 ripple carry adders for higher 4 bits (in one case, we'll take c_in as 0 and in another case we'll use c_in as 1). Use Mux to select one the the sum and carry based on the carry_out from first ripple carry adder.
//simulation results

![image](https://github.com/Namita0007/30-days-of-RTL/assets/95399425/58382eb5-d67f-4b6a-b73c-f05d7a693fee)


**32 bit adder-subtractor circuit using generate for creating instances**
//simulation results

![image](https://github.com/Namita0007/30-days-of-RTL/assets/95399425/f59292a7-5e3a-41f2-89a3-24e105be2eac)

**4:1 multiplexer using 2:1 multiplexers**
//simulation results

![image](https://github.com/Namita0007/30-days-of-RTL/assets/95399425/2f9a1dc5-e3a4-48cc-8745-eab6b017912a)

**Basic logic gates using 2:1 multiplexer**
//simulation results

![image](https://github.com/Namita0007/30-days-of-RTL/assets/95399425/8d0e848c-adde-41b6-bd4d-b7a5fe0410b7)






