#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:46:05 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Thu Aug 29 11:08:00 2024
# Process ID: 16388
# Current directory: G:/computer/RISC-V-CPU/risc-v
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5364 G:\computer\RISC-V-CPU\risc-v\risc-v.xpr
# Log file: G:/computer/RISC-V-CPU/risc-v/vivado.log
# Journal file: G:/computer/RISC-V-CPU/risc-v\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/computer/RISC-V-CPU/risc-v/risc-v.xpr
file mkdir G:/computer/RISC-V-CPU/risc-v/risc-v.srcs/sources_1/new
close [ open G:/computer/RISC-V-CPU/risc-v/risc-v.srcs/sources_1/new/ALU.v w ]
add_files G:/computer/RISC-V-CPU/risc-v/risc-v.srcs/sources_1/new/ALU.v
update_compile_order -fileset sources_1
file mkdir G:/computer/RISC-V-CPU/risc-v/risc-v.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open G:/computer/RISC-V-CPU/risc-v/risc-v.srcs/sim_1/new/ALU_tb.v w ]
add_files -fileset sim_1 G:/computer/RISC-V-CPU/risc-v/risc-v.srcs/sim_1/new/ALU_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source ALU_tb.tcl
close_sim
launch_simulation
source ALU_tb.tcl
close_sim
launch_simulation
source ALU_tb.tcl
run 10 us
close_sim
launch_simulation
source ALU_tb.tcl
run 10 us
close [ open G:/computer/RISC-V-CPU/risc-v/risc-v.srcs/sources_1/new/IROM.v w ]
add_files G:/computer/RISC-V-CPU/risc-v/risc-v.srcs/sources_1/new/IROM.v
close [ open G:/computer/RISC-V-CPU/risc-v/risc-v.srcs/sources_1/new/PC.v w ]
add_files G:/computer/RISC-V-CPU/risc-v/risc-v.srcs/sources_1/new/PC.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open G:/computer/RISC-V-CPU/risc-v/risc-v.srcs/sim_1/new/PC_IROM.v w ]
add_files -fileset sim_1 G:/computer/RISC-V-CPU/risc-v/risc-v.srcs/sim_1/new/PC_IROM.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top PC_IROM [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
close_sim
launch_simulation
source PC_IROM.tcl
run 10 us
close_sim
launch_simulation
source PC_IROM.tcl
run 10 us
close_sim
launch_simulation
source PC_IROM.tcl
run 10 us
close_sim
launch_simulation
source PC_IROM.tcl
run 10 us
close_sim
launch_simulation
source PC_IROM.tcl
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ns
close_sim
launch_simulation
source PC_IROM.tcl
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
run 10 ns
run 10 ns
close [ open G:/computer/RISC-V-CPU/risc-v/risc-v.srcs/sources_1/new/IF_ID.v w ]
add_files G:/computer/RISC-V-CPU/risc-v/risc-v.srcs/sources_1/new/IF_ID.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open G:/computer/RISC-V-CPU/risc-v/risc-v.srcs/sim_1/new/IF_State_tb.v w ]
add_files -fileset sim_1 G:/computer/RISC-V-CPU/risc-v/risc-v.srcs/sim_1/new/IF_State_tb.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files G:/computer/RISC-V-CPU/risc-v/risc-v.srcs/sim_1/new/PC_IROM.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 G:/computer/RISC-V-CPU/risc-v/risc-v.srcs/sim_1/new/PC_IROM.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse G:/computer/RISC-V-CPU/risc-v/risc-v.srcs/sim_1/new/PC_IROM_tb.v
update_compile_order -fileset sim_1
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top IF_State_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source IF_State_tb.tcl
run 10 ns
close_sim
launch_simulation
source IF_State_tb.tcl
close_sim
