// Seed: 1006125402
`timescale 1ps / 1ps
`define pp_6 0
`define pp_7 0
module module_0 (
    output id_0,
    input logic id_1,
    input id_2,
    input logic id_3
    , id_6,
    output logic id_4,
    output id_5
);
  assign id_5 = 1;
  assign id_5 = 1;
  assign id_4 = 1;
  assign id_6 = id_2;
  logic id_7;
  assign id_0 = 1;
endmodule
