$date
	Wed Sep 23 19:25:52 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 3 ! light [2:0] $end
$var reg 1 " clk $end
$scope module DUT $end
$var wire 1 " clk $end
$var reg 3 # light [2:0] $end
$var reg 2 $ state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
bx #
0"
bx !
$end
#5
b100 !
b100 #
b0 $
1"
#10
0"
#15
b10 !
b10 #
b1 $
1"
#20
0"
#25
b1 !
b1 #
b10 $
1"
#30
0"
#35
b100 !
b100 #
b0 $
1"
#40
0"
#45
b10 !
b10 #
b1 $
1"
#50
0"
#55
b1 !
b1 #
b10 $
1"
#60
0"
#65
b100 !
b100 #
b0 $
1"
#70
0"
#75
b10 !
b10 #
b1 $
1"
#80
0"
#85
b1 !
b1 #
b10 $
1"
#90
0"
#95
b100 !
b100 #
b0 $
1"
#100
0"
