<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="DMA Channel 0 Control and Status"><meta name="keywords" content="rust, rustlang, rust-lang, ch_ctrl_trig"><title>rp2040_pac::dma::ch::ch_ctrl_trig - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../../storage.js"></script><script defer src="../../../../main.js"></script><noscript><link rel="stylesheet" href="../../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../../favicon.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../../../rp2040_pac/index.html"><div class="logo-container"><img class="rust-logo" src="../../../../rust-logo.svg" alt="logo"></div></a><h2 class="location"></h2></nav><nav class="sidebar"><a class="sidebar-logo" href="../../../../rp2040_pac/index.html"><div class="logo-container"><img class="rust-logo" src="../../../../rust-logo.svg" alt="logo"></div></a><h2 class="location"><a href="#">Module ch_ctrl_trig</a></h2><div class="sidebar-elems"><section><div class="block"><ul><li><a href="#structs">Structs</a></li><li><a href="#enums">Enums</a></li></ul></div></section></div></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../../../rp2040_pac/index.html"><img class="rust-logo" src="../../../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><button type="button">?</button></div><div id="settings-menu" tabindex="-1"><a href="../../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../../wheel.svg"></a></div></div></form></nav></div><section id="main-content" class="content"><div class="main-heading"><h1 class="fqn"><span class="in-band">Module <a href="../../../index.html">rp2040_pac</a>::<wbr><a href="../../index.html">dma</a>::<wbr><a href="../index.html">ch</a>::<wbr><a class="mod" href="#">ch_ctrl_trig</a><button id="copy-path" onclick="copy_path(this)" title="Copy item path to clipboard"><img src="../../../../clipboard.svg" width="19" height="18" alt="Copy item path"></button></span></h1><span class="out-of-band"><a class="srclink" href="../../../../src/rp2040_pac/dma/ch/ch_ctrl_trig.rs.html#1-1528">source</a> · <a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span></div><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>DMA Channel 0 Control and Status</p>
</div></details><h2 id="structs" class="small-section-header"><a href="#structs">Structs</a></h2><div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.AHB_ERROR_R.html" title="rp2040_pac::dma::ch::ch_ctrl_trig::AHB_ERROR_R struct">AHB_ERROR_R</a></div><div class="item-right docblock-short"><p>Field <code>AHB_ERROR</code> reader - Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel halts when it encounters any bus error, and always raises its channel IRQ flag.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.BSWAP_R.html" title="rp2040_pac::dma::ch::ch_ctrl_trig::BSWAP_R struct">BSWAP_R</a></div><div class="item-right docblock-short"><p>Field <code>BSWAP</code> reader - Apply byte-swap transformation to DMA data.<br />
For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.BSWAP_W.html" title="rp2040_pac::dma::ch::ch_ctrl_trig::BSWAP_W struct">BSWAP_W</a></div><div class="item-right docblock-short"><p>Field <code>BSWAP</code> writer - Apply byte-swap transformation to DMA data.<br />
For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.BUSY_R.html" title="rp2040_pac::dma::ch::ch_ctrl_trig::BUSY_R struct">BUSY_R</a></div><div class="item-right docblock-short"><p>Field <code>BUSY</code> reader - This flag goes high when the channel starts a new transfer sequence, and low when the last transfer of that sequence completes. Clearing EN while BUSY is high pauses the channel, and BUSY will stay high while paused.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.CHAIN_TO_R.html" title="rp2040_pac::dma::ch::ch_ctrl_trig::CHAIN_TO_R struct">CHAIN_TO_R</a></div><div class="item-right docblock-short"><p>Field <code>CHAIN_TO</code> reader - When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = <em>(this channel)</em>.<br />
Reset value is 0, which means for channels 1 and above the default will be to chain to channel 0 - set this field to avoid this behaviour.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.CHAIN_TO_W.html" title="rp2040_pac::dma::ch::ch_ctrl_trig::CHAIN_TO_W struct">CHAIN_TO_W</a></div><div class="item-right docblock-short"><p>Field <code>CHAIN_TO</code> writer - When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = <em>(this channel)</em>.<br />
Reset value is 0, which means for channels 1 and above the default will be to chain to channel 0 - set this field to avoid this behaviour.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.CH_CTRL_TRIG_SPEC.html" title="rp2040_pac::dma::ch::ch_ctrl_trig::CH_CTRL_TRIG_SPEC struct">CH_CTRL_TRIG_SPEC</a></div><div class="item-right docblock-short"><p>DMA Channel 0 Control and Status</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.DATA_SIZE_R.html" title="rp2040_pac::dma::ch::ch_ctrl_trig::DATA_SIZE_R struct">DATA_SIZE_R</a></div><div class="item-right docblock-short"><p>Field <code>DATA_SIZE</code> reader - Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.DATA_SIZE_W.html" title="rp2040_pac::dma::ch::ch_ctrl_trig::DATA_SIZE_W struct">DATA_SIZE_W</a></div><div class="item-right docblock-short"><p>Field <code>DATA_SIZE</code> writer - Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.EN_R.html" title="rp2040_pac::dma::ch::ch_ctrl_trig::EN_R struct">EN_R</a></div><div class="item-right docblock-short"><p>Field <code>EN</code> reader - DMA Channel Enable.<br />
When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.EN_W.html" title="rp2040_pac::dma::ch::ch_ctrl_trig::EN_W struct">EN_W</a></div><div class="item-right docblock-short"><p>Field <code>EN</code> writer - DMA Channel Enable.<br />
When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.HIGH_PRIORITY_R.html" title="rp2040_pac::dma::ch::ch_ctrl_trig::HIGH_PRIORITY_R struct">HIGH_PRIORITY_R</a></div><div class="item-right docblock-short"><p>Field <code>HIGH_PRIORITY</code> reader - HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.HIGH_PRIORITY_W.html" title="rp2040_pac::dma::ch::ch_ctrl_trig::HIGH_PRIORITY_W struct">HIGH_PRIORITY_W</a></div><div class="item-right docblock-short"><p>Field <code>HIGH_PRIORITY</code> writer - HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.INCR_READ_R.html" title="rp2040_pac::dma::ch::ch_ctrl_trig::INCR_READ_R struct">INCR_READ_R</a></div><div class="item-right docblock-short"><p>Field <code>INCR_READ</code> reader - If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.INCR_READ_W.html" title="rp2040_pac::dma::ch::ch_ctrl_trig::INCR_READ_W struct">INCR_READ_W</a></div><div class="item-right docblock-short"><p>Field <code>INCR_READ</code> writer - If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.INCR_WRITE_R.html" title="rp2040_pac::dma::ch::ch_ctrl_trig::INCR_WRITE_R struct">INCR_WRITE_R</a></div><div class="item-right docblock-short"><p>Field <code>INCR_WRITE</code> reader - If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.INCR_WRITE_W.html" title="rp2040_pac::dma::ch::ch_ctrl_trig::INCR_WRITE_W struct">INCR_WRITE_W</a></div><div class="item-right docblock-short"><p>Field <code>INCR_WRITE</code> writer - If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.IRQ_QUIET_R.html" title="rp2040_pac::dma::ch::ch_ctrl_trig::IRQ_QUIET_R struct">IRQ_QUIET_R</a></div><div class="item-right docblock-short"><p>Field <code>IRQ_QUIET</code> reader - In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.IRQ_QUIET_W.html" title="rp2040_pac::dma::ch::ch_ctrl_trig::IRQ_QUIET_W struct">IRQ_QUIET_W</a></div><div class="item-right docblock-short"><p>Field <code>IRQ_QUIET</code> writer - In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.R.html" title="rp2040_pac::dma::ch::ch_ctrl_trig::R struct">R</a></div><div class="item-right docblock-short"><p>Register <code>CH_CTRL_TRIG</code> reader</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.READ_ERROR_R.html" title="rp2040_pac::dma::ch::ch_ctrl_trig::READ_ERROR_R struct">READ_ERROR_R</a></div><div class="item-right docblock-short"><p>Field <code>READ_ERROR</code> reader - If 1, the channel received a read bus error. Write one to clear.<br />
READ_ADDR shows the approximate address where the bus error was encountered (will not to be earlier, or more than 3 transfers later)</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.READ_ERROR_W.html" title="rp2040_pac::dma::ch::ch_ctrl_trig::READ_ERROR_W struct">READ_ERROR_W</a></div><div class="item-right docblock-short"><p>Field <code>READ_ERROR</code> writer - If 1, the channel received a read bus error. Write one to clear.<br />
READ_ADDR shows the approximate address where the bus error was encountered (will not to be earlier, or more than 3 transfers later)</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.RING_SEL_R.html" title="rp2040_pac::dma::ch::ch_ctrl_trig::RING_SEL_R struct">RING_SEL_R</a></div><div class="item-right docblock-short"><p>Field <code>RING_SEL</code> reader - Select whether RING_SIZE applies to read or write addresses.<br />
If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.RING_SEL_W.html" title="rp2040_pac::dma::ch::ch_ctrl_trig::RING_SEL_W struct">RING_SEL_W</a></div><div class="item-right docblock-short"><p>Field <code>RING_SEL</code> writer - Select whether RING_SIZE applies to read or write addresses.<br />
If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.RING_SIZE_R.html" title="rp2040_pac::dma::ch::ch_ctrl_trig::RING_SIZE_R struct">RING_SIZE_R</a></div><div class="item-right docblock-short"><p>Field <code>RING_SIZE</code> reader - Size of address wrap region. If 0, don’t wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.RING_SIZE_W.html" title="rp2040_pac::dma::ch::ch_ctrl_trig::RING_SIZE_W struct">RING_SIZE_W</a></div><div class="item-right docblock-short"><p>Field <code>RING_SIZE</code> writer - Size of address wrap region. If 0, don’t wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.SNIFF_EN_R.html" title="rp2040_pac::dma::ch::ch_ctrl_trig::SNIFF_EN_R struct">SNIFF_EN_R</a></div><div class="item-right docblock-short"><p>Field <code>SNIFF_EN</code> reader - If 1, this channel’s data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.SNIFF_EN_W.html" title="rp2040_pac::dma::ch::ch_ctrl_trig::SNIFF_EN_W struct">SNIFF_EN_W</a></div><div class="item-right docblock-short"><p>Field <code>SNIFF_EN</code> writer - If 1, this channel’s data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.TREQ_SEL_R.html" title="rp2040_pac::dma::ch::ch_ctrl_trig::TREQ_SEL_R struct">TREQ_SEL_R</a></div><div class="item-right docblock-short"><p>Field <code>TREQ_SEL</code> reader - Select a Transfer Request signal.<br />
The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system).<br />
0x0 to 0x3a -&gt; select DREQ n as TREQ</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.TREQ_SEL_W.html" title="rp2040_pac::dma::ch::ch_ctrl_trig::TREQ_SEL_W struct">TREQ_SEL_W</a></div><div class="item-right docblock-short"><p>Field <code>TREQ_SEL</code> writer - Select a Transfer Request signal.<br />
The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system).<br />
0x0 to 0x3a -&gt; select DREQ n as TREQ</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.W.html" title="rp2040_pac::dma::ch::ch_ctrl_trig::W struct">W</a></div><div class="item-right docblock-short"><p>Register <code>CH_CTRL_TRIG</code> writer</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.WRITE_ERROR_R.html" title="rp2040_pac::dma::ch::ch_ctrl_trig::WRITE_ERROR_R struct">WRITE_ERROR_R</a></div><div class="item-right docblock-short"><p>Field <code>WRITE_ERROR</code> reader - If 1, the channel received a write bus error. Write one to clear.<br />
WRITE_ADDR shows the approximate address where the bus error was encountered (will not to be earlier, or more than 5 transfers later)</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.WRITE_ERROR_W.html" title="rp2040_pac::dma::ch::ch_ctrl_trig::WRITE_ERROR_W struct">WRITE_ERROR_W</a></div><div class="item-right docblock-short"><p>Field <code>WRITE_ERROR</code> writer - If 1, the channel received a write bus error. Write one to clear.<br />
WRITE_ADDR shows the approximate address where the bus error was encountered (will not to be earlier, or more than 5 transfers later)</p>
</div></div></div><h2 id="enums" class="small-section-header"><a href="#enums">Enums</a></h2><div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.DATA_SIZE_A.html" title="rp2040_pac::dma::ch::ch_ctrl_trig::DATA_SIZE_A enum">DATA_SIZE_A</a></div><div class="item-right docblock-short"><p>Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.RING_SIZE_A.html" title="rp2040_pac::dma::ch::ch_ctrl_trig::RING_SIZE_A enum">RING_SIZE_A</a></div><div class="item-right docblock-short"><p>Size of address wrap region. If 0, don’t wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.TREQ_SEL_A.html" title="rp2040_pac::dma::ch::ch_ctrl_trig::TREQ_SEL_A enum">TREQ_SEL_A</a></div><div class="item-right docblock-short"><p>Select a Transfer Request signal.<br />
The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system).<br />
0x0 to 0x3a -&gt; select DREQ n as TREQ</p>
</div></div></div></section></div></main><div id="rustdoc-vars" data-root-path="../../../../" data-current-crate="rp2040_pac" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.64.0" ></div></body></html>