           
           Efinix FPGA Placement and Routing.
           Version: 2024.1.163 
           Compiled: Jun 25 2024.
           
           Copyright (C) 2013 - 2024 Efinix, Inc. All rights reserved.

           
           The Tool Is Based on VPR of University of Toronto,
           a free open source code under MIT license.
           
           
INFO     : Running Placement and Routing for Family "Trion", Device "T20Q144" ...
           
           ***** Beginning stage routing graph generation ... *****
INFO     : Read ipin pattern from C:/Efinity/2024.1/arch/./ipin_oph.xml
INFO     : Finished parsing ipin pattern file 'C:/Efinity/2024.1/arch/./ipin_oph.xdb'.
INFO     : Finished parsing switch_block file 'C:/Efinity/2024.1/arch/.\sb_connectivity_subset.xdb'.
INFO     : BuildGraph process took 5.68918 seconds.
INFO     : 	BuildGraph process took 5.57812 seconds (approximately) in total CPU time.
INFO     : BuildGraph process virtual memory usage: begin = 161.456 MB, end = 538.284 MB, delta = 376.828 MB
INFO     : 	BuildGraph process peak virtual memory usage = 542.932 MB
INFO     : BuildGraph process resident set memory usage: begin = 165.92 MB, end = 534.552 MB, delta = 368.632 MB
INFO     : 	BuildGraph process peak resident set memory usage = 538.948 MB
INFO     : check rr_graph process took 0.105738 seconds.
INFO     : 	check rr_graph process took 0.09375 seconds (approximately) in total CPU time.
INFO     : check rr_graph process virtual memory usage: begin = 576.308 MB, end = 576.308 MB, delta = 0 MB
INFO     : 	check rr_graph process peak virtual memory usage = 586.708 MB
INFO     : check rr_graph process resident set memory usage: begin = 572.508 MB, end = 572.56 MB, delta = 0.052 MB
INFO     : 	check rr_graph process peak resident set memory usage = 582.916 MB
INFO     : Generated 1177121 RR nodes and 4444951 RR edges
INFO     : This design has 0 global control net(s). See C:/Efinity/Embedded/Lab7/outflow\Lab5.route.rpt for details.
INFO     : Routing graph took 5.89082 seconds.
INFO     : 	Routing graph took 5.75 seconds (approximately) in total CPU time.
INFO     : Routing graph virtual memory usage: begin = 160.136 MB, end = 536.128 MB, delta = 375.992 MB
INFO     : 	Routing graph peak virtual memory usage = 586.708 MB
INFO     : Routing graph resident set memory usage: begin = 164.944 MB, end = 532.572 MB, delta = 367.628 MB
INFO     : 	Routing graph peak resident set memory usage = 582.916 MB
           ***** Ending stage routing graph generation *****
           
           ***** Beginning stage routing ... *****
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:54] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:54] set_output_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:54] Unable to run 'set_output_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:55] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:55] set_output_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:55] Unable to run 'set_output_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:56] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:56] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:56] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:57] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:57] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:57] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'jtag_inst1_RESET'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:58] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:58] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:58] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'jtag_inst1_RESET'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:59] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:59] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:59] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:60] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:60] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:60] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:61] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:61] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:61] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'jtag_inst1_UPDATE'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:62] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:62] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:62] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'jtag_inst1_UPDATE'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:63] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:63] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:63] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:64] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:64] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:64] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:65] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:65] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:65] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:73] No clocks matched 'jtag_inst2_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:73] set_output_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:73] Unable to run 'set_output_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:74] No clocks matched 'jtag_inst2_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:74] set_output_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:74] Unable to run 'set_output_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:75] No clocks matched 'jtag_inst2_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:75] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:75] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:76] No clocks matched 'jtag_inst2_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:76] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:76] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:77] No clocks matched 'jtag_inst2_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:77] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:77] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:78] No clocks matched 'jtag_inst2_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:78] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:78] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:79] No clocks matched 'jtag_inst2_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:79] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:79] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:80] No clocks matched 'jtag_inst2_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:80] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:80] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:81] No clocks matched 'jtag_inst2_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:81] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:81] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:82] No clocks matched 'jtag_inst2_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:82] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:82] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:83] No clocks matched 'jtag_inst2_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:83] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:83] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:84] No clocks matched 'jtag_inst2_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:84] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:84] Unable to run 'set_input_delay' constraint due to warnings found
INFO     : SDC file 'C:/Efinity/Embedded/Lab7/Lab5.pt.sdc' parsed successfully.
INFO     : 1 clocks (including virtual clocks), 2 inputs and 6 outputs were constrained.
INFO     :  ---------      -------     --------------      -------------
INFO     :  Iteration      Overuse     Crit Path (ns)      Calc Time (s)
INFO     :  ---------      -------     --------------      -------------
INFO     :          1        24901              15.65               4.29
INFO     :          2         2828              18.72               3.49
INFO     :          3          601              20.75                  3
INFO     :          4           27              20.75               2.09
INFO     :          5            0              20.75              0.881
           
INFO     : Successfully routed netlist after 5 routing iterations and 57333224 heapops
INFO     : Completed net delay value cross check successfully.
           ***** Beginning stage routing check ... *****
           ***** Ending stage routing check *****
           
INFO     : Serial number (magic cookie) for the routing is: 177818783
INFO     : Netlist fully routed.
INFO     : Successfully created FPGA route file 'C:/Efinity/Embedded/Lab7/outflow/Lab5.route'
INFO     : Routing took 15.6526 seconds.
INFO     : 	Routing took 15.4688 seconds (approximately) in total CPU time.
INFO     : Routing virtual memory usage: begin = 536.128 MB, end = 564.88 MB, delta = 28.752 MB
INFO     : 	Routing peak virtual memory usage = 713.648 MB
INFO     : Routing resident set memory usage: begin = 532.572 MB, end = 557.816 MB, delta = 25.244 MB
INFO     : 	Routing peak resident set memory usage = 686.888 MB
           ***** Ending stage routing *****
           
           ***** Beginning stage final timing analysis ... *****
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:54] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:54] set_output_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:54] Unable to run 'set_output_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:55] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:55] set_output_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:55] Unable to run 'set_output_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:56] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:56] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:56] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:57] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:57] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:57] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'jtag_inst1_RESET'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:58] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:58] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:58] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'jtag_inst1_RESET'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:59] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:59] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:59] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:60] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:60] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:60] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:61] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:61] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:61] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'jtag_inst1_UPDATE'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:62] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:62] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:62] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'jtag_inst1_UPDATE'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:63] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:63] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:63] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:64] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:64] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:64] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:65] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:65] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:65] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:73] No clocks matched 'jtag_inst2_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:73] set_output_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:73] Unable to run 'set_output_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:74] No clocks matched 'jtag_inst2_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:74] set_output_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:74] Unable to run 'set_output_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:75] No clocks matched 'jtag_inst2_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:75] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:75] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:76] No clocks matched 'jtag_inst2_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:76] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:76] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:77] No clocks matched 'jtag_inst2_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:77] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:77] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:78] No clocks matched 'jtag_inst2_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:78] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:78] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:79] No clocks matched 'jtag_inst2_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:79] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:79] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:80] No clocks matched 'jtag_inst2_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:80] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:80] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:81] No clocks matched 'jtag_inst2_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:81] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:81] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:82] No clocks matched 'jtag_inst2_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:82] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:82] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:83] No clocks matched 'jtag_inst2_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:83] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:83] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:84] No clocks matched 'jtag_inst2_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:84] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab7/Lab5.pt.sdc:84] Unable to run 'set_input_delay' constraint due to warnings found
INFO     : SDC file 'C:/Efinity/Embedded/Lab7/Lab5.pt.sdc' parsed successfully.
INFO     : 1 clocks (including virtual clocks), 2 inputs and 6 outputs were constrained.
Maximum possible analyzed clocks frequency
 Clock Name  Period (ns)  Frequency (MHz)     Edge
io_systemClk    20.872        47.911         (R-R)

Geomean max period: 20.872

Setup (Max) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
  io_systemClk     io_systemClk        50.000           29.128           (R-R)

Hold (Min) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
  io_systemClk     io_systemClk        0.000            0.086            (R-R)

INFO     : Write Timing Report to "C:/Efinity/Embedded/Lab7/outflow\Lab5.timing.rpt" ...
INFO     : final timing analysis took 1.34068 seconds.
INFO     : 	final timing analysis took 1.1875 seconds (approximately) in total CPU time.
INFO     : final timing analysis virtual memory usage: begin = 552.26 MB, end = 597.112 MB, delta = 44.852 MB
INFO     : 	final timing analysis peak virtual memory usage = 713.648 MB
INFO     : final timing analysis resident set memory usage: begin = 547.52 MB, end = 586.16 MB, delta = 38.64 MB
INFO     : 	final timing analysis peak resident set memory usage = 686.888 MB
           ***** Ending stage final timing analysis *****
           
           ***** Beginning stage bitstream generation ... *****
INFO     : Reading core interface constraints file "C:/Efinity/Embedded/Lab7/outflow/Lab5.interface.csv"
INFO     : Successfully read core interface constraints file "C:/Efinity/Embedded/Lab7/outflow/Lab5.interface.csv"
INFO     : Finished writing bitstream file C:/Efinity/Embedded/Lab7/work_pnr\Lab5.lbf.
INFO     : Bitstream generation took 0.760421 seconds.
INFO     : 	Bitstream generation took 0.75 seconds (approximately) in total CPU time.
INFO     : Bitstream generation virtual memory usage: begin = 597.112 MB, end = 625.884 MB, delta = 28.772 MB
INFO     : 	Bitstream generation peak virtual memory usage = 713.648 MB
INFO     : Bitstream generation resident set memory usage: begin = 586.188 MB, end = 615.88 MB, delta = 29.692 MB
INFO     : 	Bitstream generation peak resident set memory usage = 686.888 MB
           ***** Ending stage bitstream generation *****
           
INFO     : The entire flow of EFX_PNR took 57.4067 seconds.
INFO     : 	The entire flow of EFX_PNR took 70.6094 seconds (approximately) in total CPU time.
INFO     : The entire flow of EFX_PNR virtual memory usage: begin = 4.488 MB, end = 77.728 MB, delta = 73.24 MB
INFO     : 	The entire flow of EFX_PNR peak virtual memory usage = 713.648 MB
INFO     : The entire flow of EFX_PNR resident set memory usage: begin = 13.012 MB, end = 83.428 MB, delta = 70.416 MB
INFO     : 	The entire flow of EFX_PNR peak resident set memory usage = 686.888 MB
