#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Oct 22 16:49:01 2021
# Process ID: 1372
# Current directory: /home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.runs/design_1_packet_detector_SSR1_0_0_synth_1
# Command line: vivado -log design_1_packet_detector_SSR1_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_packet_detector_SSR1_0_0.tcl
# Log file: /home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.runs/design_1_packet_detector_SSR1_0_0_synth_1/design_1_packet_detector_SSR1_0_0.vds
# Journal file: /home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.runs/design_1_packet_detector_SSR1_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_packet_detector_SSR1_0_0.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/srcs/ip/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rafael/Documents/MIMORPH/MIMORPH/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_packet_detector_SSR1_0_0 -part xczu28dr-ffvg1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2020.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2373 
load diablo GTM unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2369.953 ; gain = 142.684 ; free physical = 14364 ; free virtual = 66309
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_packet_detector_SSR1_0_0' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_packet_detector_SSR1_0_0/synth/design_1_packet_detector_SSR1_0_0.vhd:110]
	Parameter C_M01_AXIS_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_M02_AXIS_TDATA_WIDTH bound to: 80 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S01_AXIS_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter I_BITS bound to: 16 - type: integer 
	Parameter SSR bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'packet_detector_SSR1_v1_0' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:5' bound to instance 'U0' of component 'packet_detector_SSR1_v1_0' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_packet_detector_SSR1_0_0/synth/design_1_packet_detector_SSR1_0_0.vhd:243]
INFO: [Synth 8-638] synthesizing module 'packet_detector_SSR1_v1_0' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:96]
	Parameter I_BITS bound to: 16 - type: integer 
	Parameter SSR bound to: 1 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S01_AXIS_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M01_AXIS_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M02_AXIS_TDATA_WIDTH bound to: 80 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'packet_detector_SSR1_v1_0_S00_AXI' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0_S00_AXI.vhd:5' bound to instance 'packet_detector_SSR1_v1_0_S00_AXI_inst' of component 'packet_detector_SSR1_v1_0_S00_AXI' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:198]
INFO: [Synth 8-638] synthesizing module 'packet_detector_SSR1_v1_0_S00_AXI' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0_S00_AXI.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0_S00_AXI.vhd:225]
INFO: [Synth 8-226] default block is never used [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0_S00_AXI.vhd:355]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0_S00_AXI.vhd:223]
INFO: [Synth 8-256] done synthesizing module 'packet_detector_SSR1_v1_0_S00_AXI' (1#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0_S00_AXI.vhd:87]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:254]
INFO: [Synth 8-638] synthesizing module 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:26]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "NO" *) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:27]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'vt_single_sync' (2#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:26]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:254]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:254]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:254]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:254]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:254]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:254]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:254]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:254]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:254]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:254]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:254]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:254]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:254]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:254]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:254]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:254]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:254]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:254]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:254]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:254]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:254]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:254]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:254]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:254]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:254]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:254]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:254]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:254]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:254]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:254]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:254]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:270]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:270]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:270]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:270]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:270]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:270]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:270]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:270]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:270]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:270]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:270]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:270]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:270]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:270]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:270]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:270]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:270]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:270]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:270]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:270]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:270]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:270]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:270]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:270]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:270]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:270]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:270]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:270]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:270]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:270]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:270]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:270]
	Parameter I_BITS bound to: 16 - type: integer 
	Parameter SSR bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'packet_detector_v3_SSR1' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/packet_detector_v3_SSR1.vhd:27' bound to instance 'pd_inst' of component 'packet_detector_v3_SSR1' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:283]
INFO: [Synth 8-638] synthesizing module 'packet_detector_v3_SSR1' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/packet_detector_v3_SSR1.vhd:62]
	Parameter I_BITS bound to: 16 - type: integer 
	Parameter SSR bound to: 1 - type: integer 
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/packet_detector_v3_SSR1.vhd:121]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/packet_detector_v3_SSR1.vhd:122]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/packet_detector_v3_SSR1.vhd:123]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/packet_detector_v3_SSR1.vhd:141]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/packet_detector_v3_SSR1.vhd:142]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/packet_detector_v3_SSR1.vhd:143]
INFO: [Synth 8-226] default block is never used [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/packet_detector_v3_SSR1.vhd:643]
INFO: [Synth 8-4471] merging register 'o_data_TVALID_2_reg' into 'o_data_TVALID_reg' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/packet_detector_v3_SSR1.vhd:703]
WARNING: [Synth 8-6014] Unused sequential element o_data_TVALID_2_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/packet_detector_v3_SSR1.vhd:703]
WARNING: [Synth 8-3936] Found unconnected internal register 'b8_m_n2_reg' and it is trimmed from '65' to '64' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/packet_detector_v3_SSR1.vhd:614]
INFO: [Synth 8-4471] merging register 'o_data_TLAST_2_reg' into 'o_data_TLAST_reg' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/packet_detector_v3_SSR1.vhd:704]
WARNING: [Synth 8-6014] Unused sequential element o_data_TLAST_2_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/packet_detector_v3_SSR1.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'packet_detector_v3_SSR1' (3#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/packet_detector_v3_SSR1.vhd:62]
INFO: [Synth 8-4471] merging register 'm01_axis_tvalid_reg' into 'm00_axis_tvalid_reg' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:337]
INFO: [Synth 8-4471] merging register 'm01_axis_tlast_reg' into 'm00_axis_tlast_reg' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:338]
WARNING: [Synth 8-6014] Unused sequential element m01_axis_tvalid_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:337]
WARNING: [Synth 8-6014] Unused sequential element m01_axis_tlast_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:338]
INFO: [Synth 8-4471] merging register 's01_axis_tready_reg' into 's00_axis_tready_reg' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:323]
WARNING: [Synth 8-6014] Unused sequential element s01_axis_tready_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:323]
INFO: [Synth 8-256] done synthesizing module 'packet_detector_SSR1_v1_0' (4#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/hdl/packet_detector_SSR1_v1_0.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'design_1_packet_detector_SSR1_0_0' (5#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_packet_detector_SSR1_0_0/synth/design_1_packet_detector_SSR1_0_0.vhd:110]
WARNING: [Synth 8-3331] design packet_detector_v3_SSR1 has unconnected port o_data_TREADY
WARNING: [Synth 8-3331] design packet_detector_v3_SSR1 has unconnected port o_data_TREADY_2
WARNING: [Synth 8-3331] design packet_detector_SSR1_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design packet_detector_SSR1_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design packet_detector_SSR1_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design packet_detector_SSR1_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design packet_detector_SSR1_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design packet_detector_SSR1_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design packet_detector_SSR1_v1_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design packet_detector_SSR1_v1_0 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design packet_detector_SSR1_v1_0 has unconnected port s01_axis_tstrb[1]
WARNING: [Synth 8-3331] design packet_detector_SSR1_v1_0 has unconnected port s01_axis_tstrb[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2472.672 ; gain = 245.402 ; free physical = 13574 ; free virtual = 65492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2490.484 ; gain = 263.215 ; free physical = 13516 ; free virtual = 65434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2490.484 ; gain = 263.215 ; free physical = 13516 ; free virtual = 65434
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_packet_detector_SSR1_0_0/src/constraints.xdc] for cell 'U0'
Finished Parsing XDC File [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_packet_detector_SSR1_0_0/src/constraints.xdc] for cell 'U0'
Parsing XDC File [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.runs/design_1_packet_detector_SSR1_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.runs/design_1_packet_detector_SSR1_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2747.828 ; gain = 0.000 ; free physical = 13062 ; free virtual = 65039
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2774.641 ; gain = 26.812 ; free physical = 12964 ; free virtual = 64958
load diablo GTM unisim library
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2774.641 ; gain = 547.371 ; free physical = 14235 ; free virtual = 66164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2774.641 ; gain = 547.371 ; free physical = 14234 ; free virtual = 66163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.runs/design_1_packet_detector_SSR1_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2774.641 ; gain = 547.371 ; free physical = 14224 ; free virtual = 66153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2774.641 ; gain = 547.371 ; free physical = 20013 ; free virtual = 71940
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |packet_detector_v3_SSR1__GB0   |           1|     22312|
|2     |packet_detector_v3_SSR1__GB1   |           1|     17466|
|3     |packet_detector_v3_SSR1__GB2   |           1|     17308|
|4     |packet_detector_v3_SSR1__GB3   |           1|     14513|
|5     |packet_detector_SSR1_v1_0__GC0 |           1|      1017|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 1     
	   3 Input     49 Bit       Adders := 1     
	   2 Input     48 Bit       Adders := 1     
	   4 Input     41 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               80 Bit    Registers := 1     
	               64 Bit    Registers := 8     
	               48 Bit    Registers := 1     
	               41 Bit    Registers := 12    
	               33 Bit    Registers := 1539  
	               32 Bit    Registers := 532   
	               16 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 66    
	                1 Bit    Registers := 37    
+---Multipliers : 
	                32x32  Multipliers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module packet_detector_v3_SSR1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 1     
	   3 Input     49 Bit       Adders := 1     
	   2 Input     48 Bit       Adders := 1     
	   4 Input     41 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               80 Bit    Registers := 1     
	               64 Bit    Registers := 8     
	               48 Bit    Registers := 1     
	               41 Bit    Registers := 12    
	               33 Bit    Registers := 1539  
	               32 Bit    Registers := 527   
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Multipliers : 
	                32x32  Multipliers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module packet_detector_SSR1_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module vt_single_sync__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__26 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__27 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__28 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__29 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__30 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__31 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__32 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__33 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__34 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__35 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__36 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__37 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__38 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__39 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__40 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__41 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__42 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__43 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__44 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__45 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__46 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__47 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__48 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__49 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__50 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__51 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__52 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__53 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__54 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__55 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__56 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__57 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__58 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__59 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__60 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__61 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__62 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__63 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module packet_detector_SSR1_v1_0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'b0_INPUT_SR_reg[0][31:0]' into 'b0_INPUT_SR_reg[0][31:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/packet_detector_v3_SSR1.vhd:183]
INFO: [Synth 8-4471] merging register 'b0_INPUT_SR_reg[511][31:0]' into 'b0_INPUT_SR_reg[511][31:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/packet_detector_v3_SSR1.vhd:183]
INFO: [Synth 8-4471] merging register 'b0_INPUT_SR_reg[511][31:0]' into 'b0_INPUT_SR_reg[511][31:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/packet_detector_v3_SSR1.vhd:183]
INFO: [Synth 8-4471] merging register 'b0_INPUT_SR_reg[512][31:0]' into 'b0_INPUT_SR_reg[512][31:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/packet_detector_v3_SSR1.vhd:183]
INFO: [Synth 8-4471] merging register 'b0_INPUT_SR_reg[512][31:0]' into 'b0_INPUT_SR_reg[512][31:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/packet_detector_v3_SSR1.vhd:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'b0_INPUT_SR_reg[0]' and it is trimmed from '32' to '16' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/packet_detector_v3_SSR1.vhd:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/packet_detector_v3_SSR1.vhd:602]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/packet_detector_v3_SSR1.vhd:437]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/packet_detector_v3_SSR1.vhd:435]
WARNING: [Synth 8-6014] Unused sequential element b4_c_n2_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/packet_detector_v3_SSR1.vhd:437]
WARNING: [Synth 8-6014] Unused sequential element b4_c_n2_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/packet_detector_v3_SSR1.vhd:437]
WARNING: [Synth 8-6014] Unused sequential element b4_c_n20 was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/packet_detector_v3_SSR1.vhd:437]
WARNING: [Synth 8-6014] Unused sequential element b4_c_n20 was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/packet_detector_v3_SSR1.vhd:437]
WARNING: [Synth 8-6014] Unused sequential element b4_c_n2_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/packet_detector_v3_SSR1.vhd:437]
WARNING: [Synth 8-6014] Unused sequential element b4_c_n2_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/packet_detector_v3_SSR1.vhd:437]
DSP Report: Generating DSP b7_p_n10, operation Mode is: A*B.
DSP Report: operator b7_p_n10 is absorbed into DSP b7_p_n10.
DSP Report: operator b7_p_n10 is absorbed into DSP b7_p_n10.
DSP Report: Generating DSP b7_p_n1_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register b7_p_n1_reg is absorbed into DSP b7_p_n1_reg.
DSP Report: operator b7_p_n10 is absorbed into DSP b7_p_n1_reg.
DSP Report: operator b7_p_n10 is absorbed into DSP b7_p_n1_reg.
DSP Report: Generating DSP b7_p_n10, operation Mode is: A*B.
DSP Report: operator b7_p_n10 is absorbed into DSP b7_p_n10.
DSP Report: operator b7_p_n10 is absorbed into DSP b7_p_n10.
DSP Report: Generating DSP b7_p_n1_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register b7_p_n1_reg is absorbed into DSP b7_p_n1_reg.
DSP Report: operator b7_p_n10 is absorbed into DSP b7_p_n1_reg.
DSP Report: operator b7_p_n10 is absorbed into DSP b7_p_n1_reg.
DSP Report: Generating DSP FG_1[0].b1_oper3_reg, operation Mode is: (A''*B2)'.
DSP Report: register FG_1[0].b1_oper1_reg is absorbed into DSP FG_1[0].b1_oper3_reg.
DSP Report: register b0_INPUT_SR_reg[511] is absorbed into DSP FG_1[0].b1_oper3_reg.
DSP Report: register b0_INPUT_SR_reg[512] is absorbed into DSP FG_1[0].b1_oper3_reg.
DSP Report: register FG_1[0].b1_oper3_reg is absorbed into DSP FG_1[0].b1_oper3_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[0].b1_oper3_reg.
DSP Report: Generating DSP FG_1[0].b1_r_x_rDc_r_q_reg[0], operation Mode is: (PCIN-(A''*B2)')'.
DSP Report: register b0_INPUT_SR_reg[0] is absorbed into DSP FG_1[0].b1_r_x_rDc_r_q_reg[0].
DSP Report: register FG_1[0].b1_oper1_reg is absorbed into DSP FG_1[0].b1_r_x_rDc_r_q_reg[0].
DSP Report: register FG_1[0].b1_oper1_reg is absorbed into DSP FG_1[0].b1_r_x_rDc_r_q_reg[0].
DSP Report: register FG_1[0].b1_r_x_rDc_r_q_reg[0] is absorbed into DSP FG_1[0].b1_r_x_rDc_r_q_reg[0].
DSP Report: register FG_1[0].b1_oper4_reg is absorbed into DSP FG_1[0].b1_r_x_rDc_r_q_reg[0].
DSP Report: operator p_1_out is absorbed into DSP FG_1[0].b1_r_x_rDc_r_q_reg[0].
DSP Report: operator p_0_out is absorbed into DSP FG_1[0].b1_r_x_rDc_r_q_reg[0].
DSP Report: Generating DSP b4_c_n20, operation Mode is: A2*B2.
DSP Report: register b4_c_n20 is absorbed into DSP b4_c_n20.
DSP Report: register b4_c_n20 is absorbed into DSP b4_c_n20.
DSP Report: operator b4_c_n20 is absorbed into DSP b4_c_n20.
DSP Report: operator b4_c_n20 is absorbed into DSP b4_c_n20.
DSP Report: Generating DSP b4_c_n2_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register b4_c_n2_reg is absorbed into DSP b4_c_n2_reg.
DSP Report: register b4_c_n2_reg is absorbed into DSP b4_c_n2_reg.
DSP Report: register b4_c_n2_reg is absorbed into DSP b4_c_n2_reg.
DSP Report: operator b4_c_n20 is absorbed into DSP b4_c_n2_reg.
DSP Report: operator b4_c_n20 is absorbed into DSP b4_c_n2_reg.
DSP Report: Generating DSP b4_c_n20, operation Mode is: A2*B2.
DSP Report: register b4_c_n20 is absorbed into DSP b4_c_n20.
DSP Report: register b4_c_n20 is absorbed into DSP b4_c_n20.
DSP Report: operator b4_c_n20 is absorbed into DSP b4_c_n20.
DSP Report: operator b4_c_n20 is absorbed into DSP b4_c_n20.
DSP Report: Generating DSP b4_c_n2_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register b4_c_n2_reg is absorbed into DSP b4_c_n2_reg.
DSP Report: register b4_c_n2_reg is absorbed into DSP b4_c_n2_reg.
DSP Report: register b4_c_n2_reg is absorbed into DSP b4_c_n2_reg.
DSP Report: operator b4_c_n20 is absorbed into DSP b4_c_n2_reg.
DSP Report: operator b4_c_n20 is absorbed into DSP b4_c_n2_reg.
DSP Report: Generating DSP b4_c_n10, operation Mode is: A*B.
DSP Report: operator b4_c_n10 is absorbed into DSP b4_c_n10.
DSP Report: operator b4_c_n10 is absorbed into DSP b4_c_n10.
DSP Report: Generating DSP b4_c_n1_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register b4_c_n1_reg is absorbed into DSP b4_c_n1_reg.
DSP Report: operator b4_c_n10 is absorbed into DSP b4_c_n1_reg.
DSP Report: operator b4_c_n10 is absorbed into DSP b4_c_n1_reg.
DSP Report: Generating DSP b4_c_n10, operation Mode is: A*B.
DSP Report: operator b4_c_n10 is absorbed into DSP b4_c_n10.
DSP Report: operator b4_c_n10 is absorbed into DSP b4_c_n10.
DSP Report: Generating DSP b4_c_n1_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register b4_c_n1_reg is absorbed into DSP b4_c_n1_reg.
DSP Report: operator b4_c_n10 is absorbed into DSP b4_c_n1_reg.
DSP Report: operator b4_c_n10 is absorbed into DSP b4_c_n1_reg.
DSP Report: Generating DSP FG_1[0].b1_oper1_reg, operation Mode is: (A''*B2)'.
DSP Report: register FG_1[0].b1_oper1_reg is absorbed into DSP FG_1[0].b1_oper1_reg.
DSP Report: register FG_1[0].b1_oper1_reg is absorbed into DSP FG_1[0].b1_oper1_reg.
DSP Report: register FG_1[0].b1_oper1_reg is absorbed into DSP FG_1[0].b1_oper1_reg.
DSP Report: register FG_1[0].b1_oper1_reg is absorbed into DSP FG_1[0].b1_oper1_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[0].b1_oper1_reg.
DSP Report: Generating DSP FG_1[0].b1_r_x_rDc_r_i_reg[0], operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register b0_INPUT_SR_reg[0] is absorbed into DSP FG_1[0].b1_r_x_rDc_r_i_reg[0].
DSP Report: register b0_INPUT_SR_reg[511] is absorbed into DSP FG_1[0].b1_r_x_rDc_r_i_reg[0].
DSP Report: register b0_INPUT_SR_reg[512] is absorbed into DSP FG_1[0].b1_r_x_rDc_r_i_reg[0].
DSP Report: register FG_1[0].b1_r_x_rDc_r_i_reg[0] is absorbed into DSP FG_1[0].b1_r_x_rDc_r_i_reg[0].
DSP Report: register FG_1[0].b1_oper2_reg is absorbed into DSP FG_1[0].b1_r_x_rDc_r_i_reg[0].
DSP Report: operator p_0_out is absorbed into DSP FG_1[0].b1_r_x_rDc_r_i_reg[0].
DSP Report: operator p_0_out is absorbed into DSP FG_1[0].b1_r_x_rDc_r_i_reg[0].
INFO: [Synth 8-4471] merging register 'b0_INPUT_SR_reg[511][31:0]' into 'b0_INPUT_SR_reg[511][31:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/packet_detector_v3_SSR1.vhd:183]
INFO: [Synth 8-4471] merging register 'b0_INPUT_SR_reg[512][31:0]' into 'b0_INPUT_SR_reg[512][31:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/packet_detector_v3_SSR1.vhd:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'b0_INPUT_SR_reg[512]' and it is trimmed from '32' to '16' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/packet_detector_v3_SSR1.vhd:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'b0_INPUT_SR_reg[511]' and it is trimmed from '32' to '16' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/8938/src/packet_detector_v3_SSR1.vhd:183]
DSP Report: Generating DSP FG_5[0].b5_oper1_reg, operation Mode is: (A''*B'')'.
DSP Report: register b0_INPUT_SR_reg[511] is absorbed into DSP FG_5[0].b5_oper1_reg.
DSP Report: register b0_INPUT_SR_reg[512] is absorbed into DSP FG_5[0].b5_oper1_reg.
DSP Report: register b0_INPUT_SR_reg[511] is absorbed into DSP FG_5[0].b5_oper1_reg.
DSP Report: register b0_INPUT_SR_reg[512] is absorbed into DSP FG_5[0].b5_oper1_reg.
DSP Report: register FG_5[0].b5_oper1_reg is absorbed into DSP FG_5[0].b5_oper1_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_5[0].b5_oper1_reg.
DSP Report: Generating DSP FG_5[0].b5_rD_x_rDc_reg[0], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register FG_5[0].b5_rD_x_rDc_reg[0] is absorbed into DSP FG_5[0].b5_rD_x_rDc_reg[0].
DSP Report: register FG_5[0].b5_rD_x_rDc_reg[0] is absorbed into DSP FG_5[0].b5_rD_x_rDc_reg[0].
DSP Report: register FG_5[0].b5_rD_x_rDc_reg[0] is absorbed into DSP FG_5[0].b5_rD_x_rDc_reg[0].
DSP Report: register FG_5[0].b5_rD_x_rDc_reg[0] is absorbed into DSP FG_5[0].b5_rD_x_rDc_reg[0].
DSP Report: register FG_5[0].b5_rD_x_rDc_reg[0] is absorbed into DSP FG_5[0].b5_rD_x_rDc_reg[0].
DSP Report: register FG_5[0].b5_oper2_reg is absorbed into DSP FG_5[0].b5_rD_x_rDc_reg[0].
DSP Report: operator p_0_out is absorbed into DSP FG_5[0].b5_rD_x_rDc_reg[0].
DSP Report: operator p_0_out is absorbed into DSP FG_5[0].b5_rD_x_rDc_reg[0].
WARNING: [Synth 8-3331] design packet_detector_SSR1_v1_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design packet_detector_SSR1_v1_0 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design packet_detector_SSR1_v1_0 has unconnected port s01_axis_tstrb[1]
WARNING: [Synth 8-3331] design packet_detector_SSR1_v1_0 has unconnected port s01_axis_tstrb[0]
WARNING: [Synth 8-3331] design packet_detector_SSR1_v1_0 has unconnected port m02_axis_tready
INFO: [Synth 8-3886] merging instance 'U0/pd_insti_1/b4_c_n20__33' (FDRE) to 'U0/pd_insti_1/FG_3[0].b2_r_acc_q_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'U0/pd_insti_1/b4_c_n20__15' (FDRE) to 'U0/pd_insti_1/FG_3[0].b2_r_acc_q_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'U0/pd_insti_1/b4_c_n20__14' (FDRE) to 'U0/pd_insti_1/FG_3[0].b2_r_acc_q_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'U0/pd_insti_1/b4_c_n20__13' (FDRE) to 'U0/pd_insti_1/FG_3[0].b2_r_acc_q_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'U0/pd_insti_1/b4_c_n20__12' (FDRE) to 'U0/pd_insti_1/FG_3[0].b2_r_acc_q_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'U0/pd_insti_1/b4_c_n20__11' (FDRE) to 'U0/pd_insti_1/FG_3[0].b2_r_acc_q_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'U0/pd_insti_1/b4_c_n20__10' (FDRE) to 'U0/pd_insti_1/FG_3[0].b2_r_acc_q_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'U0/pd_insti_1/b4_c_n20__9' (FDRE) to 'U0/pd_insti_1/FG_3[0].b2_r_acc_q_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'U0/pd_insti_1/b4_c_n20__8' (FDRE) to 'U0/pd_insti_1/FG_3[0].b2_r_acc_q_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'U0/pd_insti_1/b4_c_n20__7' (FDRE) to 'U0/pd_insti_1/FG_3[0].b2_r_acc_q_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'U0/pd_insti_1/b4_c_n20__6' (FDRE) to 'U0/pd_insti_1/FG_3[0].b2_r_acc_q_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'U0/pd_insti_1/b4_c_n20__5' (FDRE) to 'U0/pd_insti_1/FG_3[0].b2_r_acc_q_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'U0/pd_insti_1/b4_c_n20__4' (FDRE) to 'U0/pd_insti_1/FG_3[0].b2_r_acc_q_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'U0/pd_insti_1/b4_c_n20__3' (FDRE) to 'U0/pd_insti_1/FG_3[0].b2_r_acc_q_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'U0/pd_insti_1/b4_c_n20__2' (FDRE) to 'U0/pd_insti_1/FG_3[0].b2_r_acc_q_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'U0/pd_insti_1/b4_c_n20__1' (FDRE) to 'U0/pd_insti_1/FG_3[0].b2_r_acc_q_reg[0][24]'
INFO: [Synth 8-3886] merging instance 'U0/pd_insti_1/b4_c_n20__0' (FDRE) to 'U0/pd_insti_1/FG_3[0].b2_r_acc_q_reg[0][25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/pd_insti_1/b4_c_n20)
INFO: [Synth 8-3886] merging instance 'U0/pd_insti_1/b4_c_n20__30' (FDRE) to 'U0/pd_insti_1/FG_3[0].b2_r_acc_q_reg[0][26]'
INFO: [Synth 8-3886] merging instance 'U0/pd_insti_1/b4_c_n20__29' (FDRE) to 'U0/pd_insti_1/FG_3[0].b2_r_acc_q_reg[0][27]'
INFO: [Synth 8-3886] merging instance 'U0/pd_insti_1/b4_c_n20__28' (FDRE) to 'U0/pd_insti_1/FG_3[0].b2_r_acc_q_reg[0][28]'
INFO: [Synth 8-3886] merging instance 'U0/pd_insti_1/b4_c_n20__27' (FDRE) to 'U0/pd_insti_1/FG_3[0].b2_r_acc_q_reg[0][29]'
INFO: [Synth 8-3886] merging instance 'U0/pd_insti_1/b4_c_n20__26' (FDRE) to 'U0/pd_insti_1/FG_3[0].b2_r_acc_q_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'U0/pd_insti_1/b4_c_n20__25' (FDRE) to 'U0/pd_insti_1/FG_3[0].b2_r_acc_q_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'U0/pd_insti_1/b4_c_n20__24' (FDRE) to 'U0/pd_insti_1/FG_3[0].b2_r_acc_q_reg[0][32]'
INFO: [Synth 8-3886] merging instance 'U0/pd_insti_1/b4_c_n20__23' (FDRE) to 'U0/pd_insti_1/FG_3[0].b2_r_acc_q_reg[0][33]'
INFO: [Synth 8-3886] merging instance 'U0/pd_insti_1/b4_c_n20__22' (FDRE) to 'U0/pd_insti_1/FG_3[0].b2_r_acc_q_reg[0][34]'
INFO: [Synth 8-3886] merging instance 'U0/pd_insti_1/b4_c_n20__21' (FDRE) to 'U0/pd_insti_1/FG_3[0].b2_r_acc_q_reg[0][35]'
INFO: [Synth 8-3886] merging instance 'U0/pd_insti_1/b4_c_n20__20' (FDRE) to 'U0/pd_insti_1/FG_3[0].b2_r_acc_q_reg[0][36]'
INFO: [Synth 8-3886] merging instance 'U0/pd_insti_1/b4_c_n20__19' (FDRE) to 'U0/pd_insti_1/FG_3[0].b2_r_acc_q_reg[0][37]'
INFO: [Synth 8-3886] merging instance 'U0/pd_insti_1/b4_c_n20__18' (FDRE) to 'U0/pd_insti_1/FG_3[0].b2_r_acc_q_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'U0/pd_insti_1/b4_c_n20__17' (FDRE) to 'U0/pd_insti_1/FG_3[0].b2_r_acc_q_reg[0][39]'
INFO: [Synth 8-3886] merging instance 'U0/pd_insti_1/b4_c_n20__16' (FDRE) to 'U0/pd_insti_1/FG_3[0].b2_r_acc_q_reg[0][40]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/packet_detector_SSR1_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/i_0/packet_detector_SSR1_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\packet_detector_SSR1_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/i_0/packet_detector_SSR1_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/i_0/packet_detector_SSR1_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\packet_detector_SSR1_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_0/s00_axis_tready_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 2774.641 ; gain = 547.371 ; free physical = 19613 ; free virtual = 71583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+--------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name               | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|packet_detector_SSR1_v1_0 | A*B                | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|packet_detector_SSR1_v1_0 | (PCIN>>17)+A*B     | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|packet_detector_SSR1_v1_0 | A*B                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|packet_detector_SSR1_v1_0 | (PCIN>>17)+A*B     | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|packet_detector_v3_SSR1   | (A''*B2)'          | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|packet_detector_v3_SSR1   | (PCIN-(A''*B2)')'  | 16     | 16     | -      | -      | 33     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|packet_detector_SSR1_v1_0 | A2*B2              | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|packet_detector_SSR1_v1_0 | (PCIN>>17)+A2*B2   | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|packet_detector_SSR1_v1_0 | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|packet_detector_SSR1_v1_0 | (PCIN>>17)+A2*B2   | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|packet_detector_SSR1_v1_0 | A*B                | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|packet_detector_SSR1_v1_0 | (PCIN>>17)+A*B     | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|packet_detector_SSR1_v1_0 | A*B                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|packet_detector_SSR1_v1_0 | (PCIN>>17)+A*B     | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|packet_detector_v3_SSR1   | (A''*B2)'          | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|packet_detector_v3_SSR1   | (PCIN+(A''*B2)')'  | 16     | 16     | -      | -      | 33     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|packet_detector_v3_SSR1   | (A''*B'')'         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|packet_detector_v3_SSR1   | (PCIN+(A''*B'')')' | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+--------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |packet_detector_v3_SSR1__GB0   |           1|     21831|
|2     |packet_detector_v3_SSR1__GB1   |           1|     17472|
|3     |packet_detector_v3_SSR1__GB2   |           1|     17325|
|4     |packet_detector_v3_SSR1__GB3   |           1|     14409|
|5     |packet_detector_SSR1_v1_0__GC0 |           1|       665|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:38 ; elapsed = 00:02:04 . Memory (MB): peak = 3043.312 ; gain = 816.043 ; free physical = 18225 ; free virtual = 70227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:44 ; elapsed = 00:02:11 . Memory (MB): peak = 3105.312 ; gain = 878.043 ; free physical = 16349 ; free virtual = 68351
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |packet_detector_v3_SSR1__GB0   |           1|     21943|
|2     |packet_detector_v3_SSR1__GB1   |           1|     17486|
|3     |packet_detector_v3_SSR1__GB2   |           1|     17325|
|4     |packet_detector_v3_SSR1__GB3   |           1|     14409|
|5     |packet_detector_SSR1_v1_0__GC0 |           1|       665|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:55 ; elapsed = 00:02:24 . Memory (MB): peak = 3138.180 ; gain = 910.910 ; free physical = 14634 ; free virtual = 66736
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:57 ; elapsed = 00:02:27 . Memory (MB): peak = 3138.180 ; gain = 910.910 ; free physical = 13878 ; free virtual = 65999
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:57 ; elapsed = 00:02:27 . Memory (MB): peak = 3138.180 ; gain = 910.910 ; free physical = 13806 ; free virtual = 65926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:58 ; elapsed = 00:02:28 . Memory (MB): peak = 3138.180 ; gain = 910.910 ; free physical = 13671 ; free virtual = 65791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:58 ; elapsed = 00:02:28 . Memory (MB): peak = 3138.180 ; gain = 910.910 ; free physical = 13665 ; free virtual = 65785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:58 ; elapsed = 00:02:28 . Memory (MB): peak = 3138.180 ; gain = 910.910 ; free physical = 13650 ; free virtual = 65771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:58 ; elapsed = 00:02:28 . Memory (MB): peak = 3138.180 ; gain = 910.910 ; free physical = 13643 ; free virtual = 65764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                  | RTL Name                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|packet_detector_v3_SSR1__GB0 | FG_3[0].b2_acc1_reg_q_reg[511][32] | 512    | 33    | YES          | NO                 | YES               | 0      | 528     | 
|packet_detector_v3_SSR1__GB1 | FG_6[0].b5_acc1_reg_reg[511][32]   | 512    | 33    | YES          | NO                 | YES               | 0      | 528     | 
|packet_detector_v3_SSR1__GB2 | FG_3[0].b2_acc1_reg_i_reg[511][32] | 512    | 33    | YES          | NO                 | YES               | 0      | 528     | 
|packet_detector_v3_SSR1__GB3 | b0_INPUT_SR_reg[436][31]           | 437    | 32    | NO           | YES                | YES               | 0      | 448     | 
|packet_detector_SSR1_v1_0    | pd_inst/b1_data_TVALID_rr_reg      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|packet_detector_SSR1_v1_0    | pd_inst/b0_INPUT_SR_reg[510][31]   | 75     | 32    | NO           | NO                 | YES               | 0      | 96      | 
|packet_detector_SSR1_v1_0    | pd_inst/b8_data_TVALID_r_reg       | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|packet_detector_SSR1_v1_0    | pd_inst/b8_rD_r_reg[31]            | 9      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|packet_detector_SSR1_v1_0    | pd_inst/b8_data_TLAST_r_reg        | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|packet_detector_SSR1_v1_0    | pd_inst/o_data_TDATA_2_reg[79]     | 5      | 80    | NO           | NO                 | YES               | 80     | 0       | 
|packet_detector_SSR1_v1_0    | pd_inst/FG_3_r_509                 | 511    | 1     | YES          | NO                 | YES               | 0      | 16      | 
|packet_detector_SSR1_v1_0    | pd_inst/FG_6_r_1019                | 511    | 1     | YES          | NO                 | YES               | 0      | 16      | 
|packet_detector_SSR1_v1_0    | pd_inst/FG_3_r_1530                | 511    | 1     | YES          | NO                 | YES               | 0      | 16      | 
+-----------------------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    77|
|2     |DSP_ALU         |    15|
|3     |DSP_ALU_1       |     3|
|4     |DSP_A_B_DATA_2  |    12|
|5     |DSP_A_B_DATA_3  |     6|
|6     |DSP_C_DATA      |    15|
|7     |DSP_C_DATA_1    |     3|
|8     |DSP_MULTIPLIER  |    18|
|9     |DSP_M_DATA      |    15|
|10    |DSP_M_DATA_1    |     3|
|11    |DSP_OUTPUT      |     6|
|12    |DSP_OUTPUT_1    |    12|
|13    |DSP_PREADD      |    18|
|14    |DSP_PREADD_DATA |    18|
|15    |LUT1            |     4|
|16    |LUT2            |   503|
|17    |LUT3            |   162|
|18    |LUT4            |   202|
|19    |LUT5            |    12|
|20    |LUT6            |   163|
|21    |SRL16E          |   115|
|22    |SRLC32E         |  2176|
|23    |FDRE            |  2076|
|24    |FDSE            |     4|
+------+----------------+------+

Report Instance Areas: 
+------+--------------------------------------------------------+-----------------------------------------------+------+
|      |Instance                                                |Module                                         |Cells |
+------+--------------------------------------------------------+-----------------------------------------------+------+
|1     |top                                                     |                                               |  5638|
|2     |  U0                                                    |packet_detector_SSR1_v1_0                      |  5638|
|3     |    \SYNC_100_TO_220_BLOCK[0].vt_single_sync_inst_X     |vt_single_sync                                 |     2|
|4     |    \SYNC_100_TO_220_BLOCK[10].vt_single_sync_inst_X    |vt_single_sync_0                               |     2|
|5     |    \SYNC_100_TO_220_BLOCK[11].vt_single_sync_inst_X    |vt_single_sync_1                               |     2|
|6     |    \SYNC_100_TO_220_BLOCK[12].vt_single_sync_inst_X    |vt_single_sync_2                               |     2|
|7     |    \SYNC_100_TO_220_BLOCK[13].vt_single_sync_inst_X    |vt_single_sync_3                               |     2|
|8     |    \SYNC_100_TO_220_BLOCK[14].vt_single_sync_inst_X    |vt_single_sync_4                               |     2|
|9     |    \SYNC_100_TO_220_BLOCK[15].vt_single_sync_inst_X    |vt_single_sync_5                               |     2|
|10    |    \SYNC_100_TO_220_BLOCK[16].vt_single_sync_inst_X    |vt_single_sync_6                               |     2|
|11    |    \SYNC_100_TO_220_BLOCK[17].vt_single_sync_inst_X    |vt_single_sync_7                               |     2|
|12    |    \SYNC_100_TO_220_BLOCK[18].vt_single_sync_inst_X    |vt_single_sync_8                               |     2|
|13    |    \SYNC_100_TO_220_BLOCK[19].vt_single_sync_inst_X    |vt_single_sync_9                               |     2|
|14    |    \SYNC_100_TO_220_BLOCK[1].vt_single_sync_inst_X     |vt_single_sync_10                              |     2|
|15    |    \SYNC_100_TO_220_BLOCK[20].vt_single_sync_inst_X    |vt_single_sync_11                              |     2|
|16    |    \SYNC_100_TO_220_BLOCK[21].vt_single_sync_inst_X    |vt_single_sync_12                              |     2|
|17    |    \SYNC_100_TO_220_BLOCK[22].vt_single_sync_inst_X    |vt_single_sync_13                              |     2|
|18    |    \SYNC_100_TO_220_BLOCK[23].vt_single_sync_inst_X    |vt_single_sync_14                              |     2|
|19    |    \SYNC_100_TO_220_BLOCK[24].vt_single_sync_inst_X    |vt_single_sync_15                              |     2|
|20    |    \SYNC_100_TO_220_BLOCK[25].vt_single_sync_inst_X    |vt_single_sync_16                              |     2|
|21    |    \SYNC_100_TO_220_BLOCK[26].vt_single_sync_inst_X    |vt_single_sync_17                              |     2|
|22    |    \SYNC_100_TO_220_BLOCK[27].vt_single_sync_inst_X    |vt_single_sync_18                              |     2|
|23    |    \SYNC_100_TO_220_BLOCK[28].vt_single_sync_inst_X    |vt_single_sync_19                              |     2|
|24    |    \SYNC_100_TO_220_BLOCK[29].vt_single_sync_inst_X    |vt_single_sync_20                              |     2|
|25    |    \SYNC_100_TO_220_BLOCK[2].vt_single_sync_inst_X     |vt_single_sync_21                              |     2|
|26    |    \SYNC_100_TO_220_BLOCK[30].vt_single_sync_inst_X    |vt_single_sync_22                              |     2|
|27    |    \SYNC_100_TO_220_BLOCK[31].vt_single_sync_inst_X    |vt_single_sync_23                              |     2|
|28    |    \SYNC_100_TO_220_BLOCK[3].vt_single_sync_inst_X     |vt_single_sync_24                              |     2|
|29    |    \SYNC_100_TO_220_BLOCK[4].vt_single_sync_inst_X     |vt_single_sync_25                              |     2|
|30    |    \SYNC_100_TO_220_BLOCK[5].vt_single_sync_inst_X     |vt_single_sync_26                              |     2|
|31    |    \SYNC_100_TO_220_BLOCK[6].vt_single_sync_inst_X     |vt_single_sync_27                              |     2|
|32    |    \SYNC_100_TO_220_BLOCK[7].vt_single_sync_inst_X     |vt_single_sync_28                              |     2|
|33    |    \SYNC_100_TO_220_BLOCK[8].vt_single_sync_inst_X     |vt_single_sync_29                              |     2|
|34    |    \SYNC_100_TO_220_BLOCK[9].vt_single_sync_inst_X     |vt_single_sync_30                              |     2|
|35    |    \SYNC_100_TO_220_BLOCK_1[0].vt_single_sync_inst_X   |vt_single_sync_31                              |     2|
|36    |    \SYNC_100_TO_220_BLOCK_1[10].vt_single_sync_inst_X  |vt_single_sync_32                              |     2|
|37    |    \SYNC_100_TO_220_BLOCK_1[11].vt_single_sync_inst_X  |vt_single_sync_33                              |     2|
|38    |    \SYNC_100_TO_220_BLOCK_1[12].vt_single_sync_inst_X  |vt_single_sync_34                              |     2|
|39    |    \SYNC_100_TO_220_BLOCK_1[13].vt_single_sync_inst_X  |vt_single_sync_35                              |     2|
|40    |    \SYNC_100_TO_220_BLOCK_1[14].vt_single_sync_inst_X  |vt_single_sync_36                              |     2|
|41    |    \SYNC_100_TO_220_BLOCK_1[15].vt_single_sync_inst_X  |vt_single_sync_37                              |     2|
|42    |    \SYNC_100_TO_220_BLOCK_1[16].vt_single_sync_inst_X  |vt_single_sync_38                              |     2|
|43    |    \SYNC_100_TO_220_BLOCK_1[17].vt_single_sync_inst_X  |vt_single_sync_39                              |     2|
|44    |    \SYNC_100_TO_220_BLOCK_1[18].vt_single_sync_inst_X  |vt_single_sync_40                              |     2|
|45    |    \SYNC_100_TO_220_BLOCK_1[19].vt_single_sync_inst_X  |vt_single_sync_41                              |     2|
|46    |    \SYNC_100_TO_220_BLOCK_1[1].vt_single_sync_inst_X   |vt_single_sync_42                              |     2|
|47    |    \SYNC_100_TO_220_BLOCK_1[20].vt_single_sync_inst_X  |vt_single_sync_43                              |     2|
|48    |    \SYNC_100_TO_220_BLOCK_1[21].vt_single_sync_inst_X  |vt_single_sync_44                              |     2|
|49    |    \SYNC_100_TO_220_BLOCK_1[22].vt_single_sync_inst_X  |vt_single_sync_45                              |     2|
|50    |    \SYNC_100_TO_220_BLOCK_1[23].vt_single_sync_inst_X  |vt_single_sync_46                              |     2|
|51    |    \SYNC_100_TO_220_BLOCK_1[24].vt_single_sync_inst_X  |vt_single_sync_47                              |     2|
|52    |    \SYNC_100_TO_220_BLOCK_1[25].vt_single_sync_inst_X  |vt_single_sync_48                              |     2|
|53    |    \SYNC_100_TO_220_BLOCK_1[26].vt_single_sync_inst_X  |vt_single_sync_49                              |     2|
|54    |    \SYNC_100_TO_220_BLOCK_1[27].vt_single_sync_inst_X  |vt_single_sync_50                              |     2|
|55    |    \SYNC_100_TO_220_BLOCK_1[28].vt_single_sync_inst_X  |vt_single_sync_51                              |     2|
|56    |    \SYNC_100_TO_220_BLOCK_1[29].vt_single_sync_inst_X  |vt_single_sync_52                              |     2|
|57    |    \SYNC_100_TO_220_BLOCK_1[2].vt_single_sync_inst_X   |vt_single_sync_53                              |     2|
|58    |    \SYNC_100_TO_220_BLOCK_1[30].vt_single_sync_inst_X  |vt_single_sync_54                              |     2|
|59    |    \SYNC_100_TO_220_BLOCK_1[31].vt_single_sync_inst_X  |vt_single_sync_55                              |     2|
|60    |    \SYNC_100_TO_220_BLOCK_1[3].vt_single_sync_inst_X   |vt_single_sync_56                              |     2|
|61    |    \SYNC_100_TO_220_BLOCK_1[4].vt_single_sync_inst_X   |vt_single_sync_57                              |     2|
|62    |    \SYNC_100_TO_220_BLOCK_1[5].vt_single_sync_inst_X   |vt_single_sync_58                              |     2|
|63    |    \SYNC_100_TO_220_BLOCK_1[6].vt_single_sync_inst_X   |vt_single_sync_59                              |     2|
|64    |    \SYNC_100_TO_220_BLOCK_1[7].vt_single_sync_inst_X   |vt_single_sync_60                              |     2|
|65    |    \SYNC_100_TO_220_BLOCK_1[8].vt_single_sync_inst_X   |vt_single_sync_61                              |     2|
|66    |    \SYNC_100_TO_220_BLOCK_1[9].vt_single_sync_inst_X   |vt_single_sync_62                              |     2|
|67    |    packet_detector_SSR1_v1_0_S00_AXI_inst              |packet_detector_SSR1_v1_0_S00_AXI              |   227|
|68    |    pd_inst                                             |packet_detector_v3_SSR1                        |  5213|
|69    |      b7_p_n10                                          |\pd_inst/b7_p_n10__0_funnel__1                 |     8|
|70    |      b7_p_n1_reg                                       |\pd_inst/b4_c_n1_reg_funnel__5                 |     8|
|71    |      b7_p_n10__0                                       |\pd_inst/b7_p_n10__0_funnel                    |     8|
|72    |      b7_p_n1_reg__0                                    |\pd_inst/b4_c_n1_reg_funnel__3                 |     8|
|73    |      \FG_1[0].b1_oper3_reg                             |\pd_inst/FG_1[0].b1_oper3_reg_funnel           |     8|
|74    |      \FG_1[0].b1_r_x_rDc_r_q_reg[0]                    |\pd_inst/FG_5[0].b5_rD_x_rDc_reg[0]_funnel__1  |     8|
|75    |      b4_c_n20                                          |\pd_inst/b7_p_n10__0_funnel__3                 |     8|
|76    |      b4_c_n2_reg                                       |\pd_inst/b4_c_n1_reg_funnel__4                 |     8|
|77    |      b4_c_n20__0                                       |\pd_inst/b7_p_n10__0_funnel__5                 |     8|
|78    |      b4_c_n2_reg__0                                    |\pd_inst/b4_c_n1_reg_funnel__1                 |     8|
|79    |      b4_c_n10                                          |\pd_inst/b7_p_n10__0_funnel__4                 |     8|
|80    |      b4_c_n1_reg                                       |\pd_inst/b4_c_n1_reg_funnel                    |     8|
|81    |      b4_c_n10__0                                       |\pd_inst/b7_p_n10__0_funnel__2                 |     8|
|82    |      b4_c_n1_reg__0                                    |\pd_inst/b4_c_n1_reg_funnel__2                 |     8|
|83    |      \FG_1[0].b1_oper1_reg                             |\pd_inst/FG_1[0].b1_oper3_reg_funnel__2        |     8|
|84    |      \FG_1[0].b1_r_x_rDc_r_i_reg[0]                    |\pd_inst/FG_5[0].b5_rD_x_rDc_reg[0]_funnel__2  |     8|
|85    |      \FG_5[0].b5_oper1_reg                             |\pd_inst/FG_1[0].b1_oper3_reg_funnel__1        |     8|
|86    |      \FG_5[0].b5_rD_x_rDc_reg[0]                       |\pd_inst/FG_5[0].b5_rD_x_rDc_reg[0]_funnel     |     8|
+------+--------------------------------------------------------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:58 ; elapsed = 00:02:28 . Memory (MB): peak = 3138.180 ; gain = 910.910 ; free physical = 13661 ; free virtual = 65782
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:48 ; elapsed = 00:02:18 . Memory (MB): peak = 3138.180 ; gain = 626.754 ; free physical = 13686 ; free virtual = 65806
Synthesis Optimization Complete : Time (s): cpu = 00:01:58 ; elapsed = 00:02:28 . Memory (MB): peak = 3138.188 ; gain = 910.910 ; free physical = 13699 ; free virtual = 65820
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 95 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_packet_detector_SSR1_0_0' is not ideal for floorplanning, since the cellview 'packet_detector_v3_SSR1' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3176.133 ; gain = 0.000 ; free physical = 12989 ; free virtual = 65109
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 18 instances

INFO: [Common 17-83] Releasing license: Synthesis
152 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:12 ; elapsed = 00:02:49 . Memory (MB): peak = 3176.133 ; gain = 1743.160 ; free physical = 13106 ; free virtual = 65227
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3176.133 ; gain = 0.000 ; free physical = 13098 ; free virtual = 65219
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.runs/design_1_packet_detector_SSR1_0_0_synth_1/design_1_packet_detector_SSR1_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_packet_detector_SSR1_0_0, cache-ID = ad151506522a1df2
INFO: [Coretcl 2-1174] Renamed 67 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3200.145 ; gain = 0.000 ; free physical = 13118 ; free virtual = 65247
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_2x2+sub6Ghz_4x4/HW/Basic_1x1.runs/design_1_packet_detector_SSR1_0_0_synth_1/design_1_packet_detector_SSR1_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_packet_detector_SSR1_0_0_utilization_synth.rpt -pb design_1_packet_detector_SSR1_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 22 16:52:11 2021...
