ARM GAS  /tmp/ccP2uZys.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  23              	MX_GPIO_Init:
  24              	.LFB74:
  25              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** 
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  26:Core/Src/main.c **** void SystemClock_Config(void);
  27:Core/Src/main.c **** static void MX_GPIO_Init(void);
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /**
  31:Core/Src/main.c ****   * @brief  The application entry point.
  32:Core/Src/main.c ****   * @retval int
  33:Core/Src/main.c ****   */
ARM GAS  /tmp/ccP2uZys.s 			page 2


  34:Core/Src/main.c **** int main(void)
  35:Core/Src/main.c **** {
  36:Core/Src/main.c **** 
  37:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  38:Core/Src/main.c **** 
  39:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  40:Core/Src/main.c ****   HAL_Init();
  41:Core/Src/main.c **** 
  42:Core/Src/main.c ****   /* Configure the system clock */
  43:Core/Src/main.c ****   SystemClock_Config();
  44:Core/Src/main.c **** 
  45:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c ****   /* USER CODE END SysInit */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c ****   /* Initialize all configured peripherals */
  50:Core/Src/main.c ****   MX_GPIO_Init();
  51:Core/Src/main.c ****   /* Infinite loop */
  52:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  53:Core/Src/main.c ****   while (1)
  54:Core/Src/main.c ****   {
  55:Core/Src/main.c ****     /* USER CODE END WHILE */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
  58:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
  59:Core/Src/main.c ****     HAL_Delay (80);   /* Insert delay 100 ms */
  60:Core/Src/main.c ****   }
  61:Core/Src/main.c ****   /* USER CODE END 3 */
  62:Core/Src/main.c **** }
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /**
  65:Core/Src/main.c ****   * @brief System Clock Configuration
  66:Core/Src/main.c ****   * @retval None
  67:Core/Src/main.c ****   */
  68:Core/Src/main.c **** void SystemClock_Config(void)
  69:Core/Src/main.c **** {
  70:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  71:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
  74:Core/Src/main.c ****   */
  75:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
  78:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
  79:Core/Src/main.c ****   */
  80:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
  81:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
  82:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
  83:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
  84:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  85:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  86:Core/Src/main.c ****   {
  87:Core/Src/main.c ****     Error_Handler();
  88:Core/Src/main.c ****   }
  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
ARM GAS  /tmp/ccP2uZys.s 			page 3


  91:Core/Src/main.c ****   */
  92:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
  93:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  94:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
  95:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  96:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  97:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 100:Core/Src/main.c ****   {
 101:Core/Src/main.c ****     Error_Handler();
 102:Core/Src/main.c ****   }
 103:Core/Src/main.c **** }
 104:Core/Src/main.c **** 
 105:Core/Src/main.c **** /**
 106:Core/Src/main.c ****   * @brief GPIO Initialization Function
 107:Core/Src/main.c ****   * @param None
 108:Core/Src/main.c ****   * @retval None
 109:Core/Src/main.c ****   */
 110:Core/Src/main.c **** static void MX_GPIO_Init(void)
 111:Core/Src/main.c **** {
  26              		.loc 1 111 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 24
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 30B5     		push	{r4, r5, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 12
  33              		.cfi_offset 4, -12
  34              		.cfi_offset 5, -8
  35              		.cfi_offset 14, -4
  36 0002 87B0     		sub	sp, sp, #28
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 40
 112:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  39              		.loc 1 112 3 view .LVU1
  40              		.loc 1 112 20 is_stmt 0 view .LVU2
  41 0004 0024     		movs	r4, #0
  42 0006 0194     		str	r4, [sp, #4]
  43 0008 0294     		str	r4, [sp, #8]
  44 000a 0394     		str	r4, [sp, #12]
  45 000c 0494     		str	r4, [sp, #16]
  46 000e 0594     		str	r4, [sp, #20]
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 115:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  47              		.loc 1 115 3 is_stmt 1 view .LVU3
  48              	.LBB4:
  49              		.loc 1 115 3 view .LVU4
  50              		.loc 1 115 3 view .LVU5
  51 0010 0D4B     		ldr	r3, .L3
  52 0012 DA69     		ldr	r2, [r3, #28]
  53 0014 42F00102 		orr	r2, r2, #1
  54 0018 DA61     		str	r2, [r3, #28]
  55              		.loc 1 115 3 view .LVU6
  56 001a DB69     		ldr	r3, [r3, #28]
  57 001c 03F00103 		and	r3, r3, #1
ARM GAS  /tmp/ccP2uZys.s 			page 4


  58 0020 0093     		str	r3, [sp]
  59              		.loc 1 115 3 view .LVU7
  60 0022 009B     		ldr	r3, [sp]
  61              	.LBE4:
  62              		.loc 1 115 3 view .LVU8
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 118:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
  63              		.loc 1 118 3 view .LVU9
  64 0024 094D     		ldr	r5, .L3+4
  65 0026 2246     		mov	r2, r4
  66 0028 2021     		movs	r1, #32
  67 002a 2846     		mov	r0, r5
  68 002c FFF7FEFF 		bl	HAL_GPIO_WritePin
  69              	.LVL0:
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****   /*Configure GPIO pin : PA5 */
 121:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_5;
  70              		.loc 1 121 3 view .LVU10
  71              		.loc 1 121 23 is_stmt 0 view .LVU11
  72 0030 2023     		movs	r3, #32
  73 0032 0193     		str	r3, [sp, #4]
 122:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  74              		.loc 1 122 3 is_stmt 1 view .LVU12
  75              		.loc 1 122 24 is_stmt 0 view .LVU13
  76 0034 0123     		movs	r3, #1
  77 0036 0293     		str	r3, [sp, #8]
 123:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  78              		.loc 1 123 3 is_stmt 1 view .LVU14
  79              		.loc 1 123 24 is_stmt 0 view .LVU15
  80 0038 0394     		str	r4, [sp, #12]
 124:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  81              		.loc 1 124 3 is_stmt 1 view .LVU16
  82              		.loc 1 124 25 is_stmt 0 view .LVU17
  83 003a 0494     		str	r4, [sp, #16]
 125:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  84              		.loc 1 125 3 is_stmt 1 view .LVU18
  85 003c 01A9     		add	r1, sp, #4
  86 003e 2846     		mov	r0, r5
  87 0040 FFF7FEFF 		bl	HAL_GPIO_Init
  88              	.LVL1:
 126:Core/Src/main.c **** 
 127:Core/Src/main.c **** }
  89              		.loc 1 127 1 is_stmt 0 view .LVU19
  90 0044 07B0     		add	sp, sp, #28
  91              	.LCFI2:
  92              		.cfi_def_cfa_offset 12
  93              		@ sp needed
  94 0046 30BD     		pop	{r4, r5, pc}
  95              	.L4:
  96              		.align	2
  97              	.L3:
  98 0048 00380240 		.word	1073887232
  99 004c 00000240 		.word	1073872896
 100              		.cfi_endproc
 101              	.LFE74:
 103              		.section	.text.Error_Handler,"ax",%progbits
ARM GAS  /tmp/ccP2uZys.s 			page 5


 104              		.align	1
 105              		.global	Error_Handler
 106              		.syntax unified
 107              		.thumb
 108              		.thumb_func
 110              	Error_Handler:
 111              	.LFB75:
 128:Core/Src/main.c **** 
 129:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 130:Core/Src/main.c **** 
 131:Core/Src/main.c **** /* USER CODE END 4 */
 132:Core/Src/main.c **** 
 133:Core/Src/main.c **** /**
 134:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 135:Core/Src/main.c ****   * @retval None
 136:Core/Src/main.c ****   */
 137:Core/Src/main.c **** void Error_Handler(void)
 138:Core/Src/main.c **** {
 112              		.loc 1 138 1 is_stmt 1 view -0
 113              		.cfi_startproc
 114              		@ Volatile: function does not return.
 115              		@ args = 0, pretend = 0, frame = 0
 116              		@ frame_needed = 0, uses_anonymous_args = 0
 117              		@ link register save eliminated.
 139:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 140:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 141:Core/Src/main.c ****   __disable_irq();
 118              		.loc 1 141 3 view .LVU21
 119              	.LBB5:
 120              	.LBI5:
 121              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
ARM GAS  /tmp/ccP2uZys.s 			page 6


  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  /tmp/ccP2uZys.s 			page 7


  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
ARM GAS  /tmp/ccP2uZys.s 			page 8


 122              		.loc 2 140 27 view .LVU22
 123              	.LBB6:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 124              		.loc 2 142 3 view .LVU23
 125              		.syntax unified
 126              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 127 0000 72B6     		cpsid i
 128              	@ 0 "" 2
 129              		.thumb
 130              		.syntax unified
 131              	.L6:
 132              	.LBE6:
 133              	.LBE5:
 142:Core/Src/main.c ****   while (1)
 134              		.loc 1 142 3 discriminator 1 view .LVU24
 143:Core/Src/main.c ****   {
 144:Core/Src/main.c ****   }
 135              		.loc 1 144 3 discriminator 1 view .LVU25
 142:Core/Src/main.c ****   while (1)
 136              		.loc 1 142 9 discriminator 1 view .LVU26
 137 0002 FEE7     		b	.L6
 138              		.cfi_endproc
 139              	.LFE75:
 141              		.section	.text.SystemClock_Config,"ax",%progbits
 142              		.align	1
 143              		.global	SystemClock_Config
 144              		.syntax unified
 145              		.thumb
 146              		.thumb_func
 148              	SystemClock_Config:
 149              	.LFB73:
  69:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 150              		.loc 1 69 1 view -0
 151              		.cfi_startproc
 152              		@ args = 0, pretend = 0, frame = 72
 153              		@ frame_needed = 0, uses_anonymous_args = 0
 154 0000 00B5     		push	{lr}
 155              	.LCFI3:
 156              		.cfi_def_cfa_offset 4
 157              		.cfi_offset 14, -4
 158 0002 93B0     		sub	sp, sp, #76
 159              	.LCFI4:
 160              		.cfi_def_cfa_offset 80
  70:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 161              		.loc 1 70 3 view .LVU28
  70:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 162              		.loc 1 70 22 is_stmt 0 view .LVU29
 163 0004 3422     		movs	r2, #52
 164 0006 0021     		movs	r1, #0
 165 0008 05A8     		add	r0, sp, #20
 166 000a FFF7FEFF 		bl	memset
 167              	.LVL2:
  71:Core/Src/main.c **** 
 168              		.loc 1 71 3 is_stmt 1 view .LVU30
  71:Core/Src/main.c **** 
 169              		.loc 1 71 22 is_stmt 0 view .LVU31
ARM GAS  /tmp/ccP2uZys.s 			page 9


 170 000e 0023     		movs	r3, #0
 171 0010 0093     		str	r3, [sp]
 172 0012 0193     		str	r3, [sp, #4]
 173 0014 0293     		str	r3, [sp, #8]
 174 0016 0393     		str	r3, [sp, #12]
 175 0018 0493     		str	r3, [sp, #16]
  75:Core/Src/main.c **** 
 176              		.loc 1 75 3 is_stmt 1 view .LVU32
 177 001a 1349     		ldr	r1, .L13
 178 001c 0A68     		ldr	r2, [r1]
 179 001e 22F4C052 		bic	r2, r2, #6144
 180 0022 42F40062 		orr	r2, r2, #2048
 181 0026 0A60     		str	r2, [r1]
  80:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 182              		.loc 1 80 3 view .LVU33
  80:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 183              		.loc 1 80 36 is_stmt 0 view .LVU34
 184 0028 1022     		movs	r2, #16
 185 002a 0592     		str	r2, [sp, #20]
  81:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 186              		.loc 1 81 3 is_stmt 1 view .LVU35
  81:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 187              		.loc 1 81 30 is_stmt 0 view .LVU36
 188 002c 0122     		movs	r2, #1
 189 002e 0B92     		str	r2, [sp, #44]
  82:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 190              		.loc 1 82 3 is_stmt 1 view .LVU37
  82:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 191              		.loc 1 82 41 is_stmt 0 view .LVU38
 192 0030 0C93     		str	r3, [sp, #48]
  83:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 193              		.loc 1 83 3 is_stmt 1 view .LVU39
  83:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 194              		.loc 1 83 35 is_stmt 0 view .LVU40
 195 0032 4FF42042 		mov	r2, #40960
 196 0036 0D92     		str	r2, [sp, #52]
  84:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 197              		.loc 1 84 3 is_stmt 1 view .LVU41
  84:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 198              		.loc 1 84 34 is_stmt 0 view .LVU42
 199 0038 0E93     		str	r3, [sp, #56]
  85:Core/Src/main.c ****   {
 200              		.loc 1 85 3 is_stmt 1 view .LVU43
  85:Core/Src/main.c ****   {
 201              		.loc 1 85 7 is_stmt 0 view .LVU44
 202 003a 05A8     		add	r0, sp, #20
 203 003c FFF7FEFF 		bl	HAL_RCC_OscConfig
 204              	.LVL3:
  85:Core/Src/main.c ****   {
 205              		.loc 1 85 6 view .LVU45
 206 0040 68B9     		cbnz	r0, .L11
  92:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 207              		.loc 1 92 3 is_stmt 1 view .LVU46
  92:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 208              		.loc 1 92 31 is_stmt 0 view .LVU47
 209 0042 0F23     		movs	r3, #15
 210 0044 0093     		str	r3, [sp]
ARM GAS  /tmp/ccP2uZys.s 			page 10


  94:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 211              		.loc 1 94 3 is_stmt 1 view .LVU48
  94:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 212              		.loc 1 94 34 is_stmt 0 view .LVU49
 213 0046 0021     		movs	r1, #0
 214 0048 0191     		str	r1, [sp, #4]
  95:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 215              		.loc 1 95 3 is_stmt 1 view .LVU50
  95:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 216              		.loc 1 95 35 is_stmt 0 view .LVU51
 217 004a 0291     		str	r1, [sp, #8]
  96:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 218              		.loc 1 96 3 is_stmt 1 view .LVU52
  96:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 219              		.loc 1 96 36 is_stmt 0 view .LVU53
 220 004c 0391     		str	r1, [sp, #12]
  97:Core/Src/main.c **** 
 221              		.loc 1 97 3 is_stmt 1 view .LVU54
  97:Core/Src/main.c **** 
 222              		.loc 1 97 36 is_stmt 0 view .LVU55
 223 004e 0491     		str	r1, [sp, #16]
  99:Core/Src/main.c ****   {
 224              		.loc 1 99 3 is_stmt 1 view .LVU56
  99:Core/Src/main.c ****   {
 225              		.loc 1 99 7 is_stmt 0 view .LVU57
 226 0050 6846     		mov	r0, sp
 227 0052 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 228              	.LVL4:
  99:Core/Src/main.c ****   {
 229              		.loc 1 99 6 view .LVU58
 230 0056 20B9     		cbnz	r0, .L12
 103:Core/Src/main.c **** 
 231              		.loc 1 103 1 view .LVU59
 232 0058 13B0     		add	sp, sp, #76
 233              	.LCFI5:
 234              		.cfi_remember_state
 235              		.cfi_def_cfa_offset 4
 236              		@ sp needed
 237 005a 5DF804FB 		ldr	pc, [sp], #4
 238              	.L11:
 239              	.LCFI6:
 240              		.cfi_restore_state
  87:Core/Src/main.c ****   }
 241              		.loc 1 87 5 is_stmt 1 view .LVU60
 242 005e FFF7FEFF 		bl	Error_Handler
 243              	.LVL5:
 244              	.L12:
 101:Core/Src/main.c ****   }
 245              		.loc 1 101 5 view .LVU61
 246 0062 FFF7FEFF 		bl	Error_Handler
 247              	.LVL6:
 248              	.L14:
 249 0066 00BF     		.align	2
 250              	.L13:
 251 0068 00700040 		.word	1073770496
 252              		.cfi_endproc
 253              	.LFE73:
ARM GAS  /tmp/ccP2uZys.s 			page 11


 255              		.section	.text.main,"ax",%progbits
 256              		.align	1
 257              		.global	main
 258              		.syntax unified
 259              		.thumb
 260              		.thumb_func
 262              	main:
 263              	.LFB72:
  35:Core/Src/main.c **** 
 264              		.loc 1 35 1 view -0
 265              		.cfi_startproc
 266              		@ Volatile: function does not return.
 267              		@ args = 0, pretend = 0, frame = 0
 268              		@ frame_needed = 0, uses_anonymous_args = 0
 269 0000 08B5     		push	{r3, lr}
 270              	.LCFI7:
 271              		.cfi_def_cfa_offset 8
 272              		.cfi_offset 3, -8
 273              		.cfi_offset 14, -4
  40:Core/Src/main.c **** 
 274              		.loc 1 40 3 view .LVU63
 275 0002 FFF7FEFF 		bl	HAL_Init
 276              	.LVL7:
  43:Core/Src/main.c **** 
 277              		.loc 1 43 3 view .LVU64
 278 0006 FFF7FEFF 		bl	SystemClock_Config
 279              	.LVL8:
  50:Core/Src/main.c ****   /* Infinite loop */
 280              		.loc 1 50 3 view .LVU65
 281 000a FFF7FEFF 		bl	MX_GPIO_Init
 282              	.LVL9:
 283              	.L16:
  53:Core/Src/main.c ****   {
 284              		.loc 1 53 3 discriminator 1 view .LVU66
  58:Core/Src/main.c ****     HAL_Delay (80);   /* Insert delay 100 ms */
 285              		.loc 1 58 5 discriminator 1 view .LVU67
 286 000e 2021     		movs	r1, #32
 287 0010 0348     		ldr	r0, .L18
 288 0012 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 289              	.LVL10:
  59:Core/Src/main.c ****   }
 290              		.loc 1 59 5 discriminator 1 view .LVU68
 291 0016 5020     		movs	r0, #80
 292 0018 FFF7FEFF 		bl	HAL_Delay
 293              	.LVL11:
  53:Core/Src/main.c ****   {
 294              		.loc 1 53 9 discriminator 1 view .LVU69
 295 001c F7E7     		b	.L16
 296              	.L19:
 297 001e 00BF     		.align	2
 298              	.L18:
 299 0020 00000240 		.word	1073872896
 300              		.cfi_endproc
 301              	.LFE72:
 303              		.text
 304              	.Letext0:
 305              		.file 3 "/home/charles/bin/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_t
ARM GAS  /tmp/ccP2uZys.s 			page 12


 306              		.file 4 "/home/charles/bin/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 307              		.file 5 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l152xe.h"
 308              		.file 6 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc.h"
 309              		.file 7 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_gpio.h"
 310              		.file 8 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_def.h"
 311              		.file 9 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal.h"
 312              		.file 10 "<built-in>"
ARM GAS  /tmp/ccP2uZys.s 			page 13


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccP2uZys.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccP2uZys.s:23     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccP2uZys.s:98     .text.MX_GPIO_Init:0000000000000048 $d
     /tmp/ccP2uZys.s:104    .text.Error_Handler:0000000000000000 $t
     /tmp/ccP2uZys.s:110    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccP2uZys.s:142    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccP2uZys.s:148    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccP2uZys.s:251    .text.SystemClock_Config:0000000000000068 $d
     /tmp/ccP2uZys.s:256    .text.main:0000000000000000 $t
     /tmp/ccP2uZys.s:262    .text.main:0000000000000000 main
     /tmp/ccP2uZys.s:299    .text.main:0000000000000020 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_GPIO_TogglePin
HAL_Delay
