{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510071018999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510071019000 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  7 21:40:18 2017 " "Processing started: Tue Nov  7 21:40:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510071019000 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071019000 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM_new -c FSM_new " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM_new -c FSM_new" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071019000 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1510071019189 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1510071019189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM_new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FSM_new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_new-rtl " "Found design unit 1: FSM_new-rtl" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510071031908 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_new " "Found entity 1: FSM_new" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510071031908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071031908 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM_new " "Elaborating entity \"FSM_new\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510071031965 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_out FSM_new.vhd(17) " "VHDL Signal Declaration warning at FSM_new.vhd(17): used implicit default value for signal \"data_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1510071031967 "|FSM_new"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_state FSM_new.vhd(39) " "VHDL Process Statement warning at FSM_new.vhd(39): signal \"next_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510071031968 "|FSM_new"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_3_5 FSM_new.vhd(145) " "VHDL Process Statement warning at FSM_new.vhd(145): signal \"IR_3_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510071031971 "|FSM_new"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_7 FSM_new.vhd(168) " "VHDL Process Statement warning at FSM_new.vhd(168): signal \"IR_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510071031972 "|FSM_new"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_3_5 FSM_new.vhd(180) " "VHDL Process Statement warning at FSM_new.vhd(180): signal \"IR_3_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510071031972 "|FSM_new"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_3_5 FSM_new.vhd(196) " "VHDL Process Statement warning at FSM_new.vhd(196): signal \"IR_3_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510071031973 "|FSM_new"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state FSM_new.vhd(109) " "VHDL Process Statement warning at FSM_new.vhd(109): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510071031973 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s20 FSM_new.vhd(109) " "Inferred latch for \"next_state.s20\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071031975 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s19 FSM_new.vhd(109) " "Inferred latch for \"next_state.s19\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071031975 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s18 FSM_new.vhd(109) " "Inferred latch for \"next_state.s18\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071031975 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s17 FSM_new.vhd(109) " "Inferred latch for \"next_state.s17\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071031975 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s16 FSM_new.vhd(109) " "Inferred latch for \"next_state.s16\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071031975 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s15 FSM_new.vhd(109) " "Inferred latch for \"next_state.s15\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071031976 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s14 FSM_new.vhd(109) " "Inferred latch for \"next_state.s14\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071031976 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s13 FSM_new.vhd(109) " "Inferred latch for \"next_state.s13\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071031976 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s12 FSM_new.vhd(109) " "Inferred latch for \"next_state.s12\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071031976 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s11 FSM_new.vhd(109) " "Inferred latch for \"next_state.s11\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071031976 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s10 FSM_new.vhd(109) " "Inferred latch for \"next_state.s10\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071031976 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s9 FSM_new.vhd(109) " "Inferred latch for \"next_state.s9\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071031976 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s8 FSM_new.vhd(109) " "Inferred latch for \"next_state.s8\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071031977 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s7 FSM_new.vhd(109) " "Inferred latch for \"next_state.s7\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071031977 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s6 FSM_new.vhd(109) " "Inferred latch for \"next_state.s6\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071031977 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s5 FSM_new.vhd(109) " "Inferred latch for \"next_state.s5\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071031977 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s4 FSM_new.vhd(109) " "Inferred latch for \"next_state.s4\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071031977 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s3 FSM_new.vhd(109) " "Inferred latch for \"next_state.s3\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071031977 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s2 FSM_new.vhd(109) " "Inferred latch for \"next_state.s2\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071031977 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s1 FSM_new.vhd(109) " "Inferred latch for \"next_state.s1\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071031977 "|FSM_new"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.s20 FSM_new.vhd(34) " "Can't infer register for \"state.s20\" at FSM_new.vhd(34) because it does not hold its value outside the clock edge" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 34 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1510071032058 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.s20 FSM_new.vhd(32) " "Inferred latch for \"state.s20\" at FSM_new.vhd(32)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071032058 "|FSM_new"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.s19 FSM_new.vhd(34) " "Can't infer register for \"state.s19\" at FSM_new.vhd(34) because it does not hold its value outside the clock edge" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 34 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1510071032059 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.s19 FSM_new.vhd(32) " "Inferred latch for \"state.s19\" at FSM_new.vhd(32)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071032059 "|FSM_new"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.s18 FSM_new.vhd(34) " "Can't infer register for \"state.s18\" at FSM_new.vhd(34) because it does not hold its value outside the clock edge" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 34 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1510071032060 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.s18 FSM_new.vhd(32) " "Inferred latch for \"state.s18\" at FSM_new.vhd(32)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071032060 "|FSM_new"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.s17 FSM_new.vhd(34) " "Can't infer register for \"state.s17\" at FSM_new.vhd(34) because it does not hold its value outside the clock edge" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 34 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1510071032061 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.s17 FSM_new.vhd(32) " "Inferred latch for \"state.s17\" at FSM_new.vhd(32)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071032061 "|FSM_new"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.s16 FSM_new.vhd(34) " "Can't infer register for \"state.s16\" at FSM_new.vhd(34) because it does not hold its value outside the clock edge" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 34 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1510071032061 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.s16 FSM_new.vhd(32) " "Inferred latch for \"state.s16\" at FSM_new.vhd(32)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071032062 "|FSM_new"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.s15 FSM_new.vhd(34) " "Can't infer register for \"state.s15\" at FSM_new.vhd(34) because it does not hold its value outside the clock edge" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 34 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1510071032062 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.s15 FSM_new.vhd(32) " "Inferred latch for \"state.s15\" at FSM_new.vhd(32)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071032063 "|FSM_new"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.s14 FSM_new.vhd(34) " "Can't infer register for \"state.s14\" at FSM_new.vhd(34) because it does not hold its value outside the clock edge" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 34 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1510071032063 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.s14 FSM_new.vhd(32) " "Inferred latch for \"state.s14\" at FSM_new.vhd(32)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071032063 "|FSM_new"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.s13 FSM_new.vhd(34) " "Can't infer register for \"state.s13\" at FSM_new.vhd(34) because it does not hold its value outside the clock edge" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 34 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1510071032064 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.s13 FSM_new.vhd(32) " "Inferred latch for \"state.s13\" at FSM_new.vhd(32)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071032064 "|FSM_new"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.s12 FSM_new.vhd(34) " "Can't infer register for \"state.s12\" at FSM_new.vhd(34) because it does not hold its value outside the clock edge" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 34 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1510071032065 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.s12 FSM_new.vhd(32) " "Inferred latch for \"state.s12\" at FSM_new.vhd(32)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071032065 "|FSM_new"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.s11 FSM_new.vhd(34) " "Can't infer register for \"state.s11\" at FSM_new.vhd(34) because it does not hold its value outside the clock edge" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 34 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1510071032065 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.s11 FSM_new.vhd(32) " "Inferred latch for \"state.s11\" at FSM_new.vhd(32)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071032066 "|FSM_new"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.s10 FSM_new.vhd(34) " "Can't infer register for \"state.s10\" at FSM_new.vhd(34) because it does not hold its value outside the clock edge" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 34 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1510071032067 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.s10 FSM_new.vhd(32) " "Inferred latch for \"state.s10\" at FSM_new.vhd(32)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071032067 "|FSM_new"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.s9 FSM_new.vhd(34) " "Can't infer register for \"state.s9\" at FSM_new.vhd(34) because it does not hold its value outside the clock edge" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 34 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1510071032067 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.s9 FSM_new.vhd(32) " "Inferred latch for \"state.s9\" at FSM_new.vhd(32)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071032068 "|FSM_new"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.s8 FSM_new.vhd(34) " "Can't infer register for \"state.s8\" at FSM_new.vhd(34) because it does not hold its value outside the clock edge" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 34 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1510071032068 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.s8 FSM_new.vhd(32) " "Inferred latch for \"state.s8\" at FSM_new.vhd(32)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071032069 "|FSM_new"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.s7 FSM_new.vhd(34) " "Can't infer register for \"state.s7\" at FSM_new.vhd(34) because it does not hold its value outside the clock edge" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 34 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1510071032069 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.s7 FSM_new.vhd(32) " "Inferred latch for \"state.s7\" at FSM_new.vhd(32)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071032069 "|FSM_new"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.s6 FSM_new.vhd(34) " "Can't infer register for \"state.s6\" at FSM_new.vhd(34) because it does not hold its value outside the clock edge" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 34 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1510071032070 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.s6 FSM_new.vhd(32) " "Inferred latch for \"state.s6\" at FSM_new.vhd(32)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071032070 "|FSM_new"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.s5 FSM_new.vhd(34) " "Can't infer register for \"state.s5\" at FSM_new.vhd(34) because it does not hold its value outside the clock edge" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 34 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1510071032071 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.s5 FSM_new.vhd(32) " "Inferred latch for \"state.s5\" at FSM_new.vhd(32)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071032071 "|FSM_new"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.s4 FSM_new.vhd(34) " "Can't infer register for \"state.s4\" at FSM_new.vhd(34) because it does not hold its value outside the clock edge" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 34 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1510071032071 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.s4 FSM_new.vhd(32) " "Inferred latch for \"state.s4\" at FSM_new.vhd(32)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071032072 "|FSM_new"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.s3 FSM_new.vhd(34) " "Can't infer register for \"state.s3\" at FSM_new.vhd(34) because it does not hold its value outside the clock edge" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 34 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1510071032072 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.s3 FSM_new.vhd(32) " "Inferred latch for \"state.s3\" at FSM_new.vhd(32)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071032072 "|FSM_new"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.s2 FSM_new.vhd(34) " "Can't infer register for \"state.s2\" at FSM_new.vhd(34) because it does not hold its value outside the clock edge" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 34 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1510071032073 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.s2 FSM_new.vhd(32) " "Inferred latch for \"state.s2\" at FSM_new.vhd(32)" {  } { { "FSM_new.vhd" "" { Text "/home/mohit/microlab337/controlPath/FSM_new.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071032073 "|FSM_new"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510071032088 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "952 " "Peak virtual memory: 952 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510071032190 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov  7 21:40:32 2017 " "Processing ended: Tue Nov  7 21:40:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510071032190 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510071032190 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510071032190 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071032190 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510071032331 ""}
