<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Slow Model Setup: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[1]&apos;</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Slack</TH>
<TH>From Node</TH>
<TH>To Node</TH>
<TH>Launch Clock</TH>
<TH>Latch Clock</TH>
<TH>Relationship</TH>
<TH>Clock Skew</TH>
<TH>Data Delay</TH>
</TR>
</thead><tbody><TR  bgcolor="#FFFFFF">
<TD >18.846</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >-0.023</TD>
<TD >8.671</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.001</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >-0.023</TD>
<TD >8.516</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.052</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.000</TD>
<TD >7.488</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.122</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.003</TD>
<TD >7.421</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.207</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.000</TD>
<TD >7.333</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.277</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.003</TD>
<TD >7.266</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.549</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.009</TD>
<TD >7.000</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.616</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.001</TD>
<TD >6.925</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.636</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.003</TD>
<TD >6.907</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.704</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.009</TD>
<TD >6.845</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.802</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.005</TD>
<TD >6.743</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.884</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.001</TD>
<TD >6.657</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.904</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.003</TD>
<TD >6.639</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.957</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.005</TD>
<TD >6.588</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >21.018</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|PDS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.000</TD>
<TD >6.522</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >21.020</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.008</TD>
<TD >6.528</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >21.173</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|PDS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.000</TD>
<TD >6.367</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >21.231</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.007</TD>
<TD >6.316</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >21.247</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|SIZE1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.006</TD>
<TD >6.299</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >21.276</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.007</TD>
<TD >6.271</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >21.288</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.008</TD>
<TD >6.260</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >21.476</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEOUT</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.006</TD>
<TD >6.070</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >21.515</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|SIZE1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.006</TD>
<TD >6.031</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >21.631</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEOUT</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.006</TD>
<TD >5.915</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >21.958</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.005</TD>
<TD >5.587</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >22.120</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.006</TD>
<TD >5.426</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >22.326</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.005</TD>
<TD >5.219</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >22.461</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.006</TD>
<TD >5.085</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >22.473</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|PLLW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.005</TD>
<TD >5.072</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >22.830</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|PLLW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.005</TD>
<TD >4.715</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >23.126</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.006</TD>
<TD >4.420</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >23.467</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.006</TD>
<TD >4.079</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >23.647</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|PLHW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.005</TD>
<TD >3.898</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >23.694</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|INCNO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.001</TD>
<TD >3.847</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >23.962</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|INCNO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.001</TD>
<TD >3.579</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >24.016</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|PLHW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.005</TD>
<TD >3.529</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >26.945</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.011</TD>
<TD >8.106</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >26.957</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.011</TD>
<TD >8.094</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >27.765</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.008</TD>
<TD >7.283</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >27.777</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.008</TD>
<TD >7.271</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >27.867</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.011</TD>
<TD >7.184</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >27.879</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.011</TD>
<TD >7.172</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >28.300</TD>
<TD >SCSI_SM:u_SCSI_SM|CCPUREQ</TD>
<TD >SCSI_SM:u_SCSI_SM|DACK_o</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.002</TD>
<TD >6.742</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >28.399</TD>
<TD >SCSI_SM:u_SCSI_SM|CDREQ_</TD>
<TD >SCSI_SM:u_SCSI_SM|DACK_o</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.017</TD>
<TD >6.624</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >28.500</TD>
<TD >SCSI_SM:u_SCSI_SM|CCPUREQ</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.002</TD>
<TD >6.538</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >28.591</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.032</TD>
<TD >11.417</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >28.599</TD>
<TD >SCSI_SM:u_SCSI_SM|CDREQ_</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.021</TD>
<TD >6.420</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >28.672</TD>
<TD >CPU_SM:u_CPU_SM|DMAENA</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.011</TD>
<TD >6.357</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >28.700</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.030</TD>
<TD >11.310</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >28.944</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.026</TD>
<TD >11.070</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >28.982</TD>
<TD >SCSI_SM:u_SCSI_SM|CCPUREQ</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.002</TD>
<TD >6.056</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >29.023</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.026</TD>
<TD >10.991</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >29.044</TD>
<TD >SCSI_SM:u_SCSI_SM|CDREQ_</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.008</TD>
<TD >5.988</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >29.081</TD>
<TD >SCSI_SM:u_SCSI_SM|CDREQ_</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.021</TD>
<TD >5.938</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >29.148</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.017</TD>
<TD >5.909</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >29.169</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.017</TD>
<TD >5.888</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >29.248</TD>
<TD >SCSI_SM:u_SCSI_SM|CDSACK_</TD>
<TD >SCSI_SM:u_SCSI_SM|S2CPU_o</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.001</TD>
<TD >5.793</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >29.308</TD>
<TD >SCSI_SM:u_SCSI_SM|CCPUREQ</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.002</TD>
<TD >5.730</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >29.527</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.004</TD>
<TD >10.509</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >29.585</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.009</TD>
<TD >5.464</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >29.606</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.009</TD>
<TD >5.443</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >29.706</TD>
<TD >SCSI_SM:u_SCSI_SM|CDSACK_</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.003</TD>
<TD >5.337</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >29.798</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
<TD >CPU_SM:u_CPU_SM|BGACK</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.013</TD>
<TD >5.255</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >29.859</TD>
<TD >CPU_SM:u_CPU_SM|FLUSHFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.011</TD>
<TD >5.170</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >30.095</TD>
<TD >SCSI_SM:u_SCSI_SM|CDSACK_</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.003</TD>
<TD >4.948</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >30.118</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.007</TD>
<TD >9.915</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >30.202</TD>
<TD >SCSI_SM:u_SCSI_SM|CDSACK_</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.003</TD>
<TD >4.841</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >30.245</TD>
<TD >CPU_SM:u_CPU_SM|DMAENA</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.008</TD>
<TD >4.787</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >30.266</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.023</TD>
<TD >9.751</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >30.396</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
<TD >CPU_SM:u_CPU_SM|STOPFLUSH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.019</TD>
<TD >4.663</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >30.408</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
<TD >CPU_SM:u_CPU_SM|STOPFLUSH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.019</TD>
<TD >4.651</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >30.433</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.005</TD>
<TD >9.612</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >30.477</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.024</TD>
<TD >9.539</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >30.498</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.003</TD>
<TD >9.545</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >30.600</TD>
<TD >SCSI_SM:u_SCSI_SM|CDREQ_</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.021</TD>
<TD >4.419</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >30.635</TD>
<TD >SCSI_SM:u_SCSI_SM|CDSACK_</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.003</TD>
<TD >4.408</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >30.643</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
<TD >CPU_SM:u_CPU_SM|BGACK</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.013</TD>
<TD >4.410</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >30.689</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.004</TD>
<TD >9.355</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >30.718</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.004</TD>
<TD >9.318</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >30.773</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.005</TD>
<TD >9.272</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >30.829</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >CPU_SM:u_CPU_SM|SIZE1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.003</TD>
<TD >9.208</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >30.832</TD>
<TD >CPU_SM:u_CPU_SM|DMAENA</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.002</TD>
<TD >4.206</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >30.834</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.008</TD>
<TD >9.214</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >30.938</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >CPU_SM:u_CPU_SM|SIZE1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.001</TD>
<TD >9.101</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >30.999</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.000</TD>
<TD >9.041</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.029</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.007</TD>
<TD >9.018</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >31.029</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.004</TD>
<TD >9.015</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.075</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.006</TD>
<TD >8.959</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >31.090</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.007</TD>
<TD >8.957</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.108</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.002</TD>
<TD >8.934</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >31.182</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >CPU_SM:u_CPU_SM|SIZE1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.003</TD>
<TD >8.861</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.185</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.006</TD>
<TD >8.849</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >31.235</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.009</TD>
<TD >8.796</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.255</TD>
<TD >SCSI_SM:u_SCSI_SM|CDREQ_</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.002</TD>
<TD >3.783</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >31.261</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >CPU_SM:u_CPU_SM|SIZE1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.003</TD>
<TD >8.782</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.285</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.006</TD>
<TD >8.761</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >31.352</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.006</TD>
<TD >8.694</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.357</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.001</TD>
<TD >8.684</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >31.360</TD>
<TD >SCSI_SM:u_SCSI_SM|CDSACK_</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.003</TD>
<TD >3.683</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.375</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.002</TD>
<TD >8.667</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
