

================================================================
== Vivado HLS Report for 'traceback'
================================================================
* Date:           Wed Mar 11 10:47:29 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        sw_prj
* Solution:       naive_solution
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.941 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1103|     1105| 11.030 us | 11.050 us |  1103|  1105|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Traceback_Loop  |      800|      801|         4|          -|          -|   200|    no    |
        |- Loop 2          |      150|      150|         3|          -|          -|    50|    no    |
        |- Loop 3          |      150|      150|         3|          -|          -|    50|    no    |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 6 
4 --> 5 
5 --> 2 
6 --> 7 9 
7 --> 8 
8 --> 6 
9 --> 10 
10 --> 11 
11 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j_0 = alloca i32"   --->   Operation 12 'alloca' 'j_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_0 = alloca i32"   --->   Operation 13 'alloca' 'i_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%pos_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %pos_1_read)" [SmithWaterman.c:113]   --->   Operation 14 'read' 'pos_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%pos_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %pos_0_read)" [SmithWaterman.c:113]   --->   Operation 15 'read' 'pos_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.60ns)   --->   "store i32 %pos_0_read_1, i32* %i_0" [SmithWaterman.c:127]   --->   Operation 16 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 17 [1/1] (0.60ns)   --->   "store i32 %pos_1_read_1, i32* %j_0" [SmithWaterman.c:127]   --->   Operation 17 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 18 [1/1] (0.60ns)   --->   "br label %1" [SmithWaterman.c:127]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 4.27>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%len_assign = phi i32 [ 0, %0 ], [ %add_ln146, %Traceback_Loop_end ]" [SmithWaterman.c:146]   --->   Operation 19 'phi' 'len_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%j_0_load = load i32* %j_0" [SmithWaterman.c:133]   --->   Operation 20 'load' 'j_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_0_load = load i32* %i_0" [SmithWaterman.c:133]   --->   Operation 21 'load' 'i_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.85ns)   --->   "%icmp_ln127 = icmp sgt i32 %i_0_load, 0" [SmithWaterman.c:127]   --->   Operation 22 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.85ns)   --->   "%icmp_ln127_1 = icmp sgt i32 %j_0_load, 0" [SmithWaterman.c:127]   --->   Operation 23 'icmp' 'icmp_ln127_1' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.12ns)   --->   "%and_ln127 = and i1 %icmp_ln127, %icmp_ln127_1" [SmithWaterman.c:127]   --->   Operation 24 'and' 'and_ln127' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.66ns)   --->   "%add_ln146 = add nsw i32 %len_assign, 1" [SmithWaterman.c:146]   --->   Operation 25 'add' 'add_ln146' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %and_ln127, label %Traceback_Loop_begin, label %.loopexit" [SmithWaterman.c:127]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i32 %j_0_load to i15" [SmithWaterman.c:130]   --->   Operation 27 'trunc' 'trunc_ln130' <Predicate = (and_ln127)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln130_1 = trunc i32 %i_0_load to i15" [SmithWaterman.c:130]   --->   Operation 28 'trunc' 'trunc_ln130_1' <Predicate = (and_ln127)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln130 = mul i15 101, %trunc_ln130_1" [SmithWaterman.c:130]   --->   Operation 29 'mul' 'mul_ln130' <Predicate = (and_ln127)> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 30 [1/1] (0.58ns)   --->   "%add_ln130 = add i15 %mul_ln130, %trunc_ln130" [SmithWaterman.c:130]   --->   Operation 30 'add' 'add_ln130' <Predicate = (and_ln127)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln130 = sext i15 %add_ln130 to i64" [SmithWaterman.c:130]   --->   Operation 31 'sext' 'sext_ln130' <Predicate = (and_ln127)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%H_addr = getelementptr [10201 x i32]* %H, i64 0, i64 %sext_ln130" [SmithWaterman.c:130]   --->   Operation 32 'getelementptr' 'H_addr' <Predicate = (and_ln127)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (1.15ns)   --->   "%H_load = load i32* %H_addr, align 4" [SmithWaterman.c:130]   --->   Operation 33 'load' 'H_load' <Predicate = (and_ln127)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 4.94>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str6) nounwind" [SmithWaterman.c:127]   --->   Operation 34 'specloopname' <Predicate = (and_ln127)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str6)" [SmithWaterman.c:127]   --->   Operation 35 'specregionbegin' 'tmp' <Predicate = (and_ln127)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 200, i32 200, i32 200, [1 x i8]* @p_str3) nounwind" [SmithWaterman.c:128]   --->   Operation 36 'speclooptripcount' <Predicate = (and_ln127)> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (1.15ns)   --->   "%H_load = load i32* %H_addr, align 4" [SmithWaterman.c:130]   --->   Operation 37 'load' 'H_load' <Predicate = (and_ln127)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 38 [1/1] (0.85ns)   --->   "%icmp_ln130 = icmp eq i32 %H_load, 0" [SmithWaterman.c:130]   --->   Operation 38 'icmp' 'icmp_ln130' <Predicate = (and_ln127)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130, label %.loopexit, label %2" [SmithWaterman.c:130]   --->   Operation 39 'br' <Predicate = (and_ln127)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.66ns)   --->   "%j_1 = add nsw i32 -1, %j_0_load" [SmithWaterman.c:133]   --->   Operation 40 'add' 'j_1' <Predicate = (and_ln127 & !icmp_ln130)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i32 %j_1 to i64" [SmithWaterman.c:133]   --->   Operation 41 'zext' 'zext_ln133' <Predicate = (and_ln127 & !icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i32 %j_1 to i15" [SmithWaterman.c:140]   --->   Operation 42 'trunc' 'trunc_ln140' <Predicate = (and_ln127 & !icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.58ns)   --->   "%add_ln140 = add i15 %mul_ln130, %trunc_ln140" [SmithWaterman.c:140]   --->   Operation 43 'add' 'add_ln140' <Predicate = (and_ln127 & !icmp_ln130)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.66ns)   --->   "%i = add nsw i32 -1, %i_0_load" [SmithWaterman.c:133]   --->   Operation 44 'add' 'i' <Predicate = (and_ln127 & !icmp_ln130)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln133_1 = zext i32 %i to i64" [SmithWaterman.c:133]   --->   Operation 45 'zext' 'zext_ln133_1' <Predicate = (and_ln127 & !icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i32 %i to i15" [SmithWaterman.c:133]   --->   Operation 46 'trunc' 'trunc_ln133' <Predicate = (and_ln127 & !icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln133 = mul i15 101, %trunc_ln133" [SmithWaterman.c:133]   --->   Operation 47 'mul' 'mul_ln133' <Predicate = (and_ln127 & !icmp_ln130)> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 48 [1/1] (0.58ns)   --->   "%add_ln133_2 = add i15 %mul_ln133, %trunc_ln140" [SmithWaterman.c:133]   --->   Operation 48 'add' 'add_ln133_2' <Predicate = (and_ln127 & !icmp_ln130)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln133 = sext i15 %add_ln133_2 to i64" [SmithWaterman.c:133]   --->   Operation 49 'sext' 'sext_ln133' <Predicate = (and_ln127 & !icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%H_addr_1 = getelementptr [10201 x i32]* %H, i64 0, i64 %sext_ln133" [SmithWaterman.c:133]   --->   Operation 50 'getelementptr' 'H_addr_1' <Predicate = (and_ln127 & !icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.58ns)   --->   "%add_ln141 = add i15 %mul_ln133, %trunc_ln130" [SmithWaterman.c:141]   --->   Operation 51 'add' 'add_ln141' <Predicate = (and_ln127 & !icmp_ln130)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [2/2] (1.15ns)   --->   "%diag_score = load i32* %H_addr_1, align 4" [SmithWaterman.c:133]   --->   Operation 52 'load' 'diag_score' <Predicate = (and_ln127 & !icmp_ln130)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%seq1_addr = getelementptr [100 x i8]* %seq1, i64 0, i64 %zext_ln133_1" [SmithWaterman.c:134]   --->   Operation 53 'getelementptr' 'seq1_addr' <Predicate = (and_ln127 & !icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (0.61ns)   --->   "%seq1_load = load i8* %seq1_addr, align 1" [SmithWaterman.c:134]   --->   Operation 54 'load' 'seq1_load' <Predicate = (and_ln127 & !icmp_ln130)> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%seq2_addr = getelementptr [100 x i8]* %seq2, i64 0, i64 %zext_ln133" [SmithWaterman.c:134]   --->   Operation 55 'getelementptr' 'seq2_addr' <Predicate = (and_ln127 & !icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (0.61ns)   --->   "%seq2_load = load i8* %seq2_addr, align 1" [SmithWaterman.c:134]   --->   Operation 56 'load' 'seq2_load' <Predicate = (and_ln127 & !icmp_ln130)> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln165 = sext i32 %len_assign to i64" [SmithWaterman.c:165]   --->   Operation 57 'sext' 'sext_ln165' <Predicate = (icmp_ln130) | (!and_ln127)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%aligned_seq1_addr = getelementptr [100 x i8]* %aligned_seq1, i64 0, i64 %sext_ln165" [SmithWaterman.c:165]   --->   Operation 58 'getelementptr' 'aligned_seq1_addr' <Predicate = (icmp_ln130) | (!and_ln127)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.61ns)   --->   "store i8 0, i8* %aligned_seq1_addr, align 1" [SmithWaterman.c:165]   --->   Operation 59 'store' <Predicate = (icmp_ln130) | (!and_ln127)> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%aligned_seq2_addr = getelementptr [100 x i8]* %aligned_seq2, i64 0, i64 %sext_ln165" [SmithWaterman.c:166]   --->   Operation 60 'getelementptr' 'aligned_seq2_addr' <Predicate = (icmp_ln130) | (!and_ln127)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.61ns)   --->   "store i8 0, i8* %aligned_seq2_addr, align 1" [SmithWaterman.c:166]   --->   Operation 61 'store' <Predicate = (icmp_ln130) | (!and_ln127)> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 62 [1/1] (0.60ns)   --->   "br label %6" [SmithWaterman.c:66->SmithWaterman.c:167]   --->   Operation 62 'br' <Predicate = (icmp_ln130) | (!and_ln127)> <Delay = 0.60>

State 4 <SV = 3> <Delay = 2.84>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i15 %add_ln140 to i64" [SmithWaterman.c:140]   --->   Operation 63 'sext' 'sext_ln140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%H_addr_2 = getelementptr [10201 x i32]* %H, i64 0, i64 %sext_ln140" [SmithWaterman.c:140]   --->   Operation 64 'getelementptr' 'H_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln141 = sext i15 %add_ln141 to i64" [SmithWaterman.c:141]   --->   Operation 65 'sext' 'sext_ln141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%H_addr_3 = getelementptr [10201 x i32]* %H, i64 0, i64 %sext_ln141" [SmithWaterman.c:141]   --->   Operation 66 'getelementptr' 'H_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/2] (1.15ns)   --->   "%diag_score = load i32* %H_addr_1, align 4" [SmithWaterman.c:133]   --->   Operation 67 'load' 'diag_score' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_4 : Operation 68 [1/2] (0.61ns)   --->   "%seq1_load = load i8* %seq1_addr, align 1" [SmithWaterman.c:134]   --->   Operation 68 'load' 'seq1_load' <Predicate = true> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_4 : Operation 69 [1/2] (0.61ns)   --->   "%seq2_load = load i8* %seq2_addr, align 1" [SmithWaterman.c:134]   --->   Operation 69 'load' 'seq2_load' <Predicate = true> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_4 : Operation 70 [1/1] (0.58ns)   --->   "%icmp_ln134 = icmp eq i8 %seq1_load, %seq2_load" [SmithWaterman.c:134]   --->   Operation 70 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node diag_score_1)   --->   "%select_ln134 = select i1 %icmp_ln134, i32 3, i32 -3" [SmithWaterman.c:134]   --->   Operation 71 'select' 'select_ln134' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.66ns) (out node of the LUT)   --->   "%diag_score_1 = add i32 %select_ln134, %diag_score" [SmithWaterman.c:134]   --->   Operation 72 'add' 'diag_score_1' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [2/2] (1.15ns)   --->   "%H_load_2 = load i32* %H_addr_2, align 4" [SmithWaterman.c:140]   --->   Operation 73 'load' 'H_load_2' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_4 : Operation 74 [2/2] (1.15ns)   --->   "%H_load_3 = load i32* %H_addr_3, align 4" [SmithWaterman.c:141]   --->   Operation 74 'load' 'H_load_3' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_4 : Operation 75 [1/1] (0.85ns)   --->   "%icmp_ln142 = icmp ne i32 %diag_score, 0" [SmithWaterman.c:142]   --->   Operation 75 'icmp' 'icmp_ln142' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.85ns)   --->   "%icmp_ln142_1 = icmp eq i32 %diag_score_1, %H_load" [SmithWaterman.c:142]   --->   Operation 76 'icmp' 'icmp_ln142_1' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.12ns)   --->   "%and_ln142 = and i1 %icmp_ln142, %icmp_ln142_1" [SmithWaterman.c:142]   --->   Operation 77 'and' 'and_ln142' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.80>
ST_5 : Operation 78 [1/2] (1.15ns)   --->   "%H_load_2 = load i32* %H_addr_2, align 4" [SmithWaterman.c:140]   --->   Operation 78 'load' 'H_load_2' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_5 : Operation 79 [1/1] (0.66ns)   --->   "%left_score = add nsw i32 -2, %H_load_2" [SmithWaterman.c:140]   --->   Operation 79 'add' 'left_score' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/2] (1.15ns)   --->   "%H_load_3 = load i32* %H_addr_3, align 4" [SmithWaterman.c:141]   --->   Operation 80 'load' 'H_load_3' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_5 : Operation 81 [1/1] (0.66ns)   --->   "%up_score = add nsw i32 -2, %H_load_3" [SmithWaterman.c:141]   --->   Operation 81 'add' 'up_score' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %and_ln142, label %3, label %._crit_edge" [SmithWaterman.c:142]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.85ns)   --->   "%icmp_ln148 = icmp ne i32 %H_load_3, 0" [SmithWaterman.c:148]   --->   Operation 83 'icmp' 'icmp_ln148' <Predicate = (!and_ln142)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.85ns)   --->   "%icmp_ln148_1 = icmp eq i32 %up_score, %H_load" [SmithWaterman.c:148]   --->   Operation 84 'icmp' 'icmp_ln148_1' <Predicate = (!and_ln142)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.12ns)   --->   "%and_ln148 = and i1 %icmp_ln148, %icmp_ln148_1" [SmithWaterman.c:148]   --->   Operation 85 'and' 'and_ln148' <Predicate = (!and_ln142)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %and_ln148, label %4, label %._crit_edge3" [SmithWaterman.c:148]   --->   Operation 86 'br' <Predicate = (!and_ln142)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.85ns)   --->   "%icmp_ln153 = icmp ne i32 %H_load_2, 0" [SmithWaterman.c:153]   --->   Operation 87 'icmp' 'icmp_ln153' <Predicate = (!and_ln142 & !and_ln148)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.85ns)   --->   "%icmp_ln153_1 = icmp eq i32 %left_score, %H_load" [SmithWaterman.c:153]   --->   Operation 88 'icmp' 'icmp_ln153_1' <Predicate = (!and_ln142 & !and_ln148)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.12ns)   --->   "%and_ln153 = and i1 %icmp_ln153, %icmp_ln153_1" [SmithWaterman.c:153]   --->   Operation 89 'and' 'and_ln153' <Predicate = (!and_ln142 & !and_ln148)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln155 = sext i32 %len_assign to i64" [SmithWaterman.c:155]   --->   Operation 90 'sext' 'sext_ln155' <Predicate = (!and_ln142 & !and_ln148)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%aligned_seq1_addr_3 = getelementptr [100 x i8]* %aligned_seq1, i64 0, i64 %sext_ln155" [SmithWaterman.c:155]   --->   Operation 91 'getelementptr' 'aligned_seq1_addr_3' <Predicate = (!and_ln142 & !and_ln148)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %and_ln153, label %5, label %._crit_edge5" [SmithWaterman.c:153]   --->   Operation 92 'br' <Predicate = (!and_ln142 & !and_ln148)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.61ns)   --->   "store i8 %seq1_load, i8* %aligned_seq1_addr_3, align 1" [SmithWaterman.c:161]   --->   Operation 93 'store' <Predicate = (!and_ln142 & !and_ln148 & !and_ln153)> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%aligned_seq2_addr_4 = getelementptr [100 x i8]* %aligned_seq2, i64 0, i64 %sext_ln155" [SmithWaterman.c:162]   --->   Operation 94 'getelementptr' 'aligned_seq2_addr_4' <Predicate = (!and_ln142 & !and_ln148 & !and_ln153)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.61ns)   --->   "store i8 %seq2_load, i8* %aligned_seq2_addr_4, align 1" [SmithWaterman.c:162]   --->   Operation 95 'store' <Predicate = (!and_ln142 & !and_ln148 & !and_ln153)> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_5 : Operation 96 [1/1] (0.60ns)   --->   "store i32 %i, i32* %i_0" [SmithWaterman.c:133]   --->   Operation 96 'store' <Predicate = (!and_ln142 & !and_ln148 & !and_ln153)> <Delay = 0.60>
ST_5 : Operation 97 [1/1] (0.60ns)   --->   "store i32 %j_1, i32* %j_0" [SmithWaterman.c:133]   --->   Operation 97 'store' <Predicate = (!and_ln142 & !and_ln148 & !and_ln153)> <Delay = 0.60>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "br label %Traceback_Loop_end"   --->   Operation 98 'br' <Predicate = (!and_ln142 & !and_ln148 & !and_ln153)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.61ns)   --->   "store i8 45, i8* %aligned_seq1_addr_3, align 1" [SmithWaterman.c:155]   --->   Operation 99 'store' <Predicate = (!and_ln142 & !and_ln148 & and_ln153)> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%aligned_seq2_addr_3 = getelementptr [100 x i8]* %aligned_seq2, i64 0, i64 %sext_ln155" [SmithWaterman.c:156]   --->   Operation 100 'getelementptr' 'aligned_seq2_addr_3' <Predicate = (!and_ln142 & !and_ln148 & and_ln153)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.61ns)   --->   "store i8 %seq2_load, i8* %aligned_seq2_addr_3, align 1" [SmithWaterman.c:156]   --->   Operation 101 'store' <Predicate = (!and_ln142 & !and_ln148 & and_ln153)> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_5 : Operation 102 [1/1] (0.60ns)   --->   "store i32 %j_1, i32* %j_0" [SmithWaterman.c:157]   --->   Operation 102 'store' <Predicate = (!and_ln142 & !and_ln148 & and_ln153)> <Delay = 0.60>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "br label %Traceback_Loop_end" [SmithWaterman.c:157]   --->   Operation 103 'br' <Predicate = (!and_ln142 & !and_ln148 & and_ln153)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln150 = sext i32 %len_assign to i64" [SmithWaterman.c:150]   --->   Operation 104 'sext' 'sext_ln150' <Predicate = (!and_ln142 & and_ln148)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%aligned_seq1_addr_2 = getelementptr [100 x i8]* %aligned_seq1, i64 0, i64 %sext_ln150" [SmithWaterman.c:150]   --->   Operation 105 'getelementptr' 'aligned_seq1_addr_2' <Predicate = (!and_ln142 & and_ln148)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.61ns)   --->   "store i8 %seq1_load, i8* %aligned_seq1_addr_2, align 1" [SmithWaterman.c:150]   --->   Operation 106 'store' <Predicate = (!and_ln142 & and_ln148)> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%aligned_seq2_addr_2 = getelementptr [100 x i8]* %aligned_seq2, i64 0, i64 %sext_ln150" [SmithWaterman.c:151]   --->   Operation 107 'getelementptr' 'aligned_seq2_addr_2' <Predicate = (!and_ln142 & and_ln148)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.61ns)   --->   "store i8 45, i8* %aligned_seq2_addr_2, align 1" [SmithWaterman.c:151]   --->   Operation 108 'store' <Predicate = (!and_ln142 & and_ln148)> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_5 : Operation 109 [1/1] (0.60ns)   --->   "store i32 %i, i32* %i_0" [SmithWaterman.c:152]   --->   Operation 109 'store' <Predicate = (!and_ln142 & and_ln148)> <Delay = 0.60>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "br label %Traceback_Loop_end" [SmithWaterman.c:152]   --->   Operation 110 'br' <Predicate = (!and_ln142 & and_ln148)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln145 = sext i32 %len_assign to i64" [SmithWaterman.c:145]   --->   Operation 111 'sext' 'sext_ln145' <Predicate = (and_ln142)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%aligned_seq1_addr_1 = getelementptr [100 x i8]* %aligned_seq1, i64 0, i64 %sext_ln145" [SmithWaterman.c:145]   --->   Operation 112 'getelementptr' 'aligned_seq1_addr_1' <Predicate = (and_ln142)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.61ns)   --->   "store i8 %seq1_load, i8* %aligned_seq1_addr_1, align 1" [SmithWaterman.c:145]   --->   Operation 113 'store' <Predicate = (and_ln142)> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%aligned_seq2_addr_1 = getelementptr [100 x i8]* %aligned_seq2, i64 0, i64 %sext_ln145" [SmithWaterman.c:146]   --->   Operation 114 'getelementptr' 'aligned_seq2_addr_1' <Predicate = (and_ln142)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.61ns)   --->   "store i8 %seq2_load, i8* %aligned_seq2_addr_1, align 1" [SmithWaterman.c:146]   --->   Operation 115 'store' <Predicate = (and_ln142)> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_5 : Operation 116 [1/1] (0.60ns)   --->   "store i32 %i, i32* %i_0" [SmithWaterman.c:147]   --->   Operation 116 'store' <Predicate = (and_ln142)> <Delay = 0.60>
ST_5 : Operation 117 [1/1] (0.60ns)   --->   "store i32 %j_1, i32* %j_0" [SmithWaterman.c:147]   --->   Operation 117 'store' <Predicate = (and_ln142)> <Delay = 0.60>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "br label %Traceback_Loop_end" [SmithWaterman.c:147]   --->   Operation 118 'br' <Predicate = (and_ln142)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str6, i32 %tmp)" [SmithWaterman.c:164]   --->   Operation 119 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "br label %1" [SmithWaterman.c:164]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.52>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%i_0_i = phi i32 [ 0, %.loopexit ], [ %i_1, %hls_label_0 ]"   --->   Operation 121 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%j_0_in_i = phi i32 [ %len_assign, %.loopexit ], [ %j, %hls_label_0 ]"   --->   Operation 122 'phi' 'j_0_in_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.66ns)   --->   "%j = add nsw i32 %j_0_in_i, -1" [SmithWaterman.c:65->SmithWaterman.c:167]   --->   Operation 123 'add' 'j' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.85ns)   --->   "%icmp_ln66 = icmp slt i32 %i_0_i, %j" [SmithWaterman.c:66->SmithWaterman.c:167]   --->   Operation 124 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.66ns)   --->   "%i_1 = add nsw i32 %i_0_i, 1" [SmithWaterman.c:71->SmithWaterman.c:167]   --->   Operation 125 'add' 'i_1' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %icmp_ln66, label %hls_label_0, label %strrev.exit.preheader" [SmithWaterman.c:66->SmithWaterman.c:167]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i32 %i_0_i to i64" [SmithWaterman.c:68->SmithWaterman.c:167]   --->   Operation 127 'sext' 'sext_ln68' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%aligned_seq1_addr_4 = getelementptr [100 x i8]* %aligned_seq1, i64 0, i64 %sext_ln68" [SmithWaterman.c:68->SmithWaterman.c:167]   --->   Operation 128 'getelementptr' 'aligned_seq1_addr_4' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i32 %j to i64" [SmithWaterman.c:69->SmithWaterman.c:167]   --->   Operation 129 'sext' 'sext_ln69' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%aligned_seq1_addr_5 = getelementptr [100 x i8]* %aligned_seq1, i64 0, i64 %sext_ln69" [SmithWaterman.c:69->SmithWaterman.c:167]   --->   Operation 130 'getelementptr' 'aligned_seq1_addr_5' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_6 : Operation 131 [2/2] (0.61ns)   --->   "%aligned_seq1_load_1 = load i8* %aligned_seq1_addr_5, align 1" [SmithWaterman.c:69->SmithWaterman.c:167]   --->   Operation 131 'load' 'aligned_seq1_load_1' <Predicate = (icmp_ln66)> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_6 : Operation 132 [1/1] (0.60ns)   --->   "br label %strrev.exit" [SmithWaterman.c:65->SmithWaterman.c:168]   --->   Operation 132 'br' <Predicate = (!icmp_ln66)> <Delay = 0.60>

State 7 <SV = 4> <Delay = 1.22>
ST_7 : Operation 133 [2/2] (0.61ns)   --->   "%aligned_seq1_load = load i8* %aligned_seq1_addr_4, align 1" [SmithWaterman.c:68->SmithWaterman.c:167]   --->   Operation 133 'load' 'aligned_seq1_load' <Predicate = true> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_7 : Operation 134 [1/2] (0.61ns)   --->   "%aligned_seq1_load_1 = load i8* %aligned_seq1_addr_5, align 1" [SmithWaterman.c:69->SmithWaterman.c:167]   --->   Operation 134 'load' 'aligned_seq1_load_1' <Predicate = true> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_7 : Operation 135 [1/1] (0.61ns)   --->   "store i8 %aligned_seq1_load_1, i8* %aligned_seq1_addr_4, align 1" [SmithWaterman.c:69->SmithWaterman.c:167]   --->   Operation 135 'store' <Predicate = true> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>

State 8 <SV = 5> <Delay = 1.22>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [SmithWaterman.c:66->SmithWaterman.c:167]   --->   Operation 136 'specregionbegin' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 50, i32 50, i32 50, [1 x i8]* @p_str3) nounwind" [SmithWaterman.c:67->SmithWaterman.c:167]   --->   Operation 137 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/2] (0.61ns)   --->   "%aligned_seq1_load = load i8* %aligned_seq1_addr_4, align 1" [SmithWaterman.c:68->SmithWaterman.c:167]   --->   Operation 138 'load' 'aligned_seq1_load' <Predicate = true> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_8 : Operation 139 [1/1] (0.61ns)   --->   "store i8 %aligned_seq1_load, i8* %aligned_seq1_addr_5, align 1" [SmithWaterman.c:70->SmithWaterman.c:167]   --->   Operation 139 'store' <Predicate = true> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_i)" [SmithWaterman.c:73->SmithWaterman.c:167]   --->   Operation 140 'specregionend' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "br label %6" [SmithWaterman.c:73->SmithWaterman.c:167]   --->   Operation 141 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 1.52>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%i_0_i2 = phi i32 [ %i_2, %hls_label_01 ], [ 0, %strrev.exit.preheader ]"   --->   Operation 142 'phi' 'i_0_i2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%j_0_in_i3 = phi i32 [ %j_2, %hls_label_01 ], [ %len_assign, %strrev.exit.preheader ]"   --->   Operation 143 'phi' 'j_0_in_i3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.66ns)   --->   "%j_2 = add nsw i32 %j_0_in_i3, -1" [SmithWaterman.c:65->SmithWaterman.c:168]   --->   Operation 144 'add' 'j_2' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.85ns)   --->   "%icmp_ln66_1 = icmp slt i32 %i_0_i2, %j_2" [SmithWaterman.c:66->SmithWaterman.c:168]   --->   Operation 145 'icmp' 'icmp_ln66_1' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (0.66ns)   --->   "%i_2 = add nsw i32 %i_0_i2, 1" [SmithWaterman.c:71->SmithWaterman.c:168]   --->   Operation 146 'add' 'i_2' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %icmp_ln66_1, label %hls_label_01, label %strrev.exit14" [SmithWaterman.c:66->SmithWaterman.c:168]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln68_1 = sext i32 %i_0_i2 to i64" [SmithWaterman.c:68->SmithWaterman.c:168]   --->   Operation 148 'sext' 'sext_ln68_1' <Predicate = (icmp_ln66_1)> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%aligned_seq2_addr_5 = getelementptr [100 x i8]* %aligned_seq2, i64 0, i64 %sext_ln68_1" [SmithWaterman.c:68->SmithWaterman.c:168]   --->   Operation 149 'getelementptr' 'aligned_seq2_addr_5' <Predicate = (icmp_ln66_1)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln69_1 = sext i32 %j_2 to i64" [SmithWaterman.c:69->SmithWaterman.c:168]   --->   Operation 150 'sext' 'sext_ln69_1' <Predicate = (icmp_ln66_1)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%aligned_seq2_addr_6 = getelementptr [100 x i8]* %aligned_seq2, i64 0, i64 %sext_ln69_1" [SmithWaterman.c:69->SmithWaterman.c:168]   --->   Operation 151 'getelementptr' 'aligned_seq2_addr_6' <Predicate = (icmp_ln66_1)> <Delay = 0.00>
ST_9 : Operation 152 [2/2] (0.61ns)   --->   "%aligned_seq2_load_1 = load i8* %aligned_seq2_addr_6, align 1" [SmithWaterman.c:69->SmithWaterman.c:168]   --->   Operation 152 'load' 'aligned_seq2_load_1' <Predicate = (icmp_ln66_1)> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "ret i32 %len_assign" [SmithWaterman.c:169]   --->   Operation 153 'ret' <Predicate = (!icmp_ln66_1)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 1.22>
ST_10 : Operation 154 [2/2] (0.61ns)   --->   "%aligned_seq2_load = load i8* %aligned_seq2_addr_5, align 1" [SmithWaterman.c:68->SmithWaterman.c:168]   --->   Operation 154 'load' 'aligned_seq2_load' <Predicate = true> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_10 : Operation 155 [1/2] (0.61ns)   --->   "%aligned_seq2_load_1 = load i8* %aligned_seq2_addr_6, align 1" [SmithWaterman.c:69->SmithWaterman.c:168]   --->   Operation 155 'load' 'aligned_seq2_load_1' <Predicate = true> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_10 : Operation 156 [1/1] (0.61ns)   --->   "store i8 %aligned_seq2_load_1, i8* %aligned_seq2_addr_5, align 1" [SmithWaterman.c:69->SmithWaterman.c:168]   --->   Operation 156 'store' <Predicate = true> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>

State 11 <SV = 6> <Delay = 1.22>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_i6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [SmithWaterman.c:66->SmithWaterman.c:168]   --->   Operation 157 'specregionbegin' 'tmp_i6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 50, i32 50, i32 50, [1 x i8]* @p_str3) nounwind" [SmithWaterman.c:67->SmithWaterman.c:168]   --->   Operation 158 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/2] (0.61ns)   --->   "%aligned_seq2_load = load i8* %aligned_seq2_addr_5, align 1" [SmithWaterman.c:68->SmithWaterman.c:168]   --->   Operation 159 'load' 'aligned_seq2_load' <Predicate = true> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_11 : Operation 160 [1/1] (0.61ns)   --->   "store i8 %aligned_seq2_load, i8* %aligned_seq2_addr_6, align 1" [SmithWaterman.c:70->SmithWaterman.c:168]   --->   Operation 160 'store' <Predicate = true> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_i6)" [SmithWaterman.c:73->SmithWaterman.c:168]   --->   Operation 161 'specregionend' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "br label %strrev.exit" [SmithWaterman.c:73->SmithWaterman.c:168]   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	'alloca' operation ('pos[1]') [8]  (0 ns)
	'store' operation ('store_ln127', SmithWaterman.c:127) of variable 'pos[1]', SmithWaterman.c:113 on local variable 'pos[1]' [13]  (0.603 ns)

 <State 2>: 4.27ns
The critical path consists of the following:
	'load' operation ('i_0_load', SmithWaterman.c:133) on local variable 'pos[0]' [18]  (0 ns)
	'mul' operation of DSP[30] ('mul_ln130', SmithWaterman.c:130) [30]  (2.53 ns)
	'add' operation ('add_ln130', SmithWaterman.c:130) [31]  (0.582 ns)
	'getelementptr' operation ('H_addr', SmithWaterman.c:130) [33]  (0 ns)
	'load' operation ('H_load', SmithWaterman.c:130) on array 'H' [34]  (1.16 ns)

 <State 3>: 4.94ns
The critical path consists of the following:
	'add' operation ('i', SmithWaterman.c:133) [44]  (0.669 ns)
	'mul' operation of DSP[47] ('mul_ln133', SmithWaterman.c:133) [47]  (2.53 ns)
	'add' operation ('add_ln133_2', SmithWaterman.c:133) [48]  (0.582 ns)
	'getelementptr' operation ('H_addr_1', SmithWaterman.c:133) [50]  (0 ns)
	'load' operation ('diag_score', SmithWaterman.c:133) on array 'H' [54]  (1.16 ns)

 <State 4>: 2.85ns
The critical path consists of the following:
	'load' operation ('seq1_load', SmithWaterman.c:134) on array 'seq1' [56]  (0.615 ns)
	'icmp' operation ('icmp_ln134', SmithWaterman.c:134) [59]  (0.581 ns)
	'select' operation ('select_ln134', SmithWaterman.c:134) [60]  (0 ns)
	'add' operation ('diag_score', SmithWaterman.c:134) [61]  (0.669 ns)
	'icmp' operation ('icmp_ln142_1', SmithWaterman.c:142) [67]  (0.859 ns)
	'and' operation ('and_ln142', SmithWaterman.c:142) [68]  (0.122 ns)

 <State 5>: 2.81ns
The critical path consists of the following:
	'load' operation ('H_load_2', SmithWaterman.c:140) on array 'H' [62]  (1.16 ns)
	'add' operation ('left_score', SmithWaterman.c:140) [63]  (0.669 ns)
	'icmp' operation ('icmp_ln153_1', SmithWaterman.c:153) [77]  (0.859 ns)
	'and' operation ('and_ln153', SmithWaterman.c:153) [78]  (0.122 ns)

 <State 6>: 1.53ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('add_ln146', SmithWaterman.c:146) ('j', SmithWaterman.c:65->SmithWaterman.c:167) [124]  (0 ns)
	'add' operation ('j', SmithWaterman.c:65->SmithWaterman.c:167) [125]  (0.669 ns)
	'icmp' operation ('icmp_ln66', SmithWaterman.c:66->SmithWaterman.c:167) [126]  (0.859 ns)

 <State 7>: 1.23ns
The critical path consists of the following:
	'load' operation ('aligned_seq1_load_1', SmithWaterman.c:69->SmithWaterman.c:167) on array 'aligned_seq1' [137]  (0.615 ns)
	'store' operation ('store_ln69', SmithWaterman.c:69->SmithWaterman.c:167) of variable 'aligned_seq1_load_1', SmithWaterman.c:69->SmithWaterman.c:167 on array 'aligned_seq1' [138]  (0.615 ns)

 <State 8>: 1.23ns
The critical path consists of the following:
	'load' operation ('aligned_seq1_load', SmithWaterman.c:68->SmithWaterman.c:167) on array 'aligned_seq1' [134]  (0.615 ns)
	'store' operation ('store_ln70', SmithWaterman.c:70->SmithWaterman.c:167) of variable 'aligned_seq1_load', SmithWaterman.c:68->SmithWaterman.c:167 on array 'aligned_seq1' [139]  (0.615 ns)

 <State 9>: 1.53ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('add_ln146', SmithWaterman.c:146) ('j', SmithWaterman.c:65->SmithWaterman.c:168) [146]  (0 ns)
	'add' operation ('j', SmithWaterman.c:65->SmithWaterman.c:168) [147]  (0.669 ns)
	'icmp' operation ('icmp_ln66_1', SmithWaterman.c:66->SmithWaterman.c:168) [148]  (0.859 ns)

 <State 10>: 1.23ns
The critical path consists of the following:
	'load' operation ('aligned_seq2_load_1', SmithWaterman.c:69->SmithWaterman.c:168) on array 'aligned_seq2' [159]  (0.615 ns)
	'store' operation ('store_ln69', SmithWaterman.c:69->SmithWaterman.c:168) of variable 'aligned_seq2_load_1', SmithWaterman.c:69->SmithWaterman.c:168 on array 'aligned_seq2' [160]  (0.615 ns)

 <State 11>: 1.23ns
The critical path consists of the following:
	'load' operation ('aligned_seq2_load', SmithWaterman.c:68->SmithWaterman.c:168) on array 'aligned_seq2' [156]  (0.615 ns)
	'store' operation ('store_ln70', SmithWaterman.c:70->SmithWaterman.c:168) of variable 'aligned_seq2_load', SmithWaterman.c:68->SmithWaterman.c:168 on array 'aligned_seq2' [161]  (0.615 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
