#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Oct 30 22:40:00 2025
# Process ID: 30820
# Current directory: E:/fpga_class/vivado/logic_analyzer/logic_analyzer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34496 E:\fpga_class\vivado\logic_analyzer\logic_analyzer\logic_analyzer.xpr
# Log file: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/vivado.log
# Journal file: E:/fpga_class/vivado/logic_analyzer/logic_analyzer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 1109.199 ; gain = 0.000
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1352.215 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 219 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.298 . Memory (MB): peak = 2060.562 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.298 . Memory (MB): peak = 2060.562 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2060.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 122 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 116 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2214.469 ; gain = 1105.270
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
place_ports {probe_signals[2]} T10
place_ports {probe_signals[3]} T12
startgroup
set_property package_pin "" [get_ports [list  {probe_signals[6]}]]
place_ports {probe_signals[4]} U12
endgroup
place_ports {probe_signals[5]} U13
startgroup
set_property package_pin "" [get_ports [list  {probe_signals[7]}]]
place_ports {probe_signals[6]} V13
endgroup
place_ports {probe_signals[7]} V12
set_property package_pin "" [get_ports [list  {probe_signals[7]}]]
place_ports {probe_signals[6]} T14
place_ports {probe_signals[7]} T15
set_property target_constrs_file E:/fpga_class/vivado/logic_analyzer/src/logic_analyzer.xdc [current_fileset -constrset]
save_constraints -force
set_property iostandard LVCMOS33 [get_ports [list sys_clk]]
set_property iostandard LVCMOS33 [get_ports [list sw_test_enable]]
startgroup
set_property package_pin "" [get_ports [list  {probe_signals[2]}]]
place_ports {probe_signals[1]} T10
endgroup
startgroup
set_property package_pin "" [get_ports [list  {probe_signals[3]}]]
place_ports {probe_signals[2]} T12
endgroup
startgroup
set_property package_pin "" [get_ports [list  {probe_signals[4]}]]
place_ports {probe_signals[3]} U12
endgroup
startgroup
set_property package_pin "" [get_ports [list  {probe_signals[5]}]]
place_ports {probe_signals[4]} U13
endgroup
place_ports {probe_signals[5]} V13
set_property package_pin "" [get_ports [list  {sw_test_pattern[1]}]]
set_property package_pin "" [get_ports [list  {sw_test_pattern[0]}]]
set_property package_pin "" [get_ports [list  sw_test_enable]]
save_constraints -force
close_design
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Oct 30 22:56:08 2025] Launched synth_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/synth_1/runme.log
open_bd_design {E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.srcs/sources_1/bd/design_1/design_1.bd>...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
ERROR: [Ip 78-89] Error in evaluating command source init.tcl
 - 
    while executing
"source init.tcl"
1
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]
 - 
    while executing
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]"
ERROR: [Ip 78-89] Error in evaluating command source init.tcl
 - 
    while executing
"source init.tcl"
1
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]
 - 
    while executing
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]"
ERROR: [Ip 78-89] Error in evaluating command source init.tcl
 - 
    while executing
"source init.tcl"
1
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]
 - 
    while executing
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]"
ERROR: [Ip 78-89] Error in evaluating command source init.tcl
 - 
    while executing
"source init.tcl"
1
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]
 - 
    while executing
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]"
ERROR: [Ip 78-89] Error in evaluating command source init.tcl
 - 
    while executing
"source init.tcl"
1
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]
 - 
    while executing
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]"
ERROR: [Ip 78-89] Error in evaluating command source init.tcl
 - 
    while executing
"source init.tcl"
1
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]
 - 
    while executing
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]"
ERROR: [Ip 78-89] Error in evaluating command source init.tcl
 - 
    while executing
"source init.tcl"
1
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]
 - 
    while executing
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]"
ERROR: [Ip 78-89] Error in evaluating command source init.tcl
 - 
    while executing
"source init.tcl"
1
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]
 - 
    while executing
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]"
ERROR: [Ip 78-89] Error in evaluating command source init.tcl
 - 
    while executing
"source init.tcl"
1
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]
 - 
    while executing
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]"
ERROR: [Ip 78-89] Error in evaluating command source init.tcl
 - 
    while executing
"source init.tcl"
1
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]
 - 
    while executing
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]"
ERROR: [Ip 78-89] Error in evaluating command source init.tcl
 - 
    while executing
"source init.tcl"
1
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]
 - 
    while executing
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]"
ERROR: [Ip 78-89] Error in evaluating command source init.tcl
 - 
    while executing
"source init.tcl"
1
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]
 - 
    while executing
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]"
ERROR: [Ip 78-89] Error in evaluating command source init.tcl
 - 
    while executing
"source init.tcl"
1
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]
 - 
    while executing
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]"
ERROR: [Ip 78-89] Error in evaluating command source init.tcl
 - 
    while executing
"source init.tcl"
1
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]
 - 
    while executing
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]"
ERROR: [Ip 78-89] Error in evaluating command source init.tcl
 - 
    while executing
"source init.tcl"
1
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]
 - 
    while executing
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]"
ERROR: [Ip 78-89] Error in evaluating command source init.tcl
 - 
    while executing
"source init.tcl"
1
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]
 - 
    while executing
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]"
ERROR: [Ip 78-89] Error in evaluating command source init.tcl
 - 
    while executing
"source init.tcl"
1
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]
 - 
    while executing
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]"
ERROR: [Ip 78-89] Error in evaluating command source init.tcl
 - 
    while executing
"source init.tcl"
1
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]
 - 
    while executing
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]"
ERROR: [Ip 78-89] Error in evaluating command source init.tcl
 - 
    while executing
"source init.tcl"
1
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]
 - 
    while executing
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]"
ERROR: [Ip 78-89] Error in evaluating command source init.tcl
 - 
    while executing
"source init.tcl"
1
INFO: [BD 41-1808] Open Block Design has been cancelled.
INFO: [Common 17-344] 'open_bd_design' was cancelled
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.srcs/sources_1/bd/design_1/design_1.bd
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu Oct 30 22:56:32 2025] Launched synth_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu Oct 30 22:57:40 2025] Launched impl_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2515.562 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 219 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.348 . Memory (MB): peak = 2515.562 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.349 . Memory (MB): peak = 2515.562 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2515.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 122 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 116 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2515.562 ; gain = 0.000
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Oct 30 22:59:31 2025] Launched impl_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/impl_1/runme.log
set_property IOSTANDARD LVCMOS33 [get_ports [list {sw_test_pattern[1]}]]
place_ports {sw_test_pattern[1]} G18
set_property is_loc_fixed false [get_ports [list  {sw_test_pattern[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {sw_test_pattern[1]}]]
set_property is_loc_fixed true [get_ports [list  {sw_test_pattern[1]}]]
set_property package_pin "" [get_ports [list  {sw_test_pattern[1]}]]
set_property is_loc_fixed true [get_ports [list  {sw_test_pattern[1]}]]
set_property is_loc_fixed true [get_ports [list  {sw_test_pattern[1]}]]
set_property is_loc_fixed true [get_ports [list  {sw_test_pattern[0]}]]
set_property is_loc_fixed false [get_ports [list  {sw_test_pattern[0]}]]
set_property is_loc_fixed true [get_ports [list  {sw_test_pattern[1]}]]
set_property is_loc_fixed true [get_ports [list  {sw_test_pattern[1]}]]
set_property is_loc_fixed true [get_ports [list  {sw_test_pattern[1]}]]
set_property is_loc_fixed true [get_ports [list  {sw_test_pattern[1]}]]
set_property is_loc_fixed true [get_ports [list  {sw_test_pattern[1]}]]
place_ports {sw_test_pattern[1]} G18
set_property IOSTANDARD LVCMOS33 [get_ports [list {sw_test_pattern[1]}]]
set_property is_loc_fixed true [get_ports [list  {sw_test_pattern[0]}]]
set_property PULLTYPE PULLDOWN [get_ports [list {sw_test_pattern[0]}]]
save_constraints
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-2
Top: fpga_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2621.715 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpga_top' [E:/fpga_class/vivado/logic_analyzer/src/fpga_top.v:26]
	Parameter DEBOUNCE_CNT_MAX bound to: 999999 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'input_synchronizer' [E:/fpga_class/vivado/logic_analyzer/src/input_synchronizer.v:18]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter SYNC_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'input_synchronizer' (1#1) [E:/fpga_class/vivado/logic_analyzer/src/input_synchronizer.v:18]
INFO: [Synth 8-6157] synthesizing module 'debounce' [E:/fpga_class/vivado/logic_analyzer/src/debounce.v:16]
	Parameter CNT_MAX bound to: 999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (2#1) [E:/fpga_class/vivado/logic_analyzer/src/debounce.v:16]
INFO: [Synth 8-6157] synthesizing module 'logic_analyzer_core' [E:/fpga_class/vivado/logic_analyzer/src/logic_analyzer_core.v:30]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter POST_TRIGGER_SAMPLES bound to: 1024 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter WAIT_TRIGGER bound to: 3'b001 
	Parameter POST_CAPTURE bound to: 3'b010 
	Parameter DONE bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'logic_analyzer_core' (3#1) [E:/fpga_class/vivado/logic_analyzer/src/logic_analyzer_core.v:30]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/fpga_class/vivado/logic_analyzer/src/fpga_top.v:218]
INFO: [Synth 8-6157] synthesizing module 'sample_buffer' [E:/fpga_class/vivado/logic_analyzer/src/sample_buffer.v:16]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sample_buffer' (4#1) [E:/fpga_class/vivado/logic_analyzer/src/sample_buffer.v:16]
INFO: [Synth 8-6157] synthesizing module 'test_signal_gen' [E:/fpga_class/vivado/logic_analyzer/src/test_signal_gen.v:16]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'test_signal_gen' (5#1) [E:/fpga_class/vivado/logic_analyzer/src/test_signal_gen.v:16]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/fpga_class/vivado/logic_analyzer/src/fpga_top.v:242]
INFO: [Synth 8-6157] synthesizing module 'ila' [E:/fpga_class/vivado/logic_analyzer/logic_analyzer/.Xil/Vivado-30820-forever/realtime/ila_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila' (6#1) [E:/fpga_class/vivado/logic_analyzer/logic_analyzer/.Xil/Vivado-30820-forever/realtime/ila_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ila_la'. This will prevent further optimization [E:/fpga_class/vivado/logic_analyzer/src/fpga_top.v:242]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_la_core'. This will prevent further optimization [E:/fpga_class/vivado/logic_analyzer/src/fpga_top.v:194]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_sample_buffer'. This will prevent further optimization [E:/fpga_class/vivado/logic_analyzer/src/fpga_top.v:218]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_debounce_trigger'. This will prevent further optimization [E:/fpga_class/vivado/logic_analyzer/src/fpga_top.v:162]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_debounce_channel'. This will prevent further optimization [E:/fpga_class/vivado/logic_analyzer/src/fpga_top.v:169]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_debounce_type'. This will prevent further optimization [E:/fpga_class/vivado/logic_analyzer/src/fpga_top.v:176]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_debounce_mode'. This will prevent further optimization [E:/fpga_class/vivado/logic_analyzer/src/fpga_top.v:183]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_test_gen'. This will prevent further optimization [E:/fpga_class/vivado/logic_analyzer/src/fpga_top.v:231]
INFO: [Synth 8-6155] done synthesizing module 'fpga_top' (7#1) [E:/fpga_class/vivado/logic_analyzer/src/fpga_top.v:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2621.715 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2621.715 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2621.715 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.gen/sources_1/ip/ila/ila.dcp' for cell 'u_ila_la'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2621.715 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 175 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.gen/sources_1/ip/ila/ila_v6_2/constraints/ila.xdc] for cell 'u_ila_la/inst'
Finished Parsing XDC File [e:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.gen/sources_1/ip/ila/ila_v6_2/constraints/ila.xdc] for cell 'u_ila_la/inst'
Parsing XDC File [E:/fpga_class/vivado/logic_analyzer/src/logic_analyzer.xdc]
Finished Parsing XDC File [E:/fpga_class/vivado/logic_analyzer/src/logic_analyzer.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/fpga_class/vivado/logic_analyzer/src/logic_analyzer.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2685.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 116 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 116 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2717.746 ; gain = 96.031
29 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2717.746 ; gain = 96.031
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-2
INFO: [Project 1-454] Reading design checkpoint 'e:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.gen/sources_1/ip/ila/ila.dcp' for cell 'u_ila_la'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2758.203 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 201 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: u_ila_la UUID: 1f7e69a8-23c2-5972-932c-a1b34a7643c4 
Parsing XDC File [e:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.gen/sources_1/ip/ila/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_ila_la/inst'
Finished Parsing XDC File [e:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.gen/sources_1/ip/ila/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_ila_la/inst'
Parsing XDC File [e:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.gen/sources_1/ip/ila/ila_v6_2/constraints/ila.xdc] for cell 'u_ila_la/inst'
Finished Parsing XDC File [e:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.gen/sources_1/ip/ila/ila_v6_2/constraints/ila.xdc] for cell 'u_ila_la/inst'
Parsing XDC File [E:/fpga_class/vivado/logic_analyzer/src/logic_analyzer.xdc]
Finished Parsing XDC File [E:/fpga_class/vivado/logic_analyzer/src/logic_analyzer.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2758.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 116 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 116 instances

set_property iostandard LVCMOS33 [get_ports [list {sw_test_pattern[0]}]]
place_ports {sw_test_pattern[1]} P16
set_property iostandard LVCMOS33 [get_ports [list {sw_test_pattern[1]}]]
place_ports sw_test_enable P15
set_property iostandard LVCMOS33 [get_ports [list sw_test_enable]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2758.203 ; gain = 0.000
[Thu Oct 30 23:06:47 2025] Launched impl_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/src/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2758.203 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 219 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.282 . Memory (MB): peak = 2758.203 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.283 . Memory (MB): peak = 2758.203 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2758.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 122 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 116 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2785.574 ; gain = 16.863
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210357A7D00EA
open_hw_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4338.281 ; gain = 1552.707
set_property PROGRAM.FILE {E:/fpga_class/vivado/logic_analyzer/src/impl_1/fpga_top.bit} [get_hw_devices xc7z010_1]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Oct 30 23:09:43 2025] Launched impl_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/src/impl_1/runme.log
set_property PROBES.FILE {E:/fpga_class/vivado/logic_analyzer/src/impl_1/fpga_top.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {E:/fpga_class/vivado/logic_analyzer/src/impl_1/fpga_top.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {E:/fpga_class/vivado/logic_analyzer/src/impl_1/fpga_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:11:59
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:11:59
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:14:24
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:14:24
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:14:27
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:14:27
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:14:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:14:31
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:14:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:14:34
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:14:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:14:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:14:41
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:14:41
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:14:44
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:14:44
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:14:48
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:14:48
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:14:51
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:14:51
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:14:55
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:14:55
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:14:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:14:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:15:02
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:15:02
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:15:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:15:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:15:09
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:15:09
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:15:12
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:15:12
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:15:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:15:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:15:19
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:15:19
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:15:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:15:22
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes triggered -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:17:52
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2025-Oct-30 23:18:17
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:18:36
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2025-Oct-30 23:18:57
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:18:58
set_property TRIGGER_COMPARE_VALUE eq1'b0 [get_hw_probes triggered -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2025-Oct-30 23:19:09
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:19:09
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:19:09
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:19:48
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:19:48
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:19:56
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:19:56
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:21:21
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2025-Oct-30 23:21:38
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:21:47
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2025-Oct-30 23:21:56
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:21:57
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2025-Oct-30 23:22:00
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210357A7D00EA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210357A7D00EA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {E:/fpga_class/vivado/logic_analyzer/src/impl_1/fpga_top.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {E:/fpga_class/vivado/logic_analyzer/src/impl_1/fpga_top.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {E:/fpga_class/vivado/logic_analyzer/src/impl_1/fpga_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes triggered -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:22:55
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:23:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:24:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:24:30
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:24:44
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:24:51
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:24:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:24:59
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:25:19
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:25:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:26:03
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210357A7D00EA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210357A7D00EA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {E:/fpga_class/vivado/logic_analyzer/src/impl_1/fpga_top.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {E:/fpga_class/vivado/logic_analyzer/src/impl_1/fpga_top.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {E:/fpga_class/vivado/logic_analyzer/src/impl_1/fpga_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:26:40
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:26:41
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:27:41
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210357A7D00EA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210357A7D00EA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {E:/fpga_class/vivado/logic_analyzer/src/impl_1/fpga_top.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {E:/fpga_class/vivado/logic_analyzer/src/impl_1/fpga_top.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {E:/fpga_class/vivado/logic_analyzer/src/impl_1/fpga_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:29:53
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:29:55
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:30:56
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:30:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:32:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:32:34
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:33:21
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:33:22
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:34:19
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:34:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:34:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:34:40
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:34:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:34:59
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:37:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:37:04
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:37:18
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:37:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:37:46
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:38:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:38:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:38:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:39:27
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:39:29
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:40:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:40:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:40:19
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:40:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:40:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:40:47
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210357A7D00EA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210357A7D00EA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {E:/fpga_class/vivado/logic_analyzer/src/impl_1/fpga_top.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {E:/fpga_class/vivado/logic_analyzer/src/impl_1/fpga_top.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {E:/fpga_class/vivado/logic_analyzer/src/impl_1/fpga_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:41:32
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:41:33
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:42:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:42:26
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:42:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:42:57
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:43:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:43:29
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:43:40
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:43:41
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:45:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:45:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:45:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:45:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210357A7D00EA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210357A7D00EA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {E:/fpga_class/vivado/logic_analyzer/src/impl_1/fpga_top.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {E:/fpga_class/vivado/logic_analyzer/src/impl_1/fpga_top.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {E:/fpga_class/vivado/logic_analyzer/src/impl_1/fpga_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:46:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:46:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu Oct 30 23:51:42 2025] Launched synth_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Oct 30 23:53:09 2025] Launched impl_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/src/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 5158.598 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 219 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.299 . Memory (MB): peak = 5158.598 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.299 . Memory (MB): peak = 5158.598 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 5158.598 ; gain = 0.000
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 5158.598 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210357A7D00EA
set_property PROGRAM.FILE {E:\fpga_class\vivado\logic_analyzer\src\impl_1\fpga_top.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {E:\fpga_class\vivado\logic_analyzer\src\impl_1\fpga_top.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {E:\fpga_class\vivado\logic_analyzer\src\impl_1\fpga_top.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
WARNING: Simulation object test_signals was not found in the design.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:55:50
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:56:10
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:56:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:56:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:57:13
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:57:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:57:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:57:41
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:59:02
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:59:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:59:19
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:59:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:59:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:59:48
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-30 23:59:55
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-30 23:59:57
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-31 00:00:12
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-31 00:00:13
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-31 00:05:53
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-31 00:05:55
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-31 00:06:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-31 00:06:10
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-31 00:08:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-31 00:08:33
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-31 00:08:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-31 00:08:49
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-31 00:09:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-31 00:09:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210357A7D00EA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210357A7D00EA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {E:/fpga_class/vivado/logic_analyzer/src/impl_1/fpga_top.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {E:/fpga_class/vivado/logic_analyzer/src/impl_1/fpga_top.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {E:/fpga_class/vivado/logic_analyzer/src/impl_1/fpga_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
WARNING: Simulation object test_signals was not found in the design.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-31 00:10:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-31 00:10:10
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-31 00:10:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-31 00:10:55
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-31 00:11:36
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-31 00:11:37
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-31 00:11:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-31 00:11:56
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-31 00:12:27
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-31 00:12:29
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/synth_1

launch_runs synth_1 -jobs 10
[Fri Oct 31 00:13:40 2025] Launched synth_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Fri Oct 31 00:14:25 2025] Launched impl_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Fri Oct 31 00:14:33 2025] Launched impl_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/src/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 5741.406 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210357A7D00EA
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {E:/fpga_class/vivado/logic_analyzer/src/impl_1/fpga_top.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {E:/fpga_class/vivado/logic_analyzer/src/impl_1/fpga_top.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {E:/fpga_class/vivado/logic_analyzer/src/impl_1/fpga_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-31 00:18:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-31 00:18:47
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-31 00:19:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-31 00:19:09
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-31 00:19:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-31 00:19:32
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 5748.398 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 219 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.260 . Memory (MB): peak = 5748.398 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.260 . Memory (MB): peak = 5748.398 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 5748.398 ; gain = 0.000
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Fri Oct 31 00:21:41 2025] Launched impl_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/src/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
ERROR: [Common 17-69] Command failed:  Run'impl_1' is already running and cannot be relaunched.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Fri Oct 31 00:22:44 2025] Launched impl_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/src/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 5748.398 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210357A7D00EA
set_property PROGRAM.FILE {E:\fpga_class\vivado\logic_analyzer\src\impl_1\fpga_top.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {E:\fpga_class\vivado\logic_analyzer\src\impl_1\fpga_top.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {E:\fpga_class\vivado\logic_analyzer\src\impl_1\fpga_top.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
set_property PROBES.FILE {E:/fpga_class/vivado/logic_analyzer/src/impl_1/fpga_top.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {E:/fpga_class/vivado/logic_analyzer/src/impl_1/fpga_top.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {E:/fpga_class/vivado/logic_analyzer/src/impl_1/fpga_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {curr_trig_cfg_ext} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-31 00:29:37
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-31 00:29:39
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-31 00:31:49
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-31 00:31:51
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
