0.7
2020.2
Oct 13 2023
20:47:58
D:/Study/Digital Communication IC Design/SphereDecoding/top_tb.v,1734562205,verilog,,,,clk_gen;top_tb,,,,,,,,
D:/Study/Digital Communication IC Design/SphereDecoding/xilinx/project_1/project_1.sim/sim_1/synth/timing/xsim/top_tb_time_synth.v,1734580464,verilog,,D:/Study/Digital Communication IC Design/SphereDecoding/top_tb.v,,MIMO_detector;PED;accum;complex_multiply;complex_multiply_0;complex_multiply_1;complex_multiply_2;glbl,,,,,,,,
