{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744926268896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744926268903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 17 16:44:28 2025 " "Processing started: Thu Apr 17 16:44:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744926268903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926268903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rtl_top_test -c rtl_top_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off rtl_top_test -c rtl_top_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926268904 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744926271548 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744926271548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spart/spart_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file spart/spart_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spart_top " "Found entity 1: spart_top" {  } { { "spart/spart_top.sv" "" { Text "I:/ECE554/Battleship/Verilog/spart/spart_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744926278898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926278898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spart/spart.sv 1 1 " "Found 1 design units, including 1 entities, in source file spart/spart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spart " "Found entity 1: spart" {  } { { "spart/spart.sv" "" { Text "I:/ECE554/Battleship/Verilog/spart/spart.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744926279050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926279050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard/keyboard_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboard/keyboard_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard/keyboard_controller.sv" "" { Text "I:/ECE554/Battleship/Verilog/keyboard/keyboard_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744926279193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926279193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppu/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ppu/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "ppu/vga_pll.v" "" { Text "I:/ECE554/Battleship/Verilog/ppu/vga_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744926279351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926279351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppu/vga_pll/vga_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file ppu/vga_pll/vga_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_0002 " "Found entity 1: vga_pll_0002" {  } { { "ppu/vga_pll/vga_pll_0002.v" "" { Text "I:/ECE554/Battleship/Verilog/ppu/vga_pll/vga_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744926279548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926279548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppu/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ppu/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "ppu/VGA_Controller.v" "" { Text "I:/ECE554/Battleship/Verilog/ppu/VGA_Controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744926279721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926279721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppu/ship5_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file ppu/ship5_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ship5_rom " "Found entity 1: ship5_rom" {  } { { "ppu/ship5_rom.v" "" { Text "I:/ECE554/Battleship/Verilog/ppu/ship5_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744926279871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926279871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppu/ship4_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file ppu/ship4_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ship4_rom " "Found entity 1: ship4_rom" {  } { { "ppu/ship4_rom.v" "" { Text "I:/ECE554/Battleship/Verilog/ppu/ship4_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744926280021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926280021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppu/ship3_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file ppu/ship3_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ship3_rom " "Found entity 1: ship3_rom" {  } { { "ppu/ship3_rom.v" "" { Text "I:/ECE554/Battleship/Verilog/ppu/ship3_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744926280240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926280240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppu/ship2_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file ppu/ship2_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ship2_rom " "Found entity 1: ship2_rom" {  } { { "ppu/ship2_rom.v" "" { Text "I:/ECE554/Battleship/Verilog/ppu/ship2_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744926280409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926280409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppu/ppu_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file ppu/ppu_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ppu_top " "Found entity 1: ppu_top" {  } { { "ppu/ppu_top.sv" "" { Text "I:/ECE554/Battleship/Verilog/ppu/ppu_top.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744926280549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926280549 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_CLK vga_clk ppu_demo.v(20) " "Verilog HDL Declaration information at ppu_demo.v(20): object \"VGA_CLK\" differs only in case from object \"vga_clk\" in the same scope" {  } { { "ppu/ppu_demo.v" "" { Text "I:/ECE554/Battleship/Verilog/ppu/ppu_demo.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744926280692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppu/ppu_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file ppu/ppu_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ppu_demo " "Found entity 1: ppu_demo" {  } { { "ppu/ppu_demo.v" "" { Text "I:/ECE554/Battleship/Verilog/ppu/ppu_demo.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744926280706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926280706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "vga_clk VGA_CLK ppu.sv(21) " "Verilog HDL Declaration information at ppu.sv(21): object \"vga_clk\" differs only in case from object \"VGA_CLK\" in the same scope" {  } { { "ppu/ppu.sv" "" { Text "I:/ECE554/Battleship/Verilog/ppu/ppu.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744926280830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppu/ppu.sv 1 1 " "Found 1 design units, including 1 entities, in source file ppu/ppu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PPU " "Found entity 1: PPU" {  } { { "ppu/ppu.sv" "" { Text "I:/ECE554/Battleship/Verilog/ppu/ppu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744926280845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926280845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppu/miss_ship_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file ppu/miss_ship_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 miss_ship_rom " "Found entity 1: miss_ship_rom" {  } { { "ppu/miss_ship_rom.v" "" { Text "I:/ECE554/Battleship/Verilog/ppu/miss_ship_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744926280986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926280986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppu/miss_player_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file ppu/miss_player_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 miss_player_rom " "Found entity 1: miss_player_rom" {  } { { "ppu/miss_player_rom.v" "" { Text "I:/ECE554/Battleship/Verilog/ppu/miss_player_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744926281134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926281134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppu/hit_ship_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file ppu/hit_ship_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 hit_ship_rom " "Found entity 1: hit_ship_rom" {  } { { "ppu/hit_ship_rom.v" "" { Text "I:/ECE554/Battleship/Verilog/ppu/hit_ship_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744926281315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926281315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppu/hit_player_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file ppu/hit_player_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 hit_player_rom " "Found entity 1: hit_player_rom" {  } { { "ppu/hit_player_rom.v" "" { Text "I:/ECE554/Battleship/Verilog/ppu/hit_player_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744926281474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926281474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppu/board_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file ppu/board_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 board_rom " "Found entity 1: board_rom" {  } { { "ppu/board_rom.v" "" { Text "I:/ECE554/Battleship/Verilog/ppu/board_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744926281623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926281623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "processor/registerfile.sv" "" { Text "I:/ECE554/Battleship/Verilog/processor/registerfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744926281754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926281754 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "snd SND proc.sv(10) " "Verilog HDL Declaration information at proc.sv(10): object \"snd\" differs only in case from object \"SND\" in the same scope" {  } { { "processor/proc.sv" "" { Text "I:/ECE554/Battleship/Verilog/processor/proc.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744926281876 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sac SAC proc.sv(9) " "Verilog HDL Declaration information at proc.sv(9): object \"sac\" differs only in case from object \"SAC\" in the same scope" {  } { { "processor/proc.sv" "" { Text "I:/ECE554/Battleship/Verilog/processor/proc.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744926281877 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "uad UAD proc.sv(11) " "Verilog HDL Declaration information at proc.sv(11): object \"uad\" differs only in case from object \"UAD\" in the same scope" {  } { { "processor/proc.sv" "" { Text "I:/ECE554/Battleship/Verilog/processor/proc.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744926281877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/proc.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/proc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "processor/proc.sv" "" { Text "I:/ECE554/Battleship/Verilog/processor/proc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744926281893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926281893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/placeholder_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/placeholder_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 placeholder_mem " "Found entity 1: placeholder_mem" {  } { { "processor/placeholder_mem.sv" "" { Text "I:/ECE554/Battleship/Verilog/processor/placeholder_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744926282022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926282022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "processor/memory.sv" "" { Text "I:/ECE554/Battleship/Verilog/processor/memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744926282152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926282152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/instruction_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/instruction_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "processor/instruction_decoder.sv" "" { Text "I:/ECE554/Battleship/Verilog/processor/instruction_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744926282287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926282287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/inst_memory_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/inst_memory_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inst_memory_wrapper " "Found entity 1: inst_memory_wrapper" {  } { { "processor/inst_memory_wrapper.sv" "" { Text "I:/ECE554/Battleship/Verilog/processor/inst_memory_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744926282420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926282420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/imembank.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/imembank.v" { { "Info" "ISGN_ENTITY_NAME" "1 imembank " "Found entity 1: imembank" {  } { { "processor/imembank.v" "" { Text "I:/ECE554/Battleship/Verilog/processor/imembank.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744926282633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926282633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/hazard.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/hazard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard " "Found entity 1: hazard" {  } { { "processor/hazard.sv" "" { Text "I:/ECE554/Battleship/Verilog/processor/hazard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744926282773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926282773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/forwarding.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/forwarding.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding " "Found entity 1: forwarding" {  } { { "processor/forwarding.sv" "" { Text "I:/ECE554/Battleship/Verilog/processor/forwarding.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744926282916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926282916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "processor/fetch.sv" "" { Text "I:/ECE554/Battleship/Verilog/processor/fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744926283045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926283045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "processor/execute.sv" "" { Text "I:/ECE554/Battleship/Verilog/processor/execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744926283171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926283171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/dmembank.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/dmembank.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmembank " "Found entity 1: dmembank" {  } { { "processor/dmembank.v" "" { Text "I:/ECE554/Battleship/Verilog/processor/dmembank.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744926283320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926283320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "processor/decode.sv" "" { Text "I:/ECE554/Battleship/Verilog/processor/decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744926283455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926283455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/data_memory_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/data_memory_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory_wrapper " "Found entity 1: data_memory_wrapper" {  } { { "processor/data_memory_wrapper.sv" "" { Text "I:/ECE554/Battleship/Verilog/processor/data_memory_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744926283597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926283597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/branch_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/branch_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_ctrl " "Found entity 1: branch_ctrl" {  } { { "processor/branch_ctrl.sv" "" { Text "I:/ECE554/Battleship/Verilog/processor/branch_ctrl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744926283736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926283736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "processor/alu.sv" "" { Text "I:/ECE554/Battleship/Verilog/processor/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744926283872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926283872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_top_test.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_top_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 rtl_top_test " "Found entity 1: rtl_top_test" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744926284008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926284008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rtl_top " "Found entity 1: rtl_top" {  } { { "rtl_top.sv" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744926284119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926284119 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vga_clk ppu_top.sv(95) " "Verilog HDL Implicit Net warning at ppu_top.sv(95): created implicit net for \"vga_clk\"" {  } { { "ppu/ppu_top.sv" "" { Text "I:/ECE554/Battleship/Verilog/ppu/ppu_top.sv" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744926284124 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk rtl_top.sv(95) " "Verilog HDL Implicit Net warning at rtl_top.sv(95): created implicit net for \"clk\"" {  } { { "rtl_top.sv" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top.sv" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744926284124 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rtl_top rtl_top.sv(35) " "Verilog HDL Parameter Declaration warning at rtl_top.sv(35): Parameter Declaration in module \"rtl_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl_top.sv" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top.sv" 35 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744926284143 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rtl_top rtl_top.sv(36) " "Verilog HDL Parameter Declaration warning at rtl_top.sv(36): Parameter Declaration in module \"rtl_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl_top.sv" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top.sv" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744926284144 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rtl_top rtl_top.sv(37) " "Verilog HDL Parameter Declaration warning at rtl_top.sv(37): Parameter Declaration in module \"rtl_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl_top.sv" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top.sv" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744926284144 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rtl_top rtl_top.sv(38) " "Verilog HDL Parameter Declaration warning at rtl_top.sv(38): Parameter Declaration in module \"rtl_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl_top.sv" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top.sv" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744926284144 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rtl_top rtl_top.sv(39) " "Verilog HDL Parameter Declaration warning at rtl_top.sv(39): Parameter Declaration in module \"rtl_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl_top.sv" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top.sv" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744926284144 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rtl_top rtl_top.sv(40) " "Verilog HDL Parameter Declaration warning at rtl_top.sv(40): Parameter Declaration in module \"rtl_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl_top.sv" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top.sv" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744926284144 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rtl_top rtl_top.sv(41) " "Verilog HDL Parameter Declaration warning at rtl_top.sv(41): Parameter Declaration in module \"rtl_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl_top.sv" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top.sv" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744926284145 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rtl_top rtl_top.sv(42) " "Verilog HDL Parameter Declaration warning at rtl_top.sv(42): Parameter Declaration in module \"rtl_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl_top.sv" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top.sv" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744926284145 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rtl_top rtl_top.sv(43) " "Verilog HDL Parameter Declaration warning at rtl_top.sv(43): Parameter Declaration in module \"rtl_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl_top.sv" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top.sv" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744926284145 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rtl_top rtl_top.sv(44) " "Verilog HDL Parameter Declaration warning at rtl_top.sv(44): Parameter Declaration in module \"rtl_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl_top.sv" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top.sv" 44 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744926284145 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rtl_top rtl_top.sv(45) " "Verilog HDL Parameter Declaration warning at rtl_top.sv(45): Parameter Declaration in module \"rtl_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl_top.sv" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top.sv" 45 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744926284145 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rtl_top rtl_top.sv(46) " "Verilog HDL Parameter Declaration warning at rtl_top.sv(46): Parameter Declaration in module \"rtl_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl_top.sv" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top.sv" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744926284145 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rtl_top rtl_top.sv(47) " "Verilog HDL Parameter Declaration warning at rtl_top.sv(47): Parameter Declaration in module \"rtl_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl_top.sv" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top.sv" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744926284146 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rtl_top rtl_top.sv(48) " "Verilog HDL Parameter Declaration warning at rtl_top.sv(48): Parameter Declaration in module \"rtl_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl_top.sv" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top.sv" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744926284146 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rtl_top rtl_top.sv(49) " "Verilog HDL Parameter Declaration warning at rtl_top.sv(49): Parameter Declaration in module \"rtl_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl_top.sv" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top.sv" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744926284146 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rtl_top rtl_top.sv(50) " "Verilog HDL Parameter Declaration warning at rtl_top.sv(50): Parameter Declaration in module \"rtl_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl_top.sv" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top.sv" 50 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744926284146 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rtl_top rtl_top.sv(51) " "Verilog HDL Parameter Declaration warning at rtl_top.sv(51): Parameter Declaration in module \"rtl_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl_top.sv" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top.sv" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744926284146 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rtl_top_test " "Elaborating entity \"rtl_top_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744926284417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rtl_top rtl_top:u_rtl_top " "Elaborating entity \"rtl_top\" for hierarchy \"rtl_top:u_rtl_top\"" {  } { { "rtl_top_test.v" "u_rtl_top" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744926284465 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..2\] rtl_top.sv(9) " "Output port \"LEDR\[9..2\]\" at rtl_top.sv(9) has no driver" {  } { { "rtl_top.sv" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744926284469 "|rtl_top_test|rtl_top:u_rtl_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B rtl_top.sv(17) " "Output port \"VGA_B\" at rtl_top.sv(17) has no driver" {  } { { "rtl_top.sv" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744926284470 "|rtl_top_test|rtl_top:u_rtl_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G rtl_top.sv(19) " "Output port \"VGA_G\" at rtl_top.sv(19) has no driver" {  } { { "rtl_top.sv" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744926284470 "|rtl_top_test|rtl_top:u_rtl_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R rtl_top.sv(21) " "Output port \"VGA_R\" at rtl_top.sv(21) has no driver" {  } { { "rtl_top.sv" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744926284470 "|rtl_top_test|rtl_top:u_rtl_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N rtl_top.sv(16) " "Output port \"VGA_BLANK_N\" at rtl_top.sv(16) has no driver" {  } { { "rtl_top.sv" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744926284470 "|rtl_top_test|rtl_top:u_rtl_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK rtl_top.sv(18) " "Output port \"VGA_CLK\" at rtl_top.sv(18) has no driver" {  } { { "rtl_top.sv" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744926284470 "|rtl_top_test|rtl_top:u_rtl_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS rtl_top.sv(20) " "Output port \"VGA_HS\" at rtl_top.sv(20) has no driver" {  } { { "rtl_top.sv" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744926284470 "|rtl_top_test|rtl_top:u_rtl_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N rtl_top.sv(22) " "Output port \"VGA_SYNC_N\" at rtl_top.sv(22) has no driver" {  } { { "rtl_top.sv" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744926284471 "|rtl_top_test|rtl_top:u_rtl_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS rtl_top.sv(23) " "Output port \"VGA_VS\" at rtl_top.sv(23) has no driver" {  } { { "rtl_top.sv" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744926284471 "|rtl_top_test|rtl_top:u_rtl_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spart_top rtl_top:u_rtl_top\|spart_top:spart_top_i " "Elaborating entity \"spart_top\" for hierarchy \"rtl_top:u_rtl_top\|spart_top:spart_top_i\"" {  } { { "rtl_top.sv" "spart_top_i" { Text "I:/ECE554/Battleship/Verilog/rtl_top.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744926284601 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 spart_top.sv(29) " "Verilog HDL assignment warning at spart_top.sv(29): truncated value with size 8 to match size of target (3)" {  } { { "spart/spart_top.sv" "" { Text "I:/ECE554/Battleship/Verilog/spart/spart_top.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744926284601 "|rtl_top_test|rtl_top:u_rtl_top|spart_top:spart_top_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spart rtl_top:u_rtl_top\|spart_top:spart_top_i\|spart:spart_i " "Elaborating entity \"spart\" for hierarchy \"rtl_top:u_rtl_top\|spart_top:spart_top_i\|spart:spart_i\"" {  } { { "spart/spart_top.sv" "spart_i" { Text "I:/ECE554/Battleship/Verilog/spart/spart_top.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744926284779 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spart.sv(62) " "Verilog HDL assignment warning at spart.sv(62): truncated value with size 32 to match size of target (5)" {  } { { "spart/spart.sv" "" { Text "I:/ECE554/Battleship/Verilog/spart/spart.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744926284781 "|rtl_top_test|rtl_top:u_rtl_top|spart_top:spart_top_i|spart:spart_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spart.sv(69) " "Verilog HDL assignment warning at spart.sv(69): truncated value with size 32 to match size of target (5)" {  } { { "spart/spart.sv" "" { Text "I:/ECE554/Battleship/Verilog/spart/spart.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744926284781 "|rtl_top_test|rtl_top:u_rtl_top|spart_top:spart_top_i|spart:spart_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spart.sv(90) " "Verilog HDL assignment warning at spart.sv(90): truncated value with size 32 to match size of target (5)" {  } { { "spart/spart.sv" "" { Text "I:/ECE554/Battleship/Verilog/spart/spart.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744926284782 "|rtl_top_test|rtl_top:u_rtl_top|spart_top:spart_top_i|spart:spart_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 spart.sv(111) " "Verilog HDL assignment warning at spart.sv(111): truncated value with size 32 to match size of target (16)" {  } { { "spart/spart.sv" "" { Text "I:/ECE554/Battleship/Verilog/spart/spart.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744926284782 "|rtl_top_test|rtl_top:u_rtl_top|spart_top:spart_top_i|spart:spart_i"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1744926287146 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744926287197 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1744926287197 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[3\] GND pin " "The pin \"GPIO\[3\]\" is fed by GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 49 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1744926287201 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1744926287201 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] VCC " "Pin \"LEDR\[0\]\" is stuck at VCC" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744926287208 "|rtl_top_test|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1744926287208 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1744926287282 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_pll 13 " "Ignored 13 assignments for entity \"vga_pll\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1744926287303 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_pll_0002 317 " "Ignored 317 assignments for entity \"vga_pll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1744926287303 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ECE554/Battleship/Verilog/rtl_top_test.map.smsg " "Generated suppressed messages file I:/ECE554/Battleship/Verilog/rtl_top_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926288806 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744926290039 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744926290039 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744926291589 "|rtl_top_test|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744926291589 "|rtl_top_test|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744926291589 "|rtl_top_test|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744926291589 "|rtl_top_test|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744926291589 "|rtl_top_test|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744926291589 "|rtl_top_test|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744926291589 "|rtl_top_test|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744926291589 "|rtl_top_test|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744926291589 "|rtl_top_test|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744926291589 "|rtl_top_test|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744926291589 "|rtl_top_test|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744926291589 "|rtl_top_test|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744926291589 "|rtl_top_test|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744926291589 "|rtl_top_test|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744926291589 "|rtl_top_test|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744926291589 "|rtl_top_test|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744926291589 "|rtl_top_test|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "rtl_top_test.v" "" { Text "I:/ECE554/Battleship/Verilog/rtl_top_test.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744926291589 "|rtl_top_test|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1744926291589 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "139 " "Implemented 139 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744926291592 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744926291592 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Implemented 40 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1744926291592 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744926291592 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 180 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 180 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744926291808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 17 16:44:51 2025 " "Processing ended: Thu Apr 17 16:44:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744926291808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744926291808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744926291808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744926291808 ""}
