// Seed: 3319215718
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  assign module_1.id_11 = 0;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd58,
    parameter id_4 = 32'd95,
    parameter id_7 = 32'd29
) (
    output logic id_0,
    input tri _id_1,
    output wand id_2,
    input supply1 id_3,
    input tri0 _id_4
);
  bit [id_4 : id_4] id_6 = {-1 | -1, 1'b0};
  logic _id_7;
  ;
  assign id_2 = id_6;
  logic [id_1 : -1] id_8;
  ;
  logic [7:0] id_9 = id_8[1];
  initial begin : LABEL_0
    id_6 <= {id_9[id_7 : id_1]{id_9}} ? -1 : id_4 ? -1 : id_7 ? id_7 : -1'b0;
  end
  parameter id_10 = -1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
  tri1 id_11 = -1;
  initial begin : LABEL_1
    id_0 = id_3;
  end
endmodule
