<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>
         Lattice Mapping Report File for Design Module 'UART_wrapper'



<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a LatticeXP2 -p LFXP2-5E -t TQFP144 -s 5 -oc Commercial
     Counter_impl1.ngd -o Counter_impl1_map.ncd -pr Counter_impl1.prf -mp
     Counter_impl1.mrp -lpf C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/d
     nair_practicals/Counter/impl1/Counter_impl1_synplify.lpf -lpf
     C:/Users/Dayalan
     Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Counter.lpf -gui
     -msgset C:/Users/Dayalan
     Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/promote.xml 
Target Vendor:  LATTICE
Target Device:  LFXP2-5ETQFP144
Target Performance:   5
Mapper:  mg5a00,  version:  Diamond (64-bit) 3.12.0.240.2
Mapped on:  05/09/22  09:25:39


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:    217 out of  3864 (6%)
      PFU registers:          215 out of  3564 (6%)
      PIO registers:            2 out of   300 (1%)
   Number of SLICEs:       195 out of  2376 (8%)
      SLICEs as Logic/ROM:    195 out of  2376 (8%)
      SLICEs as RAM:            0 out of   405 (0%)
      SLICEs as Carry:         32 out of  2376 (1%)
   Number of LUT4s:        256 out of  4752 (5%)
      Number used as logic LUTs:        192
      Number used as distributed RAM:     0
      Number used as ripple logic:       64
      Number used as shift registers:     0
   Number of PIO sites used: 12 out of 100 (12%)
   Number of PIO FIXEDDELAY:    0
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of block RAMs:  0 out of 9 (0%)
   Number of CLKDIVs:  0 out of 2 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.

        Number Of Mapped DSP Components:
   --------------------------------
   MULT36X36B          0
   MULT18X18B          0
   MULT18X18MACB       0
   MULT18X18ADDSUBB    0
   MULT18X18ADDSUBSUMB 0
   MULT9X9B            0
   MULT9X9ADDSUBB      0

   MULT9X9ADDSUBSUMB   0
   --------------------------------
   Number of Used DSP Sites:  0 out of 24 (0 %)
   Number of clocks:  1
     Net ipClk_c: 126 loads, 126 rising, 0 falling (Driver: PIO ipClk )
   Number of Clock Enables:  23
     Net un1_clk_cnt_0_sqmuxa_i_i: 1 loads, 0 LSLICEs
     Net control.rst: 1 loads, 1 LSLICEs
     Net register/LEDs11_i: 4 loads, 4 LSLICEs
     Net control/opWrData_0_sqmuxa: 16 loads, 16 LSLICEs
     Net control/Valid_RNO: 1 loads, 1 LSLICEs
     Net control/opAddress_0_sqmuxa_1: 4 loads, 4 LSLICEs
     Net control/state_0_sqmuxa_0_i_0: 1 loads, 1 LSLICEs
     Net control/state_0_sqmuxa_1: 8 loads, 8 LSLICEs
     Net control/un1_state_2_i: 1 loads, 1 LSLICEs
     Net control/N_158_i: 4 loads, 4 LSLICEs
     Net packetiser/opTxReady_0_sqmuxa_1_i: 1 loads, 1 LSLICEs
     Net packetiser/un1_rst_2_i: 4 loads, 4 LSLICEs
     Net packetiser/UART_Inst/un1_rst_2_i: 4 loads, 4 LSLICEs
     Net packetiser/UART_Inst/opRxValid_RNO: 1 loads, 1 LSLICEs
     Net packetiser/UART_Inst/un1_rst_4_0_a2_0dup: 4 loads, 4 LSLICEs
     Net packetiser/UART_Inst/opTxBusy_en_0: 1 loads, 1 LSLICEs
     Net packetiser/UART_Inst/N_258_i: 5 loads, 5 LSLICEs
     Net packetiser/rx_packet_1_sqmuxa: 4 loads, 4 LSLICEs
     Net packetiser/rx_packet_2_sqmuxa_1: 4 loads, 4 LSLICEs
     Net packetiser/N_262_i: 4 loads, 4 LSLICEs
     Net packetiser/N_193_i: 5 loads, 5 LSLICEs
     Net packetiser/rx_packet_0_sqmuxa: 4 loads, 4 LSLICEs
     Net packetiser/tx_packet_0_sqmuxa_1: 4 loads, 4 LSLICEs
   Number of LSRs:  11
     Net control.rst: 8 loads, 7 LSLICEs
     Net crAddress[1]: 4 loads, 4 LSLICEs
     Net control/state_RNIMKMQ[0]: 3 loads, 3 LSLICEs
     Net control/wr_byte_cnt_5[2]: 1 loads, 1 LSLICEs
     Net control/un1_rd_byte_cnt_0_sqmuxa_1_i_0: 3 loads, 3 LSLICEs
     Net control/opWrEnable11: 3 loads, 3 LSLICEs
     Net packetiser/fb: 1 loads, 1 LSLICEs
     Net packetiser/rx_state[0]: 6 loads, 6 LSLICEs
     Net packetiser/UART_Inst/un1_rst_4_0_a2_0_a3_0dup: 2 loads, 2 LSLICEs
     Net packetiser/UART_Inst/un1_tx_cnt_6_s_3_0_S0: 1 loads, 1 LSLICEs
     Net packetiser/UART_Inst/rx_state_0_sqmuxa: 11 loads, 11 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net control.rst: 57 loads
     Net packetiser/tx_state[0]: 29 loads
     Net packetiser/UART_Inst/VCC: 27 loads
     Net packetiser/UART_Inst/tx_state[0]: 20 loads
     Net control/rd_byte_cnt[2]: 19 loads
     Net packetiser/rx_packet_2_sqmuxa: 17 loads
     Net control/opWrData_0_sqmuxa: 16 loads
     Net control/state[1]: 16 loads
     Net packetiser/rx_state[0]: 15 loads
     Net control/rd_data10_sn: 13 loads







   Number of warnings:  0
   Number of errors:    0
     




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

   No errors or warnings present.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+------------+
| IO Name             | Direction | Levelmode | IO         | FIXEDDELAY |
|                     |           |  IO_TYPE  | Register   |            |
+---------------------+-----------+-----------+------------+------------+
| opUART_Tx           | OUTPUT    | LVCMOS33  | OUT        |            |
+---------------------+-----------+-----------+------------+------------+
| ipClk               | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLED[7]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLED[6]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLED[5]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLED[4]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLED[3]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLED[2]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLED[1]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLED[0]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ipUART_Rx           | INPUT     | LVCMOS33  | IN         |            |
+---------------------+-----------+-----------+------------+------------+
| ipnReset            | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Block register/GND undriven or does not drive anything - clipped.
Block register/VCC undriven or does not drive anything - clipped.
Signal packetiser/rx_state_i[0] was merged into signal packetiser/rx_state[0]
Signal control.rst_i was merged into signal control.rst
Signal crAddress_i[1] was merged into signal crAddress[1]
Signal VCC undriven or does not drive anything - clipped.
Signal GND undriven or does not drive anything - clipped.
Signal packetiser/rx_len_7_s_7_0_S1 undriven or does not drive anything -

     clipped.
Signal packetiser/rx_len_7_s_7_0_COUT undriven or does not drive anything -
     clipped.
Signal packetiser/tx_byte_length_cry_0_S0[0] undriven or does not drive anything
     - clipped.
Signal packetiser/N_2 undriven or does not drive anything - clipped.
Signal packetiser/tx_byte_length_s_0_S1[7] undriven or does not drive anything -
     clipped.
Signal packetiser/tx_byte_length_s_0_COUT[7] undriven or does not drive anything
     - clipped.
Signal packetiser/UART_Inst/un1_tx_cnt_6_cry_0dup_0_S1 undriven or does not
     drive anything - clipped.
Signal packetiser/UART_Inst/un1_tx_cnt_6_cry_0dup_0_S0 undriven or does not
     drive anything - clipped.
Signal packetiser/UART_Inst/N_1 undriven or does not drive anything - clipped.
Signal packetiser/UART_Inst/un1_tx_cnt_6_cry_1dup_0_COUT undriven or does not
     drive anything - clipped.
Signal packetiser/UART_Inst/clk_cnt_cry_0_S0[0] undriven or does not drive
     anything - clipped.
Signal packetiser/UART_Inst/N_2 undriven or does not drive anything - clipped.
Signal packetiser/UART_Inst/clk_cnt_cry_0_COUT[7] undriven or does not drive
     anything - clipped.
Signal packetiser/UART_Inst/un1_clk_cnt2_11_cry_0_0_S1 undriven or does not
     drive anything - clipped.
Signal packetiser/UART_Inst/un1_clk_cnt2_11_cry_0_0_S0 undriven or does not
     drive anything - clipped.
Signal packetiser/UART_Inst/N_3 undriven or does not drive anything - clipped.
Signal packetiser/UART_Inst/un1_clk_cnt2_11_s_9_0_S1 undriven or does not drive
     anything - clipped.
Signal packetiser/UART_Inst/un1_clk_cnt2_11_s_9_0_COUT undriven or does not
     drive anything - clipped.
Signal packetiser/UART_Inst/un1_tx_cnt_6_cry_0_0_S1 undriven or does not drive
     anything - clipped.
Signal packetiser/UART_Inst/un1_tx_cnt_6_cry_0_0_S0 undriven or does not drive
     anything - clipped.
Signal packetiser/UART_Inst/N_4 undriven or does not drive anything - clipped.
Signal packetiser/UART_Inst/un1_tx_cnt_6_cry_1_0_S1 undriven or does not drive
     anything - clipped.
Signal packetiser/UART_Inst/un1_tx_cnt_6_cry_1_0_S0 undriven or does not drive
     anything - clipped.
Signal packetiser/UART_Inst/un1_tx_cnt_6_s_3_0_S1 undriven or does not drive
     anything - clipped.
Signal packetiser/UART_Inst/un1_tx_cnt_6_s_3_0_COUT undriven or does not drive
     anything - clipped.
Signal packetiser/UART_Inst/un1_rx_cnt_6_cry_0_0_S1 undriven or does not drive
     anything - clipped.
Signal packetiser/UART_Inst/un1_rx_cnt_6_cry_0_0_S0 undriven or does not drive
     anything - clipped.
Signal packetiser/UART_Inst/N_5 undriven or does not drive anything - clipped.
Signal packetiser/UART_Inst/un1_rx_cnt_6_s_3_0_S1 undriven or does not drive
     anything - clipped.
Signal packetiser/UART_Inst/un1_rx_cnt_6_s_3_0_COUT undriven or does not drive
     anything - clipped.
Signal packetiser/rx_len_7_cry_0_0_S1 undriven or does not drive anything -
     clipped.
Signal packetiser/rx_len_7_cry_0_0_S0 undriven or does not drive anything -

     clipped.
Signal packetiser/N_1 undriven or does not drive anything - clipped.
Signal control/un1_wr_byte_cnt_1_cry_0_0_S1 undriven or does not drive anything
     - clipped.
Signal control/un1_wr_byte_cnt_1_cry_0_0_S0 undriven or does not drive anything
     - clipped.
Signal control/N_1 undriven or does not drive anything - clipped.
Signal control/un1_wr_byte_cnt_1_s_3_0_S1 undriven or does not drive anything -
     clipped.
Signal control/un1_wr_byte_cnt_1_s_3_0_COUT undriven or does not drive anything
     - clipped.
Block packetiser/rx_state_RNIBCT1[0] was optimized away.
Block control/rst_RNI8DEA was optimized away.
Block control/opAddress_RNITHSC[1] was optimized away.



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 60 MB
        





































Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
