Mod counter
library ieee;
    
    use ieee.std_logic_1164.all;
    use ieee.std_logic_unsigned.all;
    use ieee.std_logic_arith.all;
    
    entity mod4 is
        
        port
            (
            clk : in std_logic;
            count : out std_logic_vector(1 downto 0)
            );
        end mod4;
        
        architecture arc of mod4 is
            --signal tmp: std_logic_vector(3 downto 0);
            begin
               
                process(clk)
        
                    variable temp : integer range 0 to 4;
                    begin
                        if(clk'event and clk ='1') then
                            temp := temp + 1;
                            if(temp =4) then
                                temp := 0;
                        
                        --if(CLR='1') THEN
                          --  tmp<="0000";
                            
                            --elsif(clock'event and clock ='1') then
                                
                              --  tmp <= tmp + 1;
                                
                            end if;
                        end if;
                         
                         count <= conv_std_logic_vector(temp,2);
                         
                         end process;
                         
                         
                        -- Q <= tmp;
                         
                     end arc;
