Source Block: hdl/library/common/ad_gt_channel_1.v@182:192@HdlIdDef
  reg             rx_rst_done = 'd0;
  reg             tx_rst_done = 'd0;
  reg             up_drp_sel_int = 'd0;
  reg     [11:0]  up_drp_addr_int = 'd0;
  reg             up_drp_wr_int = 'd0;
  reg     [15:0]  up_drp_wdata_int = 'd0;
  reg     [15:0]  up_drp_rdata = 'd0;
  reg             up_drp_ready = 'd0;
  reg     [ 7:0]  up_drp_rxrate = 'd0;

  // internal signals

Diff Content:
- 187   reg     [15:0]  up_drp_wdata_int = 'd0;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/up_gt.v@267:277
  reg             up_tx_sysref = 'd0;
  reg             up_tx_sync = 'd0;
  reg     [ 7:0]  up_drp_lanesel = 'd0;
  reg             up_drp_sel_int = 'd0;
  reg             up_drp_wr_int = 'd0;
  reg             up_drp_status = 'd0;
  reg             up_drp_rwn = 'd0;
  reg     [11:0]  up_drp_addr_int = 'd0;
  reg     [15:0]  up_drp_wdata_int = 'd0;
  reg     [15:0]  up_drp_rdata_hold = 'd0;
  reg             up_es_init = 'd0;

Clone Blocks 2:
hdl/library/common/up_gt.v@270:280
  reg             up_drp_sel_int = 'd0;
  reg             up_drp_wr_int = 'd0;
  reg             up_drp_status = 'd0;
  reg             up_drp_rwn = 'd0;
  reg     [11:0]  up_drp_addr_int = 'd0;
  reg     [15:0]  up_drp_wdata_int = 'd0;
  reg     [15:0]  up_drp_rdata_hold = 'd0;
  reg             up_es_init = 'd0;
  reg             up_es_stop = 'd0;
  reg             up_es_stop_hold = 'd0;
  reg             up_es_start = 'd0;

Clone Blocks 3:
hdl/library/common/up_drp_cntrl.v@99:109
  reg     [11:0]  drp_addr = 'd0;
  reg     [15:0]  drp_wdata = 'd0;
  reg             drp_ready_int = 'd0;
  reg     [15:0]  drp_rdata_int = 'd0;
  reg             drp_ack_t = 'd0;
  reg             up_drp_locked_m1 = 'd0;
  reg             up_drp_locked = 'd0;
  reg             up_drp_ack_t_m1 = 'd0;
  reg             up_drp_ack_t_m2 = 'd0;
  reg             up_drp_ack_t_m3 = 'd0;
  reg             up_drp_sel_t_d = 'd0;

Clone Blocks 4:
hdl/library/common/ad_gt_common_1.v@91:101
  // internal registers

  reg             up_drp_sel_int;
  reg     [11:0]  up_drp_addr_int;
  reg             up_drp_wr_int;
  reg     [15:0]  up_drp_wdata_int;
  reg     [15:0]  up_drp_rdata;
  reg             up_drp_ready;
  reg     [ 7:0]  up_drp_rxrate;

  // internal wires

Clone Blocks 5:
hdl/library/common/up_gt.v@271:281
  reg             up_drp_wr_int = 'd0;
  reg             up_drp_status = 'd0;
  reg             up_drp_rwn = 'd0;
  reg     [11:0]  up_drp_addr_int = 'd0;
  reg     [15:0]  up_drp_wdata_int = 'd0;
  reg     [15:0]  up_drp_rdata_hold = 'd0;
  reg             up_es_init = 'd0;
  reg             up_es_stop = 'd0;
  reg             up_es_stop_hold = 'd0;
  reg             up_es_start = 'd0;
  reg             up_es_start_hold = 'd0;

Clone Blocks 6:
hdl/library/common/ad_gt_channel_1.v@176:186
  output  [ 7:0]  up_drp_rxrate;

  // internal registers

  reg     [ 3:0]  rx_user_ready = 'd0;
  reg     [ 3:0]  tx_user_ready = 'd0;
  reg             rx_rst_done = 'd0;
  reg             tx_rst_done = 'd0;
  reg             up_drp_sel_int = 'd0;
  reg     [11:0]  up_drp_addr_int = 'd0;
  reg             up_drp_wr_int = 'd0;

Clone Blocks 7:
hdl/library/common/ad_gt_common_1.v@89:99
  output  [ 7:0]  up_drp_rxrate;

  // internal registers

  reg             up_drp_sel_int;
  reg     [11:0]  up_drp_addr_int;
  reg             up_drp_wr_int;
  reg     [15:0]  up_drp_wdata_int;
  reg     [15:0]  up_drp_rdata;
  reg             up_drp_ready;
  reg     [ 7:0]  up_drp_rxrate;

Clone Blocks 8:
hdl/library/common/ad_gt_channel_1.v@180:190
  reg     [ 3:0]  rx_user_ready = 'd0;
  reg     [ 3:0]  tx_user_ready = 'd0;
  reg             rx_rst_done = 'd0;
  reg             tx_rst_done = 'd0;
  reg             up_drp_sel_int = 'd0;
  reg     [11:0]  up_drp_addr_int = 'd0;
  reg             up_drp_wr_int = 'd0;
  reg     [15:0]  up_drp_wdata_int = 'd0;
  reg     [15:0]  up_drp_rdata = 'd0;
  reg             up_drp_ready = 'd0;
  reg     [ 7:0]  up_drp_rxrate = 'd0;

Clone Blocks 9:
hdl/library/common/up_drp_cntrl.v@96:106
  reg             drp_sel_t_m3 = 'd0;
  reg             drp_sel = 'd0;
  reg             drp_wr = 'd0;
  reg     [11:0]  drp_addr = 'd0;
  reg     [15:0]  drp_wdata = 'd0;
  reg             drp_ready_int = 'd0;
  reg     [15:0]  drp_rdata_int = 'd0;
  reg             drp_ack_t = 'd0;
  reg             up_drp_locked_m1 = 'd0;
  reg             up_drp_locked = 'd0;
  reg             up_drp_ack_t_m1 = 'd0;

Clone Blocks 10:
hdl/library/common/ad_gt_common_1.v@88:98
  input   [ 7:0]  up_drp_lanesel;
  output  [ 7:0]  up_drp_rxrate;

  // internal registers

  reg             up_drp_sel_int;
  reg     [11:0]  up_drp_addr_int;
  reg             up_drp_wr_int;
  reg     [15:0]  up_drp_wdata_int;
  reg     [15:0]  up_drp_rdata;
  reg             up_drp_ready;

Clone Blocks 11:
hdl/library/common/up_gt.v@266:276
  reg             up_tx_sysref_sel = 'd0;
  reg             up_tx_sysref = 'd0;
  reg             up_tx_sync = 'd0;
  reg     [ 7:0]  up_drp_lanesel = 'd0;
  reg             up_drp_sel_int = 'd0;
  reg             up_drp_wr_int = 'd0;
  reg             up_drp_status = 'd0;
  reg             up_drp_rwn = 'd0;
  reg     [11:0]  up_drp_addr_int = 'd0;
  reg     [15:0]  up_drp_wdata_int = 'd0;
  reg     [15:0]  up_drp_rdata_hold = 'd0;

Clone Blocks 12:
hdl/library/common/up_drp_cntrl.v@101:111
  reg             drp_ready_int = 'd0;
  reg     [15:0]  drp_rdata_int = 'd0;
  reg             drp_ack_t = 'd0;
  reg             up_drp_locked_m1 = 'd0;
  reg             up_drp_locked = 'd0;
  reg             up_drp_ack_t_m1 = 'd0;
  reg             up_drp_ack_t_m2 = 'd0;
  reg             up_drp_ack_t_m3 = 'd0;
  reg             up_drp_sel_t_d = 'd0;
  reg             up_drp_status = 'd0;
  reg     [15:0]  up_drp_rdata = 'd0;

Clone Blocks 13:
hdl/library/common/ad_gt_common_1.v@90:100

  // internal registers

  reg             up_drp_sel_int;
  reg     [11:0]  up_drp_addr_int;
  reg             up_drp_wr_int;
  reg     [15:0]  up_drp_wdata_int;
  reg     [15:0]  up_drp_rdata;
  reg             up_drp_ready;
  reg     [ 7:0]  up_drp_rxrate;


Clone Blocks 14:
hdl/library/common/ad_gt_channel_1.v@179:189

  reg     [ 3:0]  rx_user_ready = 'd0;
  reg     [ 3:0]  tx_user_ready = 'd0;
  reg             rx_rst_done = 'd0;
  reg             tx_rst_done = 'd0;
  reg             up_drp_sel_int = 'd0;
  reg     [11:0]  up_drp_addr_int = 'd0;
  reg             up_drp_wr_int = 'd0;
  reg     [15:0]  up_drp_wdata_int = 'd0;
  reg     [15:0]  up_drp_rdata = 'd0;
  reg             up_drp_ready = 'd0;

Clone Blocks 15:
hdl/library/common/up_gt.v@269:279
  reg     [ 7:0]  up_drp_lanesel = 'd0;
  reg             up_drp_sel_int = 'd0;
  reg             up_drp_wr_int = 'd0;
  reg             up_drp_status = 'd0;
  reg             up_drp_rwn = 'd0;
  reg     [11:0]  up_drp_addr_int = 'd0;
  reg     [15:0]  up_drp_wdata_int = 'd0;
  reg     [15:0]  up_drp_rdata_hold = 'd0;
  reg             up_es_init = 'd0;
  reg             up_es_stop = 'd0;
  reg             up_es_stop_hold = 'd0;

Clone Blocks 16:
hdl/library/common/up_drp_cntrl.v@98:108
  reg             drp_wr = 'd0;
  reg     [11:0]  drp_addr = 'd0;
  reg     [15:0]  drp_wdata = 'd0;
  reg             drp_ready_int = 'd0;
  reg     [15:0]  drp_rdata_int = 'd0;
  reg             drp_ack_t = 'd0;
  reg             up_drp_locked_m1 = 'd0;
  reg             up_drp_locked = 'd0;
  reg             up_drp_ack_t_m1 = 'd0;
  reg             up_drp_ack_t_m2 = 'd0;
  reg             up_drp_ack_t_m3 = 'd0;

Clone Blocks 17:
hdl/library/common/up_gt.v@331:341
  reg             up_drp_wr = 'd0;
  reg     [11:0]  up_drp_addr = 'd0;
  reg     [15:0]  up_drp_wdata = 'd0;
  reg     [15:0]  up_es_drp_rdata = 'd0;
  reg             up_es_drp_ready = 'd0;
  reg     [15:0]  up_drp_rdata_int = 'd0;
  reg             up_drp_ready_int = 'd0;

  // internal signals

  wire            up_wreq_s;

Clone Blocks 18:
hdl/library/common/ad_gt_channel_1.v@181:191
  reg     [ 3:0]  tx_user_ready = 'd0;
  reg             rx_rst_done = 'd0;
  reg             tx_rst_done = 'd0;
  reg             up_drp_sel_int = 'd0;
  reg     [11:0]  up_drp_addr_int = 'd0;
  reg             up_drp_wr_int = 'd0;
  reg     [15:0]  up_drp_wdata_int = 'd0;
  reg     [15:0]  up_drp_rdata = 'd0;
  reg             up_drp_ready = 'd0;
  reg     [ 7:0]  up_drp_rxrate = 'd0;


Clone Blocks 19:
hdl/library/common/up_drp_cntrl.v@97:107
  reg             drp_sel = 'd0;
  reg             drp_wr = 'd0;
  reg     [11:0]  drp_addr = 'd0;
  reg     [15:0]  drp_wdata = 'd0;
  reg             drp_ready_int = 'd0;
  reg     [15:0]  drp_rdata_int = 'd0;
  reg             drp_ack_t = 'd0;
  reg             up_drp_locked_m1 = 'd0;
  reg             up_drp_locked = 'd0;
  reg             up_drp_ack_t_m1 = 'd0;
  reg             up_drp_ack_t_m2 = 'd0;

Clone Blocks 20:
hdl/library/common/up_gt.v@268:278
  reg             up_tx_sync = 'd0;
  reg     [ 7:0]  up_drp_lanesel = 'd0;
  reg             up_drp_sel_int = 'd0;
  reg             up_drp_wr_int = 'd0;
  reg             up_drp_status = 'd0;
  reg             up_drp_rwn = 'd0;
  reg     [11:0]  up_drp_addr_int = 'd0;
  reg     [15:0]  up_drp_wdata_int = 'd0;
  reg     [15:0]  up_drp_rdata_hold = 'd0;
  reg             up_es_init = 'd0;
  reg             up_es_stop = 'd0;

Clone Blocks 21:
hdl/library/common/up_gt.v@332:342
  reg     [11:0]  up_drp_addr = 'd0;
  reg     [15:0]  up_drp_wdata = 'd0;
  reg     [15:0]  up_es_drp_rdata = 'd0;
  reg             up_es_drp_ready = 'd0;
  reg     [15:0]  up_drp_rdata_int = 'd0;
  reg             up_drp_ready_int = 'd0;

  // internal signals

  wire            up_wreq_s;
  wire            up_rreq_s;

