Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Nov 08 00:08:11 2016
| Host         : ECE400-F6M7KB2 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file topmodule_timing_summary_routed.rpt -rpx topmodule_timing_summary_routed.rpx
| Design       : topmodule
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.983        0.000                      0                 1411        0.140        0.000                      0                 1411        4.500        0.000                       0                   776  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.983        0.000                      0                 1411        0.140        0.000                      0                 1411        4.500        0.000                       0                   776  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.983ns  (required time - arrival time)
  Source:                 URCVR/bit_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem_reg[15][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.657ns  (logic 1.508ns (22.651%)  route 5.149ns (77.349%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         1.700     5.302    URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y116         FDSE                                         r  URCVR/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDSE (Prop_fdse_C_Q)         0.456     5.758 f  URCVR/bit_count_reg[0]/Q
                         net (fo=13, routed)          0.616     6.375    URCVR/bit_count[0]
    SLICE_X4Y118         LUT2 (Prop_lut2_I0_O)        0.124     6.499 r  URCVR/JAwrite_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.667     7.166    URCVR/CLKENB/bit_count_reg[0]
    SLICE_X4Y118         LUT6 (Prop_lut6_I2_O)        0.124     7.290 r  URCVR/CLKENB/JAwrite_OBUF_inst_i_1/O
                         net (fo=3, routed)           1.370     8.659    FIFO/JAwrite_OBUF
    SLICE_X6Y127         LUT4 (Prop_lut4_I3_O)        0.153     8.812 r  FIFO/mem[17][7]_i_3/O
                         net (fo=20, routed)          0.945     9.757    FIFO/mem[17][7]_i_3_n_0
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.323    10.080 r  FIFO/mem[0][7]_i_2/O
                         net (fo=16, routed)          0.747    10.828    FIFO/mem[0][7]_i_2_n_0
    SLICE_X9Y134         LUT5 (Prop_lut5_I4_O)        0.328    11.156 r  FIFO/mem[15][7]_i_1/O
                         net (fo=8, routed)           0.804    11.960    FIFO/mem[15][7]_i_1_n_0
    SLICE_X15Y134        FDRE                                         r  FIFO/mem_reg[15][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         1.502    14.924    FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y134        FDRE                                         r  FIFO/mem_reg[15][5]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X15Y134        FDRE (Setup_fdre_C_CE)      -0.205    14.943    FIFO/mem_reg[15][5]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -11.960    
  -------------------------------------------------------------------
                         slack                                  2.983    

Slack (MET) :             3.004ns  (required time - arrival time)
  Source:                 URCVR/bit_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem_reg[2][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.636ns  (logic 1.508ns (22.725%)  route 5.128ns (77.275%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         1.700     5.302    URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y116         FDSE                                         r  URCVR/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDSE (Prop_fdse_C_Q)         0.456     5.758 f  URCVR/bit_count_reg[0]/Q
                         net (fo=13, routed)          0.616     6.375    URCVR/bit_count[0]
    SLICE_X4Y118         LUT2 (Prop_lut2_I0_O)        0.124     6.499 r  URCVR/JAwrite_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.667     7.166    URCVR/CLKENB/bit_count_reg[0]
    SLICE_X4Y118         LUT6 (Prop_lut6_I2_O)        0.124     7.290 r  URCVR/CLKENB/JAwrite_OBUF_inst_i_1/O
                         net (fo=3, routed)           1.370     8.659    FIFO/JAwrite_OBUF
    SLICE_X6Y127         LUT4 (Prop_lut4_I3_O)        0.153     8.812 r  FIFO/mem[17][7]_i_3/O
                         net (fo=20, routed)          0.945     9.757    FIFO/mem[17][7]_i_3_n_0
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.323    10.080 r  FIFO/mem[0][7]_i_2/O
                         net (fo=16, routed)          0.711    10.791    FIFO/mem[0][7]_i_2_n_0
    SLICE_X9Y135         LUT5 (Prop_lut5_I0_O)        0.328    11.119 r  FIFO/mem[2][7]_i_1/O
                         net (fo=8, routed)           0.819    11.938    FIFO/mem[2][7]_i_1_n_0
    SLICE_X13Y133        FDRE                                         r  FIFO/mem_reg[2][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         1.501    14.923    FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y133        FDRE                                         r  FIFO/mem_reg[2][2]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X13Y133        FDRE (Setup_fdre_C_CE)      -0.205    14.942    FIFO/mem_reg[2][2]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -11.938    
  -------------------------------------------------------------------
                         slack                                  3.004    

Slack (MET) :             3.004ns  (required time - arrival time)
  Source:                 URCVR/bit_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem_reg[2][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.636ns  (logic 1.508ns (22.725%)  route 5.128ns (77.275%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         1.700     5.302    URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y116         FDSE                                         r  URCVR/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDSE (Prop_fdse_C_Q)         0.456     5.758 f  URCVR/bit_count_reg[0]/Q
                         net (fo=13, routed)          0.616     6.375    URCVR/bit_count[0]
    SLICE_X4Y118         LUT2 (Prop_lut2_I0_O)        0.124     6.499 r  URCVR/JAwrite_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.667     7.166    URCVR/CLKENB/bit_count_reg[0]
    SLICE_X4Y118         LUT6 (Prop_lut6_I2_O)        0.124     7.290 r  URCVR/CLKENB/JAwrite_OBUF_inst_i_1/O
                         net (fo=3, routed)           1.370     8.659    FIFO/JAwrite_OBUF
    SLICE_X6Y127         LUT4 (Prop_lut4_I3_O)        0.153     8.812 r  FIFO/mem[17][7]_i_3/O
                         net (fo=20, routed)          0.945     9.757    FIFO/mem[17][7]_i_3_n_0
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.323    10.080 r  FIFO/mem[0][7]_i_2/O
                         net (fo=16, routed)          0.711    10.791    FIFO/mem[0][7]_i_2_n_0
    SLICE_X9Y135         LUT5 (Prop_lut5_I0_O)        0.328    11.119 r  FIFO/mem[2][7]_i_1/O
                         net (fo=8, routed)           0.819    11.938    FIFO/mem[2][7]_i_1_n_0
    SLICE_X13Y133        FDRE                                         r  FIFO/mem_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         1.501    14.923    FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y133        FDRE                                         r  FIFO/mem_reg[2][3]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X13Y133        FDRE (Setup_fdre_C_CE)      -0.205    14.942    FIFO/mem_reg[2][3]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -11.938    
  -------------------------------------------------------------------
                         slack                                  3.004    

Slack (MET) :             3.004ns  (required time - arrival time)
  Source:                 URCVR/bit_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem_reg[2][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.636ns  (logic 1.508ns (22.725%)  route 5.128ns (77.275%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         1.700     5.302    URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y116         FDSE                                         r  URCVR/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDSE (Prop_fdse_C_Q)         0.456     5.758 f  URCVR/bit_count_reg[0]/Q
                         net (fo=13, routed)          0.616     6.375    URCVR/bit_count[0]
    SLICE_X4Y118         LUT2 (Prop_lut2_I0_O)        0.124     6.499 r  URCVR/JAwrite_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.667     7.166    URCVR/CLKENB/bit_count_reg[0]
    SLICE_X4Y118         LUT6 (Prop_lut6_I2_O)        0.124     7.290 r  URCVR/CLKENB/JAwrite_OBUF_inst_i_1/O
                         net (fo=3, routed)           1.370     8.659    FIFO/JAwrite_OBUF
    SLICE_X6Y127         LUT4 (Prop_lut4_I3_O)        0.153     8.812 r  FIFO/mem[17][7]_i_3/O
                         net (fo=20, routed)          0.945     9.757    FIFO/mem[17][7]_i_3_n_0
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.323    10.080 r  FIFO/mem[0][7]_i_2/O
                         net (fo=16, routed)          0.711    10.791    FIFO/mem[0][7]_i_2_n_0
    SLICE_X9Y135         LUT5 (Prop_lut5_I0_O)        0.328    11.119 r  FIFO/mem[2][7]_i_1/O
                         net (fo=8, routed)           0.819    11.938    FIFO/mem[2][7]_i_1_n_0
    SLICE_X13Y133        FDRE                                         r  FIFO/mem_reg[2][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         1.501    14.923    FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y133        FDRE                                         r  FIFO/mem_reg[2][5]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X13Y133        FDRE (Setup_fdre_C_CE)      -0.205    14.942    FIFO/mem_reg[2][5]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -11.938    
  -------------------------------------------------------------------
                         slack                                  3.004    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 URCVR/bit_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem_reg[9][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 1.508ns (22.898%)  route 5.078ns (77.102%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         1.700     5.302    URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y116         FDSE                                         r  URCVR/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDSE (Prop_fdse_C_Q)         0.456     5.758 f  URCVR/bit_count_reg[0]/Q
                         net (fo=13, routed)          0.616     6.375    URCVR/bit_count[0]
    SLICE_X4Y118         LUT2 (Prop_lut2_I0_O)        0.124     6.499 r  URCVR/JAwrite_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.667     7.166    URCVR/CLKENB/bit_count_reg[0]
    SLICE_X4Y118         LUT6 (Prop_lut6_I2_O)        0.124     7.290 r  URCVR/CLKENB/JAwrite_OBUF_inst_i_1/O
                         net (fo=3, routed)           1.370     8.659    FIFO/JAwrite_OBUF
    SLICE_X6Y127         LUT4 (Prop_lut4_I3_O)        0.153     8.812 r  FIFO/mem[17][7]_i_3/O
                         net (fo=20, routed)          0.945     9.757    FIFO/mem[17][7]_i_3_n_0
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.323    10.080 r  FIFO/mem[0][7]_i_2/O
                         net (fo=16, routed)          0.852    10.932    FIFO/mem[0][7]_i_2_n_0
    SLICE_X9Y136         LUT5 (Prop_lut5_I0_O)        0.328    11.260 r  FIFO/mem[9][7]_i_1/O
                         net (fo=8, routed)           0.628    11.888    FIFO/mem[9][7]_i_1_n_0
    SLICE_X9Y136         FDRE                                         r  FIFO/mem_reg[9][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         1.503    14.925    FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y136         FDRE                                         r  FIFO/mem_reg[9][1]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X9Y136         FDRE (Setup_fdre_C_CE)      -0.205    14.944    FIFO/mem_reg[9][1]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -11.888    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 URCVR/bit_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem_reg[9][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 1.508ns (22.898%)  route 5.078ns (77.102%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         1.700     5.302    URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y116         FDSE                                         r  URCVR/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDSE (Prop_fdse_C_Q)         0.456     5.758 f  URCVR/bit_count_reg[0]/Q
                         net (fo=13, routed)          0.616     6.375    URCVR/bit_count[0]
    SLICE_X4Y118         LUT2 (Prop_lut2_I0_O)        0.124     6.499 r  URCVR/JAwrite_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.667     7.166    URCVR/CLKENB/bit_count_reg[0]
    SLICE_X4Y118         LUT6 (Prop_lut6_I2_O)        0.124     7.290 r  URCVR/CLKENB/JAwrite_OBUF_inst_i_1/O
                         net (fo=3, routed)           1.370     8.659    FIFO/JAwrite_OBUF
    SLICE_X6Y127         LUT4 (Prop_lut4_I3_O)        0.153     8.812 r  FIFO/mem[17][7]_i_3/O
                         net (fo=20, routed)          0.945     9.757    FIFO/mem[17][7]_i_3_n_0
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.323    10.080 r  FIFO/mem[0][7]_i_2/O
                         net (fo=16, routed)          0.852    10.932    FIFO/mem[0][7]_i_2_n_0
    SLICE_X9Y136         LUT5 (Prop_lut5_I0_O)        0.328    11.260 r  FIFO/mem[9][7]_i_1/O
                         net (fo=8, routed)           0.628    11.888    FIFO/mem[9][7]_i_1_n_0
    SLICE_X9Y136         FDRE                                         r  FIFO/mem_reg[9][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         1.503    14.925    FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y136         FDRE                                         r  FIFO/mem_reg[9][2]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X9Y136         FDRE (Setup_fdre_C_CE)      -0.205    14.944    FIFO/mem_reg[9][2]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -11.888    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 URCVR/bit_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem_reg[9][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 1.508ns (22.898%)  route 5.078ns (77.102%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         1.700     5.302    URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y116         FDSE                                         r  URCVR/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDSE (Prop_fdse_C_Q)         0.456     5.758 f  URCVR/bit_count_reg[0]/Q
                         net (fo=13, routed)          0.616     6.375    URCVR/bit_count[0]
    SLICE_X4Y118         LUT2 (Prop_lut2_I0_O)        0.124     6.499 r  URCVR/JAwrite_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.667     7.166    URCVR/CLKENB/bit_count_reg[0]
    SLICE_X4Y118         LUT6 (Prop_lut6_I2_O)        0.124     7.290 r  URCVR/CLKENB/JAwrite_OBUF_inst_i_1/O
                         net (fo=3, routed)           1.370     8.659    FIFO/JAwrite_OBUF
    SLICE_X6Y127         LUT4 (Prop_lut4_I3_O)        0.153     8.812 r  FIFO/mem[17][7]_i_3/O
                         net (fo=20, routed)          0.945     9.757    FIFO/mem[17][7]_i_3_n_0
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.323    10.080 r  FIFO/mem[0][7]_i_2/O
                         net (fo=16, routed)          0.852    10.932    FIFO/mem[0][7]_i_2_n_0
    SLICE_X9Y136         LUT5 (Prop_lut5_I0_O)        0.328    11.260 r  FIFO/mem[9][7]_i_1/O
                         net (fo=8, routed)           0.628    11.888    FIFO/mem[9][7]_i_1_n_0
    SLICE_X9Y136         FDRE                                         r  FIFO/mem_reg[9][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         1.503    14.925    FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y136         FDRE                                         r  FIFO/mem_reg[9][4]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X9Y136         FDRE (Setup_fdre_C_CE)      -0.205    14.944    FIFO/mem_reg[9][4]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -11.888    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 URCVR/bit_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem_reg[9][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 1.508ns (22.898%)  route 5.078ns (77.102%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         1.700     5.302    URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y116         FDSE                                         r  URCVR/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDSE (Prop_fdse_C_Q)         0.456     5.758 f  URCVR/bit_count_reg[0]/Q
                         net (fo=13, routed)          0.616     6.375    URCVR/bit_count[0]
    SLICE_X4Y118         LUT2 (Prop_lut2_I0_O)        0.124     6.499 r  URCVR/JAwrite_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.667     7.166    URCVR/CLKENB/bit_count_reg[0]
    SLICE_X4Y118         LUT6 (Prop_lut6_I2_O)        0.124     7.290 r  URCVR/CLKENB/JAwrite_OBUF_inst_i_1/O
                         net (fo=3, routed)           1.370     8.659    FIFO/JAwrite_OBUF
    SLICE_X6Y127         LUT4 (Prop_lut4_I3_O)        0.153     8.812 r  FIFO/mem[17][7]_i_3/O
                         net (fo=20, routed)          0.945     9.757    FIFO/mem[17][7]_i_3_n_0
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.323    10.080 r  FIFO/mem[0][7]_i_2/O
                         net (fo=16, routed)          0.852    10.932    FIFO/mem[0][7]_i_2_n_0
    SLICE_X9Y136         LUT5 (Prop_lut5_I0_O)        0.328    11.260 r  FIFO/mem[9][7]_i_1/O
                         net (fo=8, routed)           0.628    11.888    FIFO/mem[9][7]_i_1_n_0
    SLICE_X9Y136         FDRE                                         r  FIFO/mem_reg[9][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         1.503    14.925    FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y136         FDRE                                         r  FIFO/mem_reg[9][6]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X9Y136         FDRE (Setup_fdre_C_CE)      -0.205    14.944    FIFO/mem_reg[9][6]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -11.888    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 URCVR/bit_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem_reg[9][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 1.508ns (22.898%)  route 5.078ns (77.102%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         1.700     5.302    URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y116         FDSE                                         r  URCVR/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDSE (Prop_fdse_C_Q)         0.456     5.758 f  URCVR/bit_count_reg[0]/Q
                         net (fo=13, routed)          0.616     6.375    URCVR/bit_count[0]
    SLICE_X4Y118         LUT2 (Prop_lut2_I0_O)        0.124     6.499 r  URCVR/JAwrite_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.667     7.166    URCVR/CLKENB/bit_count_reg[0]
    SLICE_X4Y118         LUT6 (Prop_lut6_I2_O)        0.124     7.290 r  URCVR/CLKENB/JAwrite_OBUF_inst_i_1/O
                         net (fo=3, routed)           1.370     8.659    FIFO/JAwrite_OBUF
    SLICE_X6Y127         LUT4 (Prop_lut4_I3_O)        0.153     8.812 r  FIFO/mem[17][7]_i_3/O
                         net (fo=20, routed)          0.945     9.757    FIFO/mem[17][7]_i_3_n_0
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.323    10.080 r  FIFO/mem[0][7]_i_2/O
                         net (fo=16, routed)          0.852    10.932    FIFO/mem[0][7]_i_2_n_0
    SLICE_X9Y136         LUT5 (Prop_lut5_I0_O)        0.328    11.260 r  FIFO/mem[9][7]_i_1/O
                         net (fo=8, routed)           0.628    11.888    FIFO/mem[9][7]_i_1_n_0
    SLICE_X9Y136         FDRE                                         r  FIFO/mem_reg[9][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         1.503    14.925    FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y136         FDRE                                         r  FIFO/mem_reg[9][7]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X9Y136         FDRE (Setup_fdre_C_CE)      -0.205    14.944    FIFO/mem_reg[9][7]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -11.888    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.127ns  (required time - arrival time)
  Source:                 URCVR/bit_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem_reg[3][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.514ns  (logic 1.508ns (23.151%)  route 5.006ns (76.849%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         1.700     5.302    URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y116         FDSE                                         r  URCVR/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDSE (Prop_fdse_C_Q)         0.456     5.758 f  URCVR/bit_count_reg[0]/Q
                         net (fo=13, routed)          0.616     6.375    URCVR/bit_count[0]
    SLICE_X4Y118         LUT2 (Prop_lut2_I0_O)        0.124     6.499 r  URCVR/JAwrite_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.667     7.166    URCVR/CLKENB/bit_count_reg[0]
    SLICE_X4Y118         LUT6 (Prop_lut6_I2_O)        0.124     7.290 r  URCVR/CLKENB/JAwrite_OBUF_inst_i_1/O
                         net (fo=3, routed)           1.370     8.659    FIFO/JAwrite_OBUF
    SLICE_X6Y127         LUT4 (Prop_lut4_I3_O)        0.153     8.812 r  FIFO/mem[17][7]_i_3/O
                         net (fo=20, routed)          0.945     9.757    FIFO/mem[17][7]_i_3_n_0
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.323    10.080 r  FIFO/mem[0][7]_i_2/O
                         net (fo=16, routed)          0.752    10.833    FIFO/mem[0][7]_i_2_n_0
    SLICE_X9Y134         LUT5 (Prop_lut5_I0_O)        0.328    11.161 r  FIFO/mem[3][7]_i_1/O
                         net (fo=8, routed)           0.656    11.816    FIFO/mem[3][7]_i_1_n_0
    SLICE_X13Y134        FDRE                                         r  FIFO/mem_reg[3][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         1.502    14.924    FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y134        FDRE                                         r  FIFO/mem_reg[3][2]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X13Y134        FDRE (Setup_fdre_C_CE)      -0.205    14.943    FIFO/mem_reg[3][2]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -11.816    
  -------------------------------------------------------------------
                         slack                                  3.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CLKENBEIGHT/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKENBEIGHT/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.824%)  route 0.088ns (32.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         0.557     1.476    CLKENBEIGHT/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y123         FDRE                                         r  CLKENBEIGHT/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y123         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  CLKENBEIGHT/q_reg[5]/Q
                         net (fo=9, routed)           0.088     1.706    CLKENBEIGHT/q[5]
    SLICE_X8Y123         LUT6 (Prop_lut6_I4_O)        0.045     1.751 r  CLKENBEIGHT/q[6]_i_1__7/O
                         net (fo=1, routed)           0.000     1.751    CLKENBEIGHT/q_0[6]
    SLICE_X8Y123         FDRE                                         r  CLKENBEIGHT/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         0.825     1.990    CLKENBEIGHT/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y123         FDRE                                         r  CLKENBEIGHT/q_reg[6]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X8Y123         FDRE (Hold_fdre_C_D)         0.121     1.610    CLKENBEIGHT/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 URCVR/CLKENB/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            URCVR/CLKENB/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.686%)  route 0.111ns (37.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         0.589     1.508    URCVR/CLKENB/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y119         FDRE                                         r  URCVR/CLKENB/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  URCVR/CLKENB/q_reg[5]/Q
                         net (fo=9, routed)           0.111     1.760    URCVR/CLKENB/q_1[5]
    SLICE_X6Y119         LUT6 (Prop_lut6_I3_O)        0.045     1.805 r  URCVR/CLKENB/q[8]_i_1__4/O
                         net (fo=1, routed)           0.000     1.805    URCVR/CLKENB/q[8]
    SLICE_X6Y119         FDRE                                         r  URCVR/CLKENB/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         0.857     2.023    URCVR/CLKENB/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  URCVR/CLKENB/q_reg[8]/C
                         clock pessimism             -0.501     1.521    
    SLICE_X6Y119         FDRE (Hold_fdre_C_D)         0.121     1.642    URCVR/CLKENB/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 URCVR/CLKENB5/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            URCVR/CLKENB5/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.992%)  route 0.143ns (43.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         0.593     1.512    URCVR/CLKENB5/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y115         FDRE                                         r  URCVR/CLKENB5/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  URCVR/CLKENB5/q_reg[0]/Q
                         net (fo=8, routed)           0.143     1.796    URCVR/CLKENB5/q_reg_n_0_[0]
    SLICE_X6Y115         LUT5 (Prop_lut5_I4_O)        0.048     1.844 r  URCVR/CLKENB5/q[3]_i_1__5/O
                         net (fo=1, routed)           0.000     1.844    URCVR/CLKENB5/q[3]
    SLICE_X6Y115         FDRE                                         r  URCVR/CLKENB5/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         0.861     2.027    URCVR/CLKENB5/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y115         FDRE                                         r  URCVR/CLKENB5/q_reg[3]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X6Y115         FDRE (Hold_fdre_C_D)         0.131     1.656    URCVR/CLKENB5/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 URCVR/CLKENB5/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            URCVR/CLKENB5/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.600%)  route 0.143ns (43.400%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         0.593     1.512    URCVR/CLKENB5/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y115         FDRE                                         r  URCVR/CLKENB5/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  URCVR/CLKENB5/q_reg[0]/Q
                         net (fo=8, routed)           0.143     1.796    URCVR/CLKENB5/q_reg_n_0_[0]
    SLICE_X6Y115         LUT4 (Prop_lut4_I3_O)        0.045     1.841 r  URCVR/CLKENB5/q[2]_i_1__5/O
                         net (fo=1, routed)           0.000     1.841    URCVR/CLKENB5/q[2]
    SLICE_X6Y115         FDRE                                         r  URCVR/CLKENB5/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         0.861     2.027    URCVR/CLKENB5/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y115         FDRE                                         r  URCVR/CLKENB5/q_reg[2]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X6Y115         FDRE (Hold_fdre_C_D)         0.120     1.645    URCVR/CLKENB5/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 URCVR/COR_SFD/shreg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            URCVR/COR_SFD/shreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         0.591     1.510    URCVR/COR_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y117         FDRE                                         r  URCVR/COR_SFD/shreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  URCVR/COR_SFD/shreg_reg[4]/Q
                         net (fo=2, routed)           0.127     1.779    URCVR/COR_SFD/shreg_reg_n_0_[4]
    SLICE_X5Y117         FDRE                                         r  URCVR/COR_SFD/shreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         0.859     2.025    URCVR/COR_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y117         FDRE                                         r  URCVR/COR_SFD/shreg_reg[5]/C
                         clock pessimism             -0.514     1.510    
    SLICE_X5Y117         FDRE (Hold_fdre_C_D)         0.071     1.581    URCVR/COR_SFD/shreg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 URCVR/CLKENB5/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            URCVR/CLKENB5/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.919%)  route 0.147ns (44.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         0.593     1.512    URCVR/CLKENB5/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y115         FDRE                                         r  URCVR/CLKENB5/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  URCVR/CLKENB5/q_reg[0]/Q
                         net (fo=8, routed)           0.147     1.800    URCVR/CLKENB5/q_reg_n_0_[0]
    SLICE_X6Y115         LUT6 (Prop_lut6_I5_O)        0.045     1.845 r  URCVR/CLKENB5/q[4]_i_1__5/O
                         net (fo=1, routed)           0.000     1.845    URCVR/CLKENB5/q[4]
    SLICE_X6Y115         FDRE                                         r  URCVR/CLKENB5/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         0.861     2.027    URCVR/CLKENB5/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y115         FDRE                                         r  URCVR/CLKENB5/q_reg[4]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X6Y115         FDRE (Hold_fdre_C_D)         0.121     1.646    URCVR/CLKENB5/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 URCVR/CLKENB/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            URCVR/time_count_sfd_error_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         0.589     1.508    URCVR/CLKENB/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  URCVR/CLKENB/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  URCVR/CLKENB/enb_reg/Q
                         net (fo=5, routed)           0.120     1.770    URCVR/CLKENB/BaudRate_0
    SLICE_X4Y119         LUT5 (Prop_lut5_I3_O)        0.045     1.815 r  URCVR/CLKENB/time_count_sfd_error[0]_i_1/O
                         net (fo=1, routed)           0.000     1.815    URCVR/CLKENB_n_0
    SLICE_X4Y119         FDRE                                         r  URCVR/time_count_sfd_error_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         0.857     2.023    URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  URCVR/time_count_sfd_error_reg[0]/C
                         clock pessimism             -0.501     1.521    
    SLICE_X4Y119         FDRE (Hold_fdre_C_D)         0.091     1.612    URCVR/time_count_sfd_error_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 URCVR/CLKENB/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            URCVR/time_count_sfd_error_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.565%)  route 0.121ns (39.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         0.589     1.508    URCVR/CLKENB/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  URCVR/CLKENB/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  URCVR/CLKENB/enb_reg/Q
                         net (fo=5, routed)           0.121     1.771    URCVR/CLKENB/BaudRate_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I1_O)        0.045     1.816 r  URCVR/CLKENB/time_count_sfd_error[1]_i_1/O
                         net (fo=1, routed)           0.000     1.816    URCVR/CLKENB_n_1
    SLICE_X4Y119         FDRE                                         r  URCVR/time_count_sfd_error_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         0.857     2.023    URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  URCVR/time_count_sfd_error_reg[1]/C
                         clock pessimism             -0.501     1.521    
    SLICE_X4Y119         FDRE (Hold_fdre_C_D)         0.092     1.613    URCVR/time_count_sfd_error_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 CLKENDOUTPUT/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKENDOUTPUT/enb_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.765%)  route 0.131ns (41.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         0.565     1.484    CLKENDOUTPUT/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y136        FDRE                                         r  CLKENDOUTPUT/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y136        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLKENDOUTPUT/q_reg[2]/Q
                         net (fo=14, routed)          0.131     1.756    CLKENDOUTPUT/q_reg_n_0_[2]
    SLICE_X13Y136        LUT5 (Prop_lut5_I4_O)        0.045     1.801 r  CLKENDOUTPUT/enb_i_1__8/O
                         net (fo=1, routed)           0.000     1.801    CLKENDOUTPUT/enb_0
    SLICE_X13Y136        FDRE                                         r  CLKENDOUTPUT/enb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         0.835     2.000    CLKENDOUTPUT/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y136        FDRE                                         r  CLKENDOUTPUT/enb_reg/C
                         clock pessimism             -0.500     1.499    
    SLICE_X13Y136        FDRE (Hold_fdre_C_D)         0.091     1.590    CLKENDOUTPUT/enb_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 URCVR/COR_PREAM/shreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            URCVR/COR_PREAM/shreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.475%)  route 0.176ns (55.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         0.594     1.513    URCVR/COR_PREAM/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  URCVR/COR_PREAM/shreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  URCVR/COR_PREAM/shreg_reg[0]/Q
                         net (fo=2, routed)           0.176     1.830    URCVR/COR_PREAM/shreg[0]
    SLICE_X4Y114         FDRE                                         r  URCVR/COR_PREAM/shreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=775, routed)         0.862     2.028    URCVR/COR_PREAM/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  URCVR/COR_PREAM/shreg_reg[1]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X4Y114         FDRE (Hold_fdre_C_D)         0.070     1.618    URCVR/COR_PREAM/shreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y122    CLKENBEIGHT/enb_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y134    FIFO/mem_reg[15][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y134   FIFO/mem_reg[15][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y134    FIFO/mem_reg[15][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y134    FIFO/mem_reg[15][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y130   FIFO/mem_reg[16][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y130   FIFO/mem_reg[16][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y130   FIFO/mem_reg[16][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y130   FIFO/mem_reg[16][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y134    FIFO/mem_reg[15][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y134   FIFO/mem_reg[15][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y134    FIFO/mem_reg[15][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y134    FIFO/mem_reg[15][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y135    FIFO/mem_reg[35][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y135    FIFO/mem_reg[35][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y135    FIFO/mem_reg[37][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y135    FIFO/mem_reg[37][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y135    FIFO/mem_reg[37][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y135    FIFO/mem_reg[37][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y122    CLKENBEIGHT/enb_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y127   FIFO/mem_reg[26][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y127   FIFO/mem_reg[26][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y127   FIFO/mem_reg[28][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y127   FIFO/mem_reg[28][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y137    FIFO/mem_reg[36][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y137    FIFO/mem_reg[36][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y137    FIFO/mem_reg[36][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y137    FIFO/mem_reg[36][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y137    FIFO/mem_reg[36][4]/C



