// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "Vysyx_041728__Syms.h"


void Vysyx_041728___024root__traceInitSub0(Vysyx_041728___024root* vlSelf, VerilatedVcd* tracep) VL_ATTR_COLD;

void Vysyx_041728___024root__traceInitTop(Vysyx_041728___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vysyx_041728__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    // Body
    {
        Vysyx_041728___024root__traceInitSub0(vlSelf, tracep);
    }
}

void Vysyx_041728___024root__traceInitSub0(Vysyx_041728___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vysyx_041728__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+4248,"clock", false,-1);
        tracep->declBit(c+4249,"reset", false,-1);
        tracep->declBit(c+4250,"io_dmaster_awready", false,-1);
        tracep->declBit(c+4251,"io_dmaster_awvalid", false,-1);
        tracep->declBus(c+4252,"io_dmaster_awid", false,-1, 3,0);
        tracep->declBus(c+4253,"io_dmaster_awaddr", false,-1, 31,0);
        tracep->declBus(c+4254,"io_dmaster_awlen", false,-1, 7,0);
        tracep->declBus(c+4255,"io_dmaster_awsize", false,-1, 2,0);
        tracep->declBus(c+4256,"io_dmaster_awburst", false,-1, 1,0);
        tracep->declBit(c+4257,"io_dmaster_wready", false,-1);
        tracep->declBit(c+4258,"io_dmaster_wvalid", false,-1);
        tracep->declQuad(c+4259,"io_dmaster_wdata", false,-1, 63,0);
        tracep->declBus(c+4261,"io_dmaster_wstrb", false,-1, 7,0);
        tracep->declBit(c+4262,"io_dmaster_wlast", false,-1);
        tracep->declBit(c+4263,"io_dmaster_bready", false,-1);
        tracep->declBit(c+4264,"io_dmaster_bvalid", false,-1);
        tracep->declBus(c+4265,"io_dmaster_bid", false,-1, 3,0);
        tracep->declBus(c+4266,"io_dmaster_bresp", false,-1, 1,0);
        tracep->declBit(c+4267,"io_dmaster_arready", false,-1);
        tracep->declBit(c+4268,"io_dmaster_arvalid", false,-1);
        tracep->declBus(c+4269,"io_dmaster_arid", false,-1, 3,0);
        tracep->declBus(c+4270,"io_dmaster_araddr", false,-1, 31,0);
        tracep->declBus(c+4271,"io_dmaster_arlen", false,-1, 7,0);
        tracep->declBus(c+4272,"io_dmaster_arsize", false,-1, 2,0);
        tracep->declBus(c+4273,"io_dmaster_arburst", false,-1, 1,0);
        tracep->declBit(c+4274,"io_dmaster_rready", false,-1);
        tracep->declBit(c+4275,"io_dmaster_rvalid", false,-1);
        tracep->declBus(c+4276,"io_dmaster_rid", false,-1, 3,0);
        tracep->declBus(c+4277,"io_dmaster_rresp", false,-1, 1,0);
        tracep->declQuad(c+4278,"io_dmaster_rdata", false,-1, 63,0);
        tracep->declBit(c+4280,"io_dmaster_rlast", false,-1);
        tracep->declBit(c+4281,"io_mmio_valid", false,-1);
        tracep->declBit(c+4282,"io_mmio_ready", false,-1);
        tracep->declQuad(c+4283,"io_mmio_data_read", false,-1, 63,0);
        tracep->declQuad(c+4285,"io_mmio_data_write", false,-1, 63,0);
        tracep->declBit(c+4287,"io_mmio_wen", false,-1);
        tracep->declBus(c+4288,"io_mmio_addr", false,-1, 31,0);
        tracep->declBus(c+4289,"io_mmio_rsize", false,-1, 1,0);
        tracep->declBus(c+4290,"io_mmio_mask", false,-1, 7,0);
        tracep->declBit(c+4248,"ysyx_041728 clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 reset", false,-1);
        tracep->declBit(c+4250,"ysyx_041728 io_dmaster_awready", false,-1);
        tracep->declBit(c+4251,"ysyx_041728 io_dmaster_awvalid", false,-1);
        tracep->declBus(c+4252,"ysyx_041728 io_dmaster_awid", false,-1, 3,0);
        tracep->declBus(c+4253,"ysyx_041728 io_dmaster_awaddr", false,-1, 31,0);
        tracep->declBus(c+4254,"ysyx_041728 io_dmaster_awlen", false,-1, 7,0);
        tracep->declBus(c+4255,"ysyx_041728 io_dmaster_awsize", false,-1, 2,0);
        tracep->declBus(c+4256,"ysyx_041728 io_dmaster_awburst", false,-1, 1,0);
        tracep->declBit(c+4257,"ysyx_041728 io_dmaster_wready", false,-1);
        tracep->declBit(c+4258,"ysyx_041728 io_dmaster_wvalid", false,-1);
        tracep->declQuad(c+4259,"ysyx_041728 io_dmaster_wdata", false,-1, 63,0);
        tracep->declBus(c+4261,"ysyx_041728 io_dmaster_wstrb", false,-1, 7,0);
        tracep->declBit(c+4262,"ysyx_041728 io_dmaster_wlast", false,-1);
        tracep->declBit(c+4263,"ysyx_041728 io_dmaster_bready", false,-1);
        tracep->declBit(c+4264,"ysyx_041728 io_dmaster_bvalid", false,-1);
        tracep->declBus(c+4265,"ysyx_041728 io_dmaster_bid", false,-1, 3,0);
        tracep->declBus(c+4266,"ysyx_041728 io_dmaster_bresp", false,-1, 1,0);
        tracep->declBit(c+4267,"ysyx_041728 io_dmaster_arready", false,-1);
        tracep->declBit(c+4268,"ysyx_041728 io_dmaster_arvalid", false,-1);
        tracep->declBus(c+4269,"ysyx_041728 io_dmaster_arid", false,-1, 3,0);
        tracep->declBus(c+4270,"ysyx_041728 io_dmaster_araddr", false,-1, 31,0);
        tracep->declBus(c+4271,"ysyx_041728 io_dmaster_arlen", false,-1, 7,0);
        tracep->declBus(c+4272,"ysyx_041728 io_dmaster_arsize", false,-1, 2,0);
        tracep->declBus(c+4273,"ysyx_041728 io_dmaster_arburst", false,-1, 1,0);
        tracep->declBit(c+4274,"ysyx_041728 io_dmaster_rready", false,-1);
        tracep->declBit(c+4275,"ysyx_041728 io_dmaster_rvalid", false,-1);
        tracep->declBus(c+4276,"ysyx_041728 io_dmaster_rid", false,-1, 3,0);
        tracep->declBus(c+4277,"ysyx_041728 io_dmaster_rresp", false,-1, 1,0);
        tracep->declQuad(c+4278,"ysyx_041728 io_dmaster_rdata", false,-1, 63,0);
        tracep->declBit(c+4280,"ysyx_041728 io_dmaster_rlast", false,-1);
        tracep->declBit(c+4281,"ysyx_041728 io_mmio_valid", false,-1);
        tracep->declBit(c+4282,"ysyx_041728 io_mmio_ready", false,-1);
        tracep->declQuad(c+4283,"ysyx_041728 io_mmio_data_read", false,-1, 63,0);
        tracep->declQuad(c+4285,"ysyx_041728 io_mmio_data_write", false,-1, 63,0);
        tracep->declBit(c+4287,"ysyx_041728 io_mmio_wen", false,-1);
        tracep->declBus(c+4288,"ysyx_041728 io_mmio_addr", false,-1, 31,0);
        tracep->declBus(c+4289,"ysyx_041728 io_mmio_rsize", false,-1, 1,0);
        tracep->declBus(c+4290,"ysyx_041728 io_mmio_mask", false,-1, 7,0);
        tracep->declBit(c+4248,"ysyx_041728 dmaIns_clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 dmaIns_reset", false,-1);
        tracep->declBit(c+4267,"ysyx_041728 dmaIns_io_dataIn_arready", false,-1);
        tracep->declBit(c+110,"ysyx_041728 dmaIns_io_dataIn_arvalid", false,-1);
        tracep->declBus(c+111,"ysyx_041728 dmaIns_io_dataIn_araddr", false,-1, 31,0);
        tracep->declBus(c+112,"ysyx_041728 dmaIns_io_dataIn_arlen", false,-1, 7,0);
        tracep->declBit(c+113,"ysyx_041728 dmaIns_io_dataIn_rready", false,-1);
        tracep->declBit(c+4275,"ysyx_041728 dmaIns_io_dataIn_rvalid", false,-1);
        tracep->declQuad(c+4278,"ysyx_041728 dmaIns_io_dataIn_rdata", false,-1, 63,0);
        tracep->declBit(c+4280,"ysyx_041728 dmaIns_io_dataIn_rlast", false,-1);
        tracep->declBit(c+4291,"ysyx_041728 dmaIns_io_dataOutMMIO_valid", false,-1);
        tracep->declQuad(c+4278,"ysyx_041728 dmaIns_io_dataOutMMIO_data_write", false,-1, 63,0);
        tracep->declBit(c+4292,"ysyx_041728 dmaIns_io_dataOutMMIO_wen", false,-1);
        tracep->declBus(c+114,"ysyx_041728 dmaIns_io_dataOutMMIO_addr", false,-1, 31,0);
        tracep->declBit(c+115,"ysyx_041728 dmaIns_dmaEn_0", false,-1);
        tracep->declArray(c+116,"ysyx_041728 dmaIns_dmaCtrl_0", false,-1, 191,0);
        tracep->declBit(c+1,"ysyx_041728 dmaIns_blockDMA_0", false,-1);
        tracep->declBit(c+122,"ysyx_041728 dmaIns_DMABuzy_0", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns_clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns_reset", false,-1);
        tracep->declBit(c+2,"ysyx_041728 riscvIns_io_instIO_valid", false,-1);
        tracep->declBit(c+123,"ysyx_041728 riscvIns_io_instIO_ready", false,-1);
        tracep->declQuad(c+124,"ysyx_041728 riscvIns_io_instIO_data_read", false,-1, 63,0);
        tracep->declBus(c+126,"ysyx_041728 riscvIns_io_instIO_addr", false,-1, 31,0);
        tracep->declBit(c+3,"ysyx_041728 riscvIns_io_dataIO_valid", false,-1);
        tracep->declBit(c+93,"ysyx_041728 riscvIns_io_dataIO_ready", false,-1);
        tracep->declQuad(c+127,"ysyx_041728 riscvIns_io_dataIO_data_read", false,-1, 63,0);
        tracep->declQuad(c+129,"ysyx_041728 riscvIns_io_dataIO_data_write", false,-1, 63,0);
        tracep->declBit(c+131,"ysyx_041728 riscvIns_io_dataIO_wen", false,-1);
        tracep->declBus(c+132,"ysyx_041728 riscvIns_io_dataIO_addr", false,-1, 31,0);
        tracep->declBus(c+133,"ysyx_041728 riscvIns_io_dataIO_rsize", false,-1, 1,0);
        tracep->declBus(c+134,"ysyx_041728 riscvIns_io_dataIO_mask", false,-1, 7,0);
        tracep->declBit(c+115,"ysyx_041728 riscvIns_dmaEn_0", false,-1);
        tracep->declBit(c+135,"ysyx_041728 riscvIns_intrTimeCnt_0", false,-1);
        tracep->declBit(c+136,"ysyx_041728 riscvIns_startTimeCnt", false,-1);
        tracep->declArray(c+116,"ysyx_041728 riscvIns_dmaCtrl", false,-1, 191,0);
        tracep->declBit(c+1,"ysyx_041728 riscvIns_blockDMA_0", false,-1);
        tracep->declBit(c+137,"ysyx_041728 riscvIns_block2_0", false,-1);
        tracep->declBit(c+94,"ysyx_041728 riscvIns_fencei_0", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 iCache_clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 iCache_reset", false,-1);
        tracep->declBit(c+138,"ysyx_041728 iCache_io_cacheOut_ar_valid_o", false,-1);
        tracep->declBus(c+139,"ysyx_041728 iCache_io_cacheOut_ar_addr_o", false,-1, 31,0);
        tracep->declBus(c+140,"ysyx_041728 iCache_io_cacheOut_ar_len_o", false,-1, 7,0);
        tracep->declBit(c+4275,"ysyx_041728 iCache_io_cacheOut_r_valid_i", false,-1);
        tracep->declQuad(c+4278,"ysyx_041728 iCache_io_cacheOut_r_data_i", false,-1, 63,0);
        tracep->declBit(c+4280,"ysyx_041728 iCache_io_cacheOut_r_last_i", false,-1);
        tracep->declBus(c+126,"ysyx_041728 iCache_io_cacheOut_w_addr_o", false,-1, 31,0);
        tracep->declBit(c+2,"ysyx_041728 iCache_io_cacheIn_valid", false,-1);
        tracep->declBit(c+123,"ysyx_041728 iCache_io_cacheIn_ready", false,-1);
        tracep->declQuad(c+124,"ysyx_041728 iCache_io_cacheIn_data_read", false,-1, 63,0);
        tracep->declBus(c+126,"ysyx_041728 iCache_io_cacheIn_addr", false,-1, 31,0);
        tracep->declBit(c+4,"ysyx_041728 iCache_io_SRAMIO_0_cen", false,-1);
        tracep->declBit(c+5,"ysyx_041728 iCache_io_SRAMIO_0_wen", false,-1);
        tracep->declArray(c+4293,"ysyx_041728 iCache_io_SRAMIO_0_wdata", false,-1, 127,0);
        tracep->declBus(c+141,"ysyx_041728 iCache_io_SRAMIO_0_addr", false,-1, 5,0);
        tracep->declArray(c+4297,"ysyx_041728 iCache_io_SRAMIO_0_wmask", false,-1, 127,0);
        tracep->declArray(c+142,"ysyx_041728 iCache_io_SRAMIO_0_rdata", false,-1, 127,0);
        tracep->declBit(c+6,"ysyx_041728 iCache_io_SRAMIO_1_cen", false,-1);
        tracep->declBit(c+7,"ysyx_041728 iCache_io_SRAMIO_1_wen", false,-1);
        tracep->declArray(c+4293,"ysyx_041728 iCache_io_SRAMIO_1_wdata", false,-1, 127,0);
        tracep->declBus(c+141,"ysyx_041728 iCache_io_SRAMIO_1_addr", false,-1, 5,0);
        tracep->declArray(c+4297,"ysyx_041728 iCache_io_SRAMIO_1_wmask", false,-1, 127,0);
        tracep->declArray(c+146,"ysyx_041728 iCache_io_SRAMIO_1_rdata", false,-1, 127,0);
        tracep->declBit(c+8,"ysyx_041728 iCache_io_SRAMIO_2_cen", false,-1);
        tracep->declBit(c+9,"ysyx_041728 iCache_io_SRAMIO_2_wen", false,-1);
        tracep->declArray(c+4293,"ysyx_041728 iCache_io_SRAMIO_2_wdata", false,-1, 127,0);
        tracep->declBus(c+141,"ysyx_041728 iCache_io_SRAMIO_2_addr", false,-1, 5,0);
        tracep->declArray(c+4297,"ysyx_041728 iCache_io_SRAMIO_2_wmask", false,-1, 127,0);
        tracep->declArray(c+150,"ysyx_041728 iCache_io_SRAMIO_2_rdata", false,-1, 127,0);
        tracep->declBit(c+10,"ysyx_041728 iCache_io_SRAMIO_3_cen", false,-1);
        tracep->declBit(c+11,"ysyx_041728 iCache_io_SRAMIO_3_wen", false,-1);
        tracep->declArray(c+4293,"ysyx_041728 iCache_io_SRAMIO_3_wdata", false,-1, 127,0);
        tracep->declBus(c+141,"ysyx_041728 iCache_io_SRAMIO_3_addr", false,-1, 5,0);
        tracep->declArray(c+4297,"ysyx_041728 iCache_io_SRAMIO_3_wmask", false,-1, 127,0);
        tracep->declArray(c+154,"ysyx_041728 iCache_io_SRAMIO_3_rdata", false,-1, 127,0);
        tracep->declBit(c+94,"ysyx_041728 iCache_updataICache_0", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 axiIIO_clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 axiIIO_reset", false,-1);
        tracep->declBit(c+4250,"ysyx_041728 axiIIO_io_axiIO_awready", false,-1);
        tracep->declBit(c+158,"ysyx_041728 axiIIO_io_axiIO_awvalid", false,-1);
        tracep->declBus(c+159,"ysyx_041728 axiIIO_io_axiIO_awaddr", false,-1, 31,0);
        tracep->declBus(c+4307,"ysyx_041728 axiIIO_io_axiIO_awsize", false,-1, 2,0);
        tracep->declBit(c+4257,"ysyx_041728 axiIIO_io_axiIO_wready", false,-1);
        tracep->declBit(c+160,"ysyx_041728 axiIIO_io_axiIO_wvalid", false,-1);
        tracep->declQuad(c+4308,"ysyx_041728 axiIIO_io_axiIO_wdata", false,-1, 63,0);
        tracep->declBus(c+4310,"ysyx_041728 axiIIO_io_axiIO_wstrb", false,-1, 7,0);
        tracep->declBit(c+160,"ysyx_041728 axiIIO_io_axiIO_wlast", false,-1);
        tracep->declBit(c+161,"ysyx_041728 axiIIO_io_axiIO_bready", false,-1);
        tracep->declBit(c+4264,"ysyx_041728 axiIIO_io_axiIO_bvalid", false,-1);
        tracep->declBit(c+4267,"ysyx_041728 axiIIO_io_axiIO_arready", false,-1);
        tracep->declBit(c+162,"ysyx_041728 axiIIO_io_axiIO_arvalid", false,-1);
        tracep->declBus(c+163,"ysyx_041728 axiIIO_io_axiIO_araddr", false,-1, 31,0);
        tracep->declBus(c+164,"ysyx_041728 axiIIO_io_axiIO_arlen", false,-1, 7,0);
        tracep->declBus(c+165,"ysyx_041728 axiIIO_io_axiIO_arsize", false,-1, 2,0);
        tracep->declBus(c+166,"ysyx_041728 axiIIO_io_axiIO_arburst", false,-1, 1,0);
        tracep->declBit(c+167,"ysyx_041728 axiIIO_io_axiIO_rready", false,-1);
        tracep->declBit(c+4275,"ysyx_041728 axiIIO_io_axiIO_rvalid", false,-1);
        tracep->declQuad(c+4278,"ysyx_041728 axiIIO_io_axiIO_rdata", false,-1, 63,0);
        tracep->declBit(c+4280,"ysyx_041728 axiIIO_io_axiIO_rlast", false,-1);
        tracep->declBit(c+138,"ysyx_041728 axiIIO_io_cache_ar_valid_o", false,-1);
        tracep->declBus(c+139,"ysyx_041728 axiIIO_io_cache_ar_addr_o", false,-1, 31,0);
        tracep->declBus(c+140,"ysyx_041728 axiIIO_io_cache_ar_len_o", false,-1, 7,0);
        tracep->declBit(c+4275,"ysyx_041728 axiIIO_io_cache_r_valid_i", false,-1);
        tracep->declQuad(c+4278,"ysyx_041728 axiIIO_io_cache_r_data_i", false,-1, 63,0);
        tracep->declBit(c+4280,"ysyx_041728 axiIIO_io_cache_r_last_i", false,-1);
        tracep->declBit(c+4311,"ysyx_041728 axiIIO_io_cache_w_valid_o", false,-1);
        tracep->declBit(c+4301,"ysyx_041728 axiIIO_io_cache_w_ready_i", false,-1);
        tracep->declQuad(c+4308,"ysyx_041728 axiIIO_io_cache_w_data_o", false,-1, 63,0);
        tracep->declBus(c+126,"ysyx_041728 axiIIO_io_cache_w_addr_o", false,-1, 31,0);
        tracep->declBus(c+4310,"ysyx_041728 axiIIO_io_cache_w_mask_o", false,-1, 7,0);
        tracep->declBus(c+4312,"ysyx_041728 axiIIO_io_cache_wsize", false,-1, 1,0);
        tracep->declBit(c+3,"ysyx_041728 dArbIns_io_arbIn_valid", false,-1);
        tracep->declBit(c+93,"ysyx_041728 dArbIns_io_arbIn_ready", false,-1);
        tracep->declQuad(c+127,"ysyx_041728 dArbIns_io_arbIn_data_read", false,-1, 63,0);
        tracep->declQuad(c+129,"ysyx_041728 dArbIns_io_arbIn_data_write", false,-1, 63,0);
        tracep->declBit(c+131,"ysyx_041728 dArbIns_io_arbIn_wen", false,-1);
        tracep->declBus(c+132,"ysyx_041728 dArbIns_io_arbIn_addr", false,-1, 31,0);
        tracep->declBus(c+133,"ysyx_041728 dArbIns_io_arbIn_rsize", false,-1, 1,0);
        tracep->declBus(c+134,"ysyx_041728 dArbIns_io_arbIn_mask", false,-1, 7,0);
        tracep->declBit(c+12,"ysyx_041728 dArbIns_io_arbMMIO_valid", false,-1);
        tracep->declBit(c+168,"ysyx_041728 dArbIns_io_arbMMIO_ready", false,-1);
        tracep->declQuad(c+169,"ysyx_041728 dArbIns_io_arbMMIO_data_read", false,-1, 63,0);
        tracep->declQuad(c+129,"ysyx_041728 dArbIns_io_arbMMIO_data_write", false,-1, 63,0);
        tracep->declBit(c+131,"ysyx_041728 dArbIns_io_arbMMIO_wen", false,-1);
        tracep->declBus(c+132,"ysyx_041728 dArbIns_io_arbMMIO_addr", false,-1, 31,0);
        tracep->declBus(c+133,"ysyx_041728 dArbIns_io_arbMMIO_rsize", false,-1, 1,0);
        tracep->declBus(c+134,"ysyx_041728 dArbIns_io_arbMMIO_mask", false,-1, 7,0);
        tracep->declBit(c+95,"ysyx_041728 dArbIns_io_arbClint_valid", false,-1);
        tracep->declQuad(c+171,"ysyx_041728 dArbIns_io_arbClint_data_read", false,-1, 63,0);
        tracep->declQuad(c+129,"ysyx_041728 dArbIns_io_arbClint_data_write", false,-1, 63,0);
        tracep->declBit(c+131,"ysyx_041728 dArbIns_io_arbClint_wen", false,-1);
        tracep->declBus(c+132,"ysyx_041728 dArbIns_io_arbClint_addr", false,-1, 31,0);
        tracep->declBit(c+13,"ysyx_041728 dArbIns_io_arbDCache_valid", false,-1);
        tracep->declBit(c+96,"ysyx_041728 dArbIns_io_arbDCache_ready", false,-1);
        tracep->declQuad(c+173,"ysyx_041728 dArbIns_io_arbDCache_data_read", false,-1, 63,0);
        tracep->declQuad(c+129,"ysyx_041728 dArbIns_io_arbDCache_data_write", false,-1, 63,0);
        tracep->declBit(c+131,"ysyx_041728 dArbIns_io_arbDCache_wen", false,-1);
        tracep->declBus(c+132,"ysyx_041728 dArbIns_io_arbDCache_addr", false,-1, 31,0);
        tracep->declBus(c+133,"ysyx_041728 dArbIns_io_arbDCache_rsize", false,-1, 1,0);
        tracep->declBus(c+134,"ysyx_041728 dArbIns_io_arbDCache_mask", false,-1, 7,0);
        tracep->declBit(c+4248,"ysyx_041728 mmioDCache_clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 mmioDCache_reset", false,-1);
        tracep->declBit(c+137,"ysyx_041728 mmioDCache_io_block", false,-1);
        tracep->declBit(c+12,"ysyx_041728 mmioDCache_io_mmioIn_valid", false,-1);
        tracep->declBit(c+168,"ysyx_041728 mmioDCache_io_mmioIn_ready", false,-1);
        tracep->declQuad(c+169,"ysyx_041728 mmioDCache_io_mmioIn_data_read", false,-1, 63,0);
        tracep->declQuad(c+129,"ysyx_041728 mmioDCache_io_mmioIn_data_write", false,-1, 63,0);
        tracep->declBit(c+131,"ysyx_041728 mmioDCache_io_mmioIn_wen", false,-1);
        tracep->declBus(c+132,"ysyx_041728 mmioDCache_io_mmioIn_addr", false,-1, 31,0);
        tracep->declBus(c+133,"ysyx_041728 mmioDCache_io_mmioIn_rsize", false,-1, 1,0);
        tracep->declBus(c+134,"ysyx_041728 mmioDCache_io_mmioIn_mask", false,-1, 7,0);
        tracep->declBit(c+97,"ysyx_041728 mmioDCache_io_mmioOut_valid", false,-1);
        tracep->declBit(c+4282,"ysyx_041728 mmioDCache_io_mmioOut_ready", false,-1);
        tracep->declQuad(c+4283,"ysyx_041728 mmioDCache_io_mmioOut_data_read", false,-1, 63,0);
        tracep->declQuad(c+129,"ysyx_041728 mmioDCache_io_mmioOut_data_write", false,-1, 63,0);
        tracep->declBit(c+131,"ysyx_041728 mmioDCache_io_mmioOut_wen", false,-1);
        tracep->declBus(c+132,"ysyx_041728 mmioDCache_io_mmioOut_addr", false,-1, 31,0);
        tracep->declBus(c+133,"ysyx_041728 mmioDCache_io_mmioOut_rsize", false,-1, 1,0);
        tracep->declBus(c+134,"ysyx_041728 mmioDCache_io_mmioOut_mask", false,-1, 7,0);
        tracep->declBit(c+4248,"ysyx_041728 dCache_clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 dCache_reset", false,-1);
        tracep->declBit(c+175,"ysyx_041728 dCache_io_cacheOut_ar_valid_o", false,-1);
        tracep->declBus(c+176,"ysyx_041728 dCache_io_cacheOut_ar_addr_o", false,-1, 31,0);
        tracep->declBus(c+177,"ysyx_041728 dCache_io_cacheOut_ar_len_o", false,-1, 7,0);
        tracep->declBit(c+4275,"ysyx_041728 dCache_io_cacheOut_r_valid_i", false,-1);
        tracep->declQuad(c+4278,"ysyx_041728 dCache_io_cacheOut_r_data_i", false,-1, 63,0);
        tracep->declBit(c+4280,"ysyx_041728 dCache_io_cacheOut_r_last_i", false,-1);
        tracep->declBit(c+98,"ysyx_041728 dCache_io_cacheOut_w_valid_o", false,-1);
        tracep->declBit(c+14,"ysyx_041728 dCache_io_cacheOut_w_ready_i", false,-1);
        tracep->declQuad(c+129,"ysyx_041728 dCache_io_cacheOut_w_data_o", false,-1, 63,0);
        tracep->declBus(c+132,"ysyx_041728 dCache_io_cacheOut_w_addr_o", false,-1, 31,0);
        tracep->declBus(c+134,"ysyx_041728 dCache_io_cacheOut_w_mask_o", false,-1, 7,0);
        tracep->declBus(c+133,"ysyx_041728 dCache_io_cacheOut_wsize", false,-1, 1,0);
        tracep->declBit(c+13,"ysyx_041728 dCache_io_cacheIn_valid", false,-1);
        tracep->declBit(c+96,"ysyx_041728 dCache_io_cacheIn_ready", false,-1);
        tracep->declQuad(c+173,"ysyx_041728 dCache_io_cacheIn_data_read", false,-1, 63,0);
        tracep->declQuad(c+129,"ysyx_041728 dCache_io_cacheIn_data_write", false,-1, 63,0);
        tracep->declBit(c+131,"ysyx_041728 dCache_io_cacheIn_wen", false,-1);
        tracep->declBus(c+132,"ysyx_041728 dCache_io_cacheIn_addr", false,-1, 31,0);
        tracep->declBus(c+133,"ysyx_041728 dCache_io_cacheIn_rsize", false,-1, 1,0);
        tracep->declBus(c+134,"ysyx_041728 dCache_io_cacheIn_mask", false,-1, 7,0);
        tracep->declBit(c+15,"ysyx_041728 dCache_io_SRAMIO_0_cen", false,-1);
        tracep->declBit(c+16,"ysyx_041728 dCache_io_SRAMIO_0_wen", false,-1);
        tracep->declArray(c+99,"ysyx_041728 dCache_io_SRAMIO_0_wdata", false,-1, 127,0);
        tracep->declBus(c+178,"ysyx_041728 dCache_io_SRAMIO_0_addr", false,-1, 5,0);
        tracep->declArray(c+17,"ysyx_041728 dCache_io_SRAMIO_0_wmask", false,-1, 127,0);
        tracep->declArray(c+179,"ysyx_041728 dCache_io_SRAMIO_0_rdata", false,-1, 127,0);
        tracep->declBit(c+21,"ysyx_041728 dCache_io_SRAMIO_1_cen", false,-1);
        tracep->declBit(c+22,"ysyx_041728 dCache_io_SRAMIO_1_wen", false,-1);
        tracep->declArray(c+99,"ysyx_041728 dCache_io_SRAMIO_1_wdata", false,-1, 127,0);
        tracep->declBus(c+178,"ysyx_041728 dCache_io_SRAMIO_1_addr", false,-1, 5,0);
        tracep->declArray(c+23,"ysyx_041728 dCache_io_SRAMIO_1_wmask", false,-1, 127,0);
        tracep->declArray(c+183,"ysyx_041728 dCache_io_SRAMIO_1_rdata", false,-1, 127,0);
        tracep->declBit(c+27,"ysyx_041728 dCache_io_SRAMIO_2_cen", false,-1);
        tracep->declBit(c+28,"ysyx_041728 dCache_io_SRAMIO_2_wen", false,-1);
        tracep->declArray(c+99,"ysyx_041728 dCache_io_SRAMIO_2_wdata", false,-1, 127,0);
        tracep->declBus(c+178,"ysyx_041728 dCache_io_SRAMIO_2_addr", false,-1, 5,0);
        tracep->declArray(c+29,"ysyx_041728 dCache_io_SRAMIO_2_wmask", false,-1, 127,0);
        tracep->declArray(c+187,"ysyx_041728 dCache_io_SRAMIO_2_rdata", false,-1, 127,0);
        tracep->declBit(c+33,"ysyx_041728 dCache_io_SRAMIO_3_cen", false,-1);
        tracep->declBit(c+34,"ysyx_041728 dCache_io_SRAMIO_3_wen", false,-1);
        tracep->declArray(c+99,"ysyx_041728 dCache_io_SRAMIO_3_wdata", false,-1, 127,0);
        tracep->declBus(c+178,"ysyx_041728 dCache_io_SRAMIO_3_addr", false,-1, 5,0);
        tracep->declArray(c+35,"ysyx_041728 dCache_io_SRAMIO_3_wmask", false,-1, 127,0);
        tracep->declArray(c+191,"ysyx_041728 dCache_io_SRAMIO_3_rdata", false,-1, 127,0);
        tracep->declBit(c+137,"ysyx_041728 dCache_io_block", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 clintIns_clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 clintIns_reset", false,-1);
        tracep->declBit(c+95,"ysyx_041728 clintIns_io_clintIO_valid", false,-1);
        tracep->declQuad(c+171,"ysyx_041728 clintIns_io_clintIO_data_read", false,-1, 63,0);
        tracep->declQuad(c+129,"ysyx_041728 clintIns_io_clintIO_data_write", false,-1, 63,0);
        tracep->declBit(c+131,"ysyx_041728 clintIns_io_clintIO_wen", false,-1);
        tracep->declBus(c+132,"ysyx_041728 clintIns_io_clintIO_addr", false,-1, 31,0);
        tracep->declBit(c+135,"ysyx_041728 clintIns_intrTimeCnt_0", false,-1);
        tracep->declBit(c+136,"ysyx_041728 clintIns_startTimeCnt_0", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 axiDIO_clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 axiDIO_reset", false,-1);
        tracep->declBit(c+4250,"ysyx_041728 axiDIO_io_axiIO_awready", false,-1);
        tracep->declBit(c+195,"ysyx_041728 axiDIO_io_axiIO_awvalid", false,-1);
        tracep->declBus(c+196,"ysyx_041728 axiDIO_io_axiIO_awaddr", false,-1, 31,0);
        tracep->declBus(c+197,"ysyx_041728 axiDIO_io_axiIO_awsize", false,-1, 2,0);
        tracep->declBit(c+4257,"ysyx_041728 axiDIO_io_axiIO_wready", false,-1);
        tracep->declBit(c+198,"ysyx_041728 axiDIO_io_axiIO_wvalid", false,-1);
        tracep->declQuad(c+199,"ysyx_041728 axiDIO_io_axiIO_wdata", false,-1, 63,0);
        tracep->declBus(c+201,"ysyx_041728 axiDIO_io_axiIO_wstrb", false,-1, 7,0);
        tracep->declBit(c+198,"ysyx_041728 axiDIO_io_axiIO_wlast", false,-1);
        tracep->declBit(c+202,"ysyx_041728 axiDIO_io_axiIO_bready", false,-1);
        tracep->declBit(c+4264,"ysyx_041728 axiDIO_io_axiIO_bvalid", false,-1);
        tracep->declBit(c+4267,"ysyx_041728 axiDIO_io_axiIO_arready", false,-1);
        tracep->declBit(c+203,"ysyx_041728 axiDIO_io_axiIO_arvalid", false,-1);
        tracep->declBus(c+204,"ysyx_041728 axiDIO_io_axiIO_araddr", false,-1, 31,0);
        tracep->declBus(c+205,"ysyx_041728 axiDIO_io_axiIO_arlen", false,-1, 7,0);
        tracep->declBus(c+206,"ysyx_041728 axiDIO_io_axiIO_arsize", false,-1, 2,0);
        tracep->declBus(c+207,"ysyx_041728 axiDIO_io_axiIO_arburst", false,-1, 1,0);
        tracep->declBit(c+208,"ysyx_041728 axiDIO_io_axiIO_rready", false,-1);
        tracep->declBit(c+4275,"ysyx_041728 axiDIO_io_axiIO_rvalid", false,-1);
        tracep->declQuad(c+4278,"ysyx_041728 axiDIO_io_axiIO_rdata", false,-1, 63,0);
        tracep->declBit(c+4280,"ysyx_041728 axiDIO_io_axiIO_rlast", false,-1);
        tracep->declBit(c+175,"ysyx_041728 axiDIO_io_cache_ar_valid_o", false,-1);
        tracep->declBus(c+176,"ysyx_041728 axiDIO_io_cache_ar_addr_o", false,-1, 31,0);
        tracep->declBus(c+177,"ysyx_041728 axiDIO_io_cache_ar_len_o", false,-1, 7,0);
        tracep->declBit(c+4275,"ysyx_041728 axiDIO_io_cache_r_valid_i", false,-1);
        tracep->declQuad(c+4278,"ysyx_041728 axiDIO_io_cache_r_data_i", false,-1, 63,0);
        tracep->declBit(c+4280,"ysyx_041728 axiDIO_io_cache_r_last_i", false,-1);
        tracep->declBit(c+98,"ysyx_041728 axiDIO_io_cache_w_valid_o", false,-1);
        tracep->declBit(c+14,"ysyx_041728 axiDIO_io_cache_w_ready_i", false,-1);
        tracep->declQuad(c+129,"ysyx_041728 axiDIO_io_cache_w_data_o", false,-1, 63,0);
        tracep->declBus(c+132,"ysyx_041728 axiDIO_io_cache_w_addr_o", false,-1, 31,0);
        tracep->declBus(c+134,"ysyx_041728 axiDIO_io_cache_w_mask_o", false,-1, 7,0);
        tracep->declBus(c+133,"ysyx_041728 axiDIO_io_cache_wsize", false,-1, 1,0);
        tracep->declBit(c+4248,"ysyx_041728 imem_clock", false,-1);
        tracep->declBit(c+4,"ysyx_041728 imem_io_memIO_cen", false,-1);
        tracep->declBit(c+5,"ysyx_041728 imem_io_memIO_wen", false,-1);
        tracep->declArray(c+4293,"ysyx_041728 imem_io_memIO_wdata", false,-1, 127,0);
        tracep->declBus(c+141,"ysyx_041728 imem_io_memIO_addr", false,-1, 5,0);
        tracep->declArray(c+4297,"ysyx_041728 imem_io_memIO_wmask", false,-1, 127,0);
        tracep->declArray(c+142,"ysyx_041728 imem_io_memIO_rdata", false,-1, 127,0);
        tracep->declBit(c+4248,"ysyx_041728 dmem_clock", false,-1);
        tracep->declBit(c+15,"ysyx_041728 dmem_io_memIO_cen", false,-1);
        tracep->declBit(c+16,"ysyx_041728 dmem_io_memIO_wen", false,-1);
        tracep->declArray(c+99,"ysyx_041728 dmem_io_memIO_wdata", false,-1, 127,0);
        tracep->declBus(c+178,"ysyx_041728 dmem_io_memIO_addr", false,-1, 5,0);
        tracep->declArray(c+17,"ysyx_041728 dmem_io_memIO_wmask", false,-1, 127,0);
        tracep->declArray(c+179,"ysyx_041728 dmem_io_memIO_rdata", false,-1, 127,0);
        tracep->declBit(c+4248,"ysyx_041728 imem_1_clock", false,-1);
        tracep->declBit(c+6,"ysyx_041728 imem_1_io_memIO_cen", false,-1);
        tracep->declBit(c+7,"ysyx_041728 imem_1_io_memIO_wen", false,-1);
        tracep->declArray(c+4293,"ysyx_041728 imem_1_io_memIO_wdata", false,-1, 127,0);
        tracep->declBus(c+141,"ysyx_041728 imem_1_io_memIO_addr", false,-1, 5,0);
        tracep->declArray(c+4297,"ysyx_041728 imem_1_io_memIO_wmask", false,-1, 127,0);
        tracep->declArray(c+146,"ysyx_041728 imem_1_io_memIO_rdata", false,-1, 127,0);
        tracep->declBit(c+4248,"ysyx_041728 dmem_1_clock", false,-1);
        tracep->declBit(c+21,"ysyx_041728 dmem_1_io_memIO_cen", false,-1);
        tracep->declBit(c+22,"ysyx_041728 dmem_1_io_memIO_wen", false,-1);
        tracep->declArray(c+99,"ysyx_041728 dmem_1_io_memIO_wdata", false,-1, 127,0);
        tracep->declBus(c+178,"ysyx_041728 dmem_1_io_memIO_addr", false,-1, 5,0);
        tracep->declArray(c+23,"ysyx_041728 dmem_1_io_memIO_wmask", false,-1, 127,0);
        tracep->declArray(c+183,"ysyx_041728 dmem_1_io_memIO_rdata", false,-1, 127,0);
        tracep->declBit(c+4248,"ysyx_041728 imem_2_clock", false,-1);
        tracep->declBit(c+8,"ysyx_041728 imem_2_io_memIO_cen", false,-1);
        tracep->declBit(c+9,"ysyx_041728 imem_2_io_memIO_wen", false,-1);
        tracep->declArray(c+4293,"ysyx_041728 imem_2_io_memIO_wdata", false,-1, 127,0);
        tracep->declBus(c+141,"ysyx_041728 imem_2_io_memIO_addr", false,-1, 5,0);
        tracep->declArray(c+4297,"ysyx_041728 imem_2_io_memIO_wmask", false,-1, 127,0);
        tracep->declArray(c+150,"ysyx_041728 imem_2_io_memIO_rdata", false,-1, 127,0);
        tracep->declBit(c+4248,"ysyx_041728 dmem_2_clock", false,-1);
        tracep->declBit(c+27,"ysyx_041728 dmem_2_io_memIO_cen", false,-1);
        tracep->declBit(c+28,"ysyx_041728 dmem_2_io_memIO_wen", false,-1);
        tracep->declArray(c+99,"ysyx_041728 dmem_2_io_memIO_wdata", false,-1, 127,0);
        tracep->declBus(c+178,"ysyx_041728 dmem_2_io_memIO_addr", false,-1, 5,0);
        tracep->declArray(c+29,"ysyx_041728 dmem_2_io_memIO_wmask", false,-1, 127,0);
        tracep->declArray(c+187,"ysyx_041728 dmem_2_io_memIO_rdata", false,-1, 127,0);
        tracep->declBit(c+4248,"ysyx_041728 imem_3_clock", false,-1);
        tracep->declBit(c+10,"ysyx_041728 imem_3_io_memIO_cen", false,-1);
        tracep->declBit(c+11,"ysyx_041728 imem_3_io_memIO_wen", false,-1);
        tracep->declArray(c+4293,"ysyx_041728 imem_3_io_memIO_wdata", false,-1, 127,0);
        tracep->declBus(c+141,"ysyx_041728 imem_3_io_memIO_addr", false,-1, 5,0);
        tracep->declArray(c+4297,"ysyx_041728 imem_3_io_memIO_wmask", false,-1, 127,0);
        tracep->declArray(c+154,"ysyx_041728 imem_3_io_memIO_rdata", false,-1, 127,0);
        tracep->declBit(c+4248,"ysyx_041728 dmem_3_clock", false,-1);
        tracep->declBit(c+33,"ysyx_041728 dmem_3_io_memIO_cen", false,-1);
        tracep->declBit(c+34,"ysyx_041728 dmem_3_io_memIO_wen", false,-1);
        tracep->declArray(c+99,"ysyx_041728 dmem_3_io_memIO_wdata", false,-1, 127,0);
        tracep->declBus(c+178,"ysyx_041728 dmem_3_io_memIO_addr", false,-1, 5,0);
        tracep->declArray(c+35,"ysyx_041728 dmem_3_io_memIO_wmask", false,-1, 127,0);
        tracep->declArray(c+191,"ysyx_041728 dmem_3_io_memIO_rdata", false,-1, 127,0);
        tracep->declBit(c+122,"ysyx_041728 DMABuzy_0", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 dmaIns clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 dmaIns reset", false,-1);
        tracep->declBit(c+4267,"ysyx_041728 dmaIns io_dataIn_arready", false,-1);
        tracep->declBit(c+110,"ysyx_041728 dmaIns io_dataIn_arvalid", false,-1);
        tracep->declBus(c+111,"ysyx_041728 dmaIns io_dataIn_araddr", false,-1, 31,0);
        tracep->declBus(c+112,"ysyx_041728 dmaIns io_dataIn_arlen", false,-1, 7,0);
        tracep->declBit(c+113,"ysyx_041728 dmaIns io_dataIn_rready", false,-1);
        tracep->declBit(c+4275,"ysyx_041728 dmaIns io_dataIn_rvalid", false,-1);
        tracep->declQuad(c+4278,"ysyx_041728 dmaIns io_dataIn_rdata", false,-1, 63,0);
        tracep->declBit(c+4280,"ysyx_041728 dmaIns io_dataIn_rlast", false,-1);
        tracep->declBit(c+4291,"ysyx_041728 dmaIns io_dataOutMMIO_valid", false,-1);
        tracep->declQuad(c+4278,"ysyx_041728 dmaIns io_dataOutMMIO_data_write", false,-1, 63,0);
        tracep->declBit(c+4292,"ysyx_041728 dmaIns io_dataOutMMIO_wen", false,-1);
        tracep->declBus(c+114,"ysyx_041728 dmaIns io_dataOutMMIO_addr", false,-1, 31,0);
        tracep->declBit(c+115,"ysyx_041728 dmaIns dmaEn_0", false,-1);
        tracep->declArray(c+116,"ysyx_041728 dmaIns dmaCtrl_0", false,-1, 191,0);
        tracep->declBit(c+1,"ysyx_041728 dmaIns blockDMA_0", false,-1);
        tracep->declBit(c+122,"ysyx_041728 dmaIns DMABuzy_0", false,-1);
        tracep->declQuad(c+209,"ysyx_041728 dmaIns dmaSrcAddr", false,-1, 63,0);
        tracep->declQuad(c+211,"ysyx_041728 dmaIns dmaDstAddr", false,-1, 63,0);
        tracep->declQuad(c+213,"ysyx_041728 dmaIns dmaDstLen", false,-1, 63,0);
        tracep->declBus(c+215,"ysyx_041728 dmaIns rState", false,-1, 1,0);
        tracep->declBus(c+216,"ysyx_041728 dmaIns idleMux", false,-1, 1,0);
        tracep->declBit(c+110,"ysyx_041728 dmaIns isReq", false,-1);
        tracep->declBit(c+217,"ysyx_041728 dmaIns isData", false,-1);
        tracep->declBit(c+122,"ysyx_041728 dmaIns DMABuzy", false,-1);
        tracep->declBus(c+114,"ysyx_041728 dmaIns addrCnt", false,-1, 31,0);
        tracep->declBit(c+1,"ysyx_041728 dmaIns blockDMA", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns reset", false,-1);
        tracep->declBit(c+2,"ysyx_041728 riscvIns io_instIO_valid", false,-1);
        tracep->declBit(c+123,"ysyx_041728 riscvIns io_instIO_ready", false,-1);
        tracep->declQuad(c+124,"ysyx_041728 riscvIns io_instIO_data_read", false,-1, 63,0);
        tracep->declBus(c+126,"ysyx_041728 riscvIns io_instIO_addr", false,-1, 31,0);
        tracep->declBit(c+3,"ysyx_041728 riscvIns io_dataIO_valid", false,-1);
        tracep->declBit(c+93,"ysyx_041728 riscvIns io_dataIO_ready", false,-1);
        tracep->declQuad(c+127,"ysyx_041728 riscvIns io_dataIO_data_read", false,-1, 63,0);
        tracep->declQuad(c+129,"ysyx_041728 riscvIns io_dataIO_data_write", false,-1, 63,0);
        tracep->declBit(c+131,"ysyx_041728 riscvIns io_dataIO_wen", false,-1);
        tracep->declBus(c+132,"ysyx_041728 riscvIns io_dataIO_addr", false,-1, 31,0);
        tracep->declBus(c+133,"ysyx_041728 riscvIns io_dataIO_rsize", false,-1, 1,0);
        tracep->declBus(c+134,"ysyx_041728 riscvIns io_dataIO_mask", false,-1, 7,0);
        tracep->declBit(c+115,"ysyx_041728 riscvIns dmaEn_0", false,-1);
        tracep->declBit(c+135,"ysyx_041728 riscvIns intrTimeCnt_0", false,-1);
        tracep->declBit(c+136,"ysyx_041728 riscvIns startTimeCnt", false,-1);
        tracep->declArray(c+116,"ysyx_041728 riscvIns dmaCtrl", false,-1, 191,0);
        tracep->declBit(c+1,"ysyx_041728 riscvIns blockDMA_0", false,-1);
        tracep->declBit(c+137,"ysyx_041728 riscvIns block2_0", false,-1);
        tracep->declBit(c+94,"ysyx_041728 riscvIns fencei_0", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns ifu_clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns ifu_reset", false,-1);
        tracep->declBus(c+218,"ysyx_041728 riscvIns ifu_io_instIn", false,-1, 31,0);
        tracep->declBus(c+218,"ysyx_041728 riscvIns ifu_io_instOut", false,-1, 31,0);
        tracep->declBus(c+126,"ysyx_041728 riscvIns ifu_io_pc", false,-1, 31,0);
        tracep->declBus(c+219,"ysyx_041728 riscvIns ifu_io_snpc", false,-1, 31,0);
        tracep->declBus(c+220,"ysyx_041728 riscvIns ifu_io_dnpc", false,-1, 31,0);
        tracep->declBit(c+221,"ysyx_041728 riscvIns ifu_io_jump", false,-1);
        tracep->declBit(c+135,"ysyx_041728 riscvIns ifu_intrTimeCnt_0", false,-1);
        tracep->declBit(c+222,"ysyx_041728 riscvIns ifu_hazardPCBlock_0", false,-1);
        tracep->declBit(c+1,"ysyx_041728 riscvIns ifu_blockDMA_0", false,-1);
        tracep->declBit(c+223,"ysyx_041728 riscvIns ifu_block1_0", false,-1);
        tracep->declBit(c+39,"ysyx_041728 riscvIns ifu_block23_0", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns idu_clock", false,-1);
        tracep->declBus(c+224,"ysyx_041728 riscvIns idu_io_pc", false,-1, 31,0);
        tracep->declBus(c+225,"ysyx_041728 riscvIns idu_io_inst", false,-1, 31,0);
        tracep->declBit(c+226,"ysyx_041728 riscvIns idu_io_regEn", false,-1);
        tracep->declQuad(c+227,"ysyx_041728 riscvIns idu_io_dataEx_imme", false,-1, 63,0);
        tracep->declQuad(c+229,"ysyx_041728 riscvIns idu_io_dataEx_dOut1", false,-1, 63,0);
        tracep->declQuad(c+231,"ysyx_041728 riscvIns idu_io_dataEx_dOut2", false,-1, 63,0);
        tracep->declQuad(c+233,"ysyx_041728 riscvIns idu_io_dataEx_dIn", false,-1, 63,0);
        tracep->declQuad(c+235,"ysyx_041728 riscvIns idu_io_dataEx_rdDout", false,-1, 63,0);
        tracep->declBus(c+237,"ysyx_041728 riscvIns idu_io_rdOut", false,-1, 4,0);
        tracep->declBus(c+238,"ysyx_041728 riscvIns idu_io_rdIn", false,-1, 4,0);
        tracep->declBus(c+239,"ysyx_041728 riscvIns idu_io_rs1", false,-1, 4,0);
        tracep->declBus(c+240,"ysyx_041728 riscvIns idu_io_rs2", false,-1, 4,0);
        tracep->declBus(c+241,"ysyx_041728 riscvIns idu_io_rsWB", false,-1, 4,0);
        tracep->declQuad(c+242,"ysyx_041728 riscvIns idu_io_dOutWB", false,-1, 63,0);
        tracep->declBit(c+223,"ysyx_041728 riscvIns idu_block1", false,-1);
        tracep->declBit(c+39,"ysyx_041728 riscvIns idu_block23", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns exu_clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns exu_reset", false,-1);
        tracep->declBus(c+244,"ysyx_041728 riscvIns exu_io_AluSrc1", false,-1, 1,0);
        tracep->declBus(c+245,"ysyx_041728 riscvIns exu_io_AluSrc2", false,-1, 1,0);
        tracep->declBus(c+246,"ysyx_041728 riscvIns exu_io_ALUCtrl", false,-1, 4,0);
        tracep->declBit(c+247,"ysyx_041728 riscvIns exu_io_dnpcSrc", false,-1);
        tracep->declBus(c+248,"ysyx_041728 riscvIns exu_io_ResultSrc", false,-1, 1,0);
        tracep->declBus(c+249,"ysyx_041728 riscvIns exu_io_memReadNum", false,-1, 2,0);
        tracep->declQuad(c+250,"ysyx_041728 riscvIns exu_io_dataId_imme", false,-1, 63,0);
        tracep->declQuad(c+252,"ysyx_041728 riscvIns exu_io_dataId_dOut1", false,-1, 63,0);
        tracep->declQuad(c+254,"ysyx_041728 riscvIns exu_io_dataId_dOut2", false,-1, 63,0);
        tracep->declQuad(c+233,"ysyx_041728 riscvIns exu_io_dataId_dIn", false,-1, 63,0);
        tracep->declQuad(c+256,"ysyx_041728 riscvIns exu_io_dataId_rdDout", false,-1, 63,0);
        tracep->declQuad(c+258,"ysyx_041728 riscvIns exu_io_dataOut_ALUResOut", false,-1, 63,0);
        tracep->declQuad(c+260,"ysyx_041728 riscvIns exu_io_dataOut_wdata", false,-1, 63,0);
        tracep->declQuad(c+262,"ysyx_041728 riscvIns exu_io_dataOut_rdata", false,-1, 63,0);
        tracep->declBit(c+264,"ysyx_041728 riscvIns exu_io_brTake", false,-1);
        tracep->declBus(c+265,"ysyx_041728 riscvIns exu_io_pc", false,-1, 31,0);
        tracep->declBus(c+266,"ysyx_041728 riscvIns exu_io_snpc", false,-1, 31,0);
        tracep->declBus(c+267,"ysyx_041728 riscvIns exu_io_dnpc", false,-1, 31,0);
        tracep->declBit(c+268,"ysyx_041728 riscvIns exu_io_CSRCtrlIf_csrrwen", false,-1);
        tracep->declBit(c+269,"ysyx_041728 riscvIns exu_io_CSRCtrlIf_csrswen", false,-1);
        tracep->declBit(c+270,"ysyx_041728 riscvIns exu_io_CSRCtrlIf_csrrsien", false,-1);
        tracep->declBit(c+271,"ysyx_041728 riscvIns exu_io_CSRCtrlIf_csrrcien", false,-1);
        tracep->declBit(c+272,"ysyx_041728 riscvIns exu_io_CSRCtrlIf_csrrcen", false,-1);
        tracep->declBit(c+273,"ysyx_041728 riscvIns exu_io_CSRCtrlIf_csrrwien", false,-1);
        tracep->declBit(c+274,"ysyx_041728 riscvIns exu_io_CSRCtrlIf_ecall", false,-1);
        tracep->declBit(c+275,"ysyx_041728 riscvIns exu_io_CSRCtrlIf_rfen", false,-1);
        tracep->declBit(c+276,"ysyx_041728 riscvIns exu_io_CSRCtrlIf_mepc2pc", false,-1);
        tracep->declBus(c+277,"ysyx_041728 riscvIns exu_io_uimm", false,-1, 4,0);
        tracep->declQuad(c+278,"ysyx_041728 riscvIns exu_io_aluResIn", false,-1, 63,0);
        tracep->declBus(c+280,"ysyx_041728 riscvIns exu_io_forwardA", false,-1, 1,0);
        tracep->declBus(c+281,"ysyx_041728 riscvIns exu_io_forwardB", false,-1, 1,0);
        tracep->declBus(c+282,"ysyx_041728 riscvIns exu_io_forwardC", false,-1, 1,0);
        tracep->declQuad(c+283,"ysyx_041728 riscvIns exu_io_aluRes1", false,-1, 63,0);
        tracep->declQuad(c+242,"ysyx_041728 riscvIns exu_io_aluRes3", false,-1, 63,0);
        tracep->declBit(c+135,"ysyx_041728 riscvIns exu_intrTimeCnt_0", false,-1);
        tracep->declBit(c+136,"ysyx_041728 riscvIns exu_startTimeCnt", false,-1);
        tracep->declArray(c+116,"ysyx_041728 riscvIns exu_dmaCtrl_0", false,-1, 191,0);
        tracep->declBit(c+1,"ysyx_041728 riscvIns exu_blockDMA", false,-1);
        tracep->declBit(c+223,"ysyx_041728 riscvIns exu_block1", false,-1);
        tracep->declBit(c+39,"ysyx_041728 riscvIns exu_block23", false,-1);
        tracep->declBit(c+285,"ysyx_041728 riscvIns hazardu_io_regEnEXMEM", false,-1);
        tracep->declBus(c+286,"ysyx_041728 riscvIns hazardu_io_rdEXMEM", false,-1, 4,0);
        tracep->declBus(c+277,"ysyx_041728 riscvIns hazardu_io_rs1IDEX", false,-1, 4,0);
        tracep->declBus(c+287,"ysyx_041728 riscvIns hazardu_io_rs2IDEX", false,-1, 4,0);
        tracep->declBit(c+226,"ysyx_041728 riscvIns hazardu_io_regEnMEMWB", false,-1);
        tracep->declBus(c+238,"ysyx_041728 riscvIns hazardu_io_rdMEMWB", false,-1, 4,0);
        tracep->declBit(c+288,"ysyx_041728 riscvIns hazardu_io_regEnWBEND", false,-1);
        tracep->declBus(c+241,"ysyx_041728 riscvIns hazardu_io_rdWBEND", false,-1, 4,0);
        tracep->declBus(c+280,"ysyx_041728 riscvIns hazardu_io_forwardA", false,-1, 1,0);
        tracep->declBus(c+281,"ysyx_041728 riscvIns hazardu_io_forwardB", false,-1, 1,0);
        tracep->declBus(c+282,"ysyx_041728 riscvIns hazardu_io_forwardC", false,-1, 1,0);
        tracep->declBus(c+239,"ysyx_041728 riscvIns hazardu_io_rs1IFID", false,-1, 4,0);
        tracep->declBus(c+240,"ysyx_041728 riscvIns hazardu_io_rs2IFID", false,-1, 4,0);
        tracep->declBus(c+289,"ysyx_041728 riscvIns hazardu_io_rdIDEX", false,-1, 4,0);
        tracep->declBus(c+290,"ysyx_041728 riscvIns hazardu_io_resSrc", false,-1, 1,0);
        tracep->declBit(c+222,"ysyx_041728 riscvIns hazardu_io_loadHazard", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns preBranchIns_clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns preBranchIns_reset", false,-1);
        tracep->declBit(c+291,"ysyx_041728 riscvIns preBranchIns_io_exjump", false,-1);
        tracep->declBus(c+126,"ysyx_041728 riscvIns preBranchIns_io_ifpc", false,-1, 31,0);
        tracep->declBus(c+265,"ysyx_041728 riscvIns preBranchIns_io_expc", false,-1, 31,0);
        tracep->declBus(c+267,"ysyx_041728 riscvIns preBranchIns_io_exdpc", false,-1, 31,0);
        tracep->declBus(c+292,"ysyx_041728 riscvIns preBranchIns_io_ifdnpc", false,-1, 31,0);
        tracep->declBit(c+293,"ysyx_041728 riscvIns preBranchIns_io_ifjump", false,-1);
        tracep->declBit(c+223,"ysyx_041728 riscvIns preBranchIns_block1_0", false,-1);
        tracep->declBit(c+39,"ysyx_041728 riscvIns preBranchIns_block23_0", false,-1);
        tracep->declBus(c+225,"ysyx_041728 riscvIns memVGenInst_io_inst", false,-1, 31,0);
        tracep->declBit(c+294,"ysyx_041728 riscvIns memVGenInst_io_valid", false,-1);
        tracep->declBus(c+225,"ysyx_041728 riscvIns ctrl_io_inst", false,-1, 31,0);
        tracep->declBus(c+295,"ysyx_041728 riscvIns ctrl_io_CtrlS_AluSrc1", false,-1, 1,0);
        tracep->declBus(c+296,"ysyx_041728 riscvIns ctrl_io_CtrlS_AluSrc2", false,-1, 1,0);
        tracep->declBus(c+297,"ysyx_041728 riscvIns ctrl_io_CtrlS_ALUCtrl", false,-1, 4,0);
        tracep->declBit(c+298,"ysyx_041728 riscvIns ctrl_io_CtrlS_memWriteM", false,-1);
        tracep->declBus(c+299,"ysyx_041728 riscvIns ctrl_io_CtrlS_memWriteMask", false,-1, 7,0);
        tracep->declBus(c+300,"ysyx_041728 riscvIns ctrl_io_CtrlS_memReadNum", false,-1, 2,0);
        tracep->declBit(c+301,"ysyx_041728 riscvIns ctrl_io_CtrlS_dnpcSrc", false,-1);
        tracep->declBit(c+302,"ysyx_041728 riscvIns ctrl_io_CtrlS_jump", false,-1);
        tracep->declBit(c+303,"ysyx_041728 riscvIns ctrl_io_CtrlS_branch", false,-1);
        tracep->declBit(c+304,"ysyx_041728 riscvIns ctrl_io_CtrlS_regEn", false,-1);
        tracep->declBus(c+305,"ysyx_041728 riscvIns ctrl_io_CtrlS_ResultSrc", false,-1, 1,0);
        tracep->declBit(c+306,"ysyx_041728 riscvIns ctrl_io_CtrlS_fencei", false,-1);
        tracep->declBus(c+225,"ysyx_041728 riscvIns csrCtrl_io_inst", false,-1, 31,0);
        tracep->declBit(c+307,"ysyx_041728 riscvIns csrCtrl_io_CSRCtrlIf_csrrwen", false,-1);
        tracep->declBit(c+308,"ysyx_041728 riscvIns csrCtrl_io_CSRCtrlIf_csrswen", false,-1);
        tracep->declBit(c+309,"ysyx_041728 riscvIns csrCtrl_io_CSRCtrlIf_csrrsien", false,-1);
        tracep->declBit(c+310,"ysyx_041728 riscvIns csrCtrl_io_CSRCtrlIf_csrrcien", false,-1);
        tracep->declBit(c+311,"ysyx_041728 riscvIns csrCtrl_io_CSRCtrlIf_csrrcen", false,-1);
        tracep->declBit(c+312,"ysyx_041728 riscvIns csrCtrl_io_CSRCtrlIf_csrrwien", false,-1);
        tracep->declBit(c+313,"ysyx_041728 riscvIns csrCtrl_io_CSRCtrlIf_ecall", false,-1);
        tracep->declBit(c+314,"ysyx_041728 riscvIns csrCtrl_io_CSRCtrlIf_rfen", false,-1);
        tracep->declBit(c+315,"ysyx_041728 riscvIns csrCtrl_io_CSRCtrlIf_mepc2pc", false,-1);
        tracep->declBit(c+103,"ysyx_041728 riscvIns difftest_v", false,-1);
        tracep->declBit(c+104,"ysyx_041728 riscvIns intrins_intr", false,-1);
        tracep->declBit(c+105,"ysyx_041728 riscvIns Ebpro_block", false,-1);
        tracep->declBus(c+316,"ysyx_041728 riscvIns Ebpro_inst", false,-1, 31,0);
        tracep->declBit(c+317,"ysyx_041728 riscvIns skipinst_v", false,-1);
        tracep->declBit(c+223,"ysyx_041728 riscvIns block1_0", false,-1);
        tracep->declBit(c+137,"ysyx_041728 riscvIns block2", false,-1);
        tracep->declArray(c+318,"ysyx_041728 riscvIns pipEX2MEMReg", false,-1, 248,0);
        tracep->declBit(c+326,"ysyx_041728 riscvIns pipEX2MEMWire_valid", false,-1);
        tracep->declBit(c+106,"ysyx_041728 riscvIns block3", false,-1);
        tracep->declBit(c+39,"ysyx_041728 riscvIns block23", false,-1);
        tracep->declBit(c+40,"ysyx_041728 riscvIns pipBlock", false,-1);
        tracep->declArray(c+327,"ysyx_041728 riscvIns pipID2ExReg", false,-1, 430,0);
        tracep->declBit(c+341,"ysyx_041728 riscvIns pipID2ExWire_branch", false,-1);
        tracep->declBit(c+342,"ysyx_041728 riscvIns pipID2ExWire_jump", false,-1);
        tracep->declBus(c+343,"ysyx_041728 riscvIns pipCSRReg", false,-1, 8,0);
        tracep->declBit(c+276,"ysyx_041728 riscvIns pipCSRRegWire_mepc2pc", false,-1);
        tracep->declBit(c+274,"ysyx_041728 riscvIns pipCSRRegWire_ecall", false,-1);
        tracep->declBit(c+344,"ysyx_041728 riscvIns dnpcTakenWithoutPreB", false,-1);
        tracep->declBit(c+345,"ysyx_041728 riscvIns pipID2ExWire_ifjump", false,-1);
        tracep->declBit(c+346,"ysyx_041728 riscvIns jump1", false,-1);
        tracep->declBus(c+347,"ysyx_041728 riscvIns pipID2ExWire_ifdnpc", false,-1, 31,0);
        tracep->declBit(c+348,"ysyx_041728 riscvIns jump2", false,-1);
        tracep->declBus(c+265,"ysyx_041728 riscvIns pipID2ExWire_pc", false,-1, 31,0);
        tracep->declBit(c+349,"ysyx_041728 riscvIns pipID2ExWire_fencei", false,-1);
        tracep->declBit(c+350,"ysyx_041728 riscvIns pipFlashWire", false,-1);
        tracep->declBit(c+351,"ysyx_041728 riscvIns pipIF2IDReg_hi_hi_hi", false,-1);
        tracep->declArray(c+352,"ysyx_041728 riscvIns pipIF2IDReg", false,-1, 129,0);
        tracep->declBus(c+357,"ysyx_041728 riscvIns pipIF2IDWire_ifdnpc", false,-1, 31,0);
        tracep->declBit(c+358,"ysyx_041728 riscvIns pipIF2IDWire_ifjump", false,-1);
        tracep->declBus(c+359,"ysyx_041728 riscvIns pipIF2IDWire_snpc", false,-1, 31,0);
        tracep->declBus(c+360,"ysyx_041728 riscvIns pipIF2IDWire_pc", false,-1, 31,0);
        tracep->declBus(c+225,"ysyx_041728 riscvIns pipIF2IDWire_inst", false,-1, 31,0);
        tracep->declBit(c+361,"ysyx_041728 riscvIns pipIF2IDWire_cmd", false,-1);
        tracep->declBit(c+362,"ysyx_041728 riscvIns pipID2ExReg_lo_lo_lo_lo", false,-1);
        tracep->declQuad(c+363,"ysyx_041728 riscvIns pipID2ExReg_lo_lo", false,-1, 44,0);
        tracep->declQuad(c+365,"ysyx_041728 riscvIns pipID2ExReg_lo", false,-1, 59,0);
        tracep->declQuad(c+367,"ysyx_041728 riscvIns pipID2ExReg_hi_lo", false,-1, 49,0);
        tracep->declBit(c+115,"ysyx_041728 riscvIns pipID2ExWire_dma", false,-1);
        tracep->declBus(c+290,"ysyx_041728 riscvIns pipID2ExWire_resultSrc", false,-1, 1,0);
        tracep->declBit(c+369,"ysyx_041728 riscvIns pipID2ExWire_regEn", false,-1);
        tracep->declBit(c+370,"ysyx_041728 riscvIns pipID2ExWire_memWriteM", false,-1);
        tracep->declBus(c+371,"ysyx_041728 riscvIns pipID2ExWire_mask", false,-1, 7,0);
        tracep->declBit(c+372,"ysyx_041728 riscvIns pipID2ExWire_valid", false,-1);
        tracep->declBus(c+373,"ysyx_041728 riscvIns pipID2ExWire_memReadNum", false,-1, 2,0);
        tracep->declBus(c+289,"ysyx_041728 riscvIns pipID2ExWire_rd", false,-1, 4,0);
        tracep->declBus(c+374,"ysyx_041728 riscvIns pipID2ExWire_snpc", false,-1, 31,0);
        tracep->declBus(c+375,"ysyx_041728 riscvIns pipID2ExWire_inst", false,-1, 31,0);
        tracep->declBit(c+376,"ysyx_041728 riscvIns pipID2ExWire_cmd", false,-1);
        tracep->declBit(c+275,"ysyx_041728 riscvIns pipCSRRegWire_rfen", false,-1);
        tracep->declBit(c+377,"ysyx_041728 riscvIns pipEX2MEMReg_lo_hi_lo_hi", false,-1);
        tracep->declQuad(c+378,"ysyx_041728 riscvIns pipEX2MEMReg_lo", false,-1, 46,0);
        tracep->declBit(c+380,"ysyx_041728 riscvIns pipEX2MEMWire_skip", false,-1);
        tracep->declBit(c+381,"ysyx_041728 riscvIns pipEX2MEMWire_intr", false,-1);
        tracep->declBit(c+382,"ysyx_041728 riscvIns pipEX2MEMWire_fencei", false,-1);
        tracep->declBus(c+383,"ysyx_041728 riscvIns pipEX2MEMWire_pc", false,-1, 31,0);
        tracep->declBus(c+384,"ysyx_041728 riscvIns pipEX2MEMWire_ResultSrc", false,-1, 1,0);
        tracep->declBit(c+285,"ysyx_041728 riscvIns pipEX2MEMWire_regEn", false,-1);
        tracep->declBus(c+385,"ysyx_041728 riscvIns pipEX2MEMWire_mask", false,-1, 7,0);
        tracep->declBus(c+386,"ysyx_041728 riscvIns pipEX2MEMWire_memReadNum", false,-1, 2,0);
        tracep->declBus(c+286,"ysyx_041728 riscvIns pipEX2MEMWire_rd", false,-1, 4,0);
        tracep->declBus(c+387,"ysyx_041728 riscvIns pipEX2MEMWire_snpc", false,-1, 31,0);
        tracep->declQuad(c+388,"ysyx_041728 riscvIns pipEX2MEMWire_writeDataM", false,-1, 63,0);
        tracep->declQuad(c+390,"ysyx_041728 riscvIns pipEX2MEMWire_ALURes", false,-1, 63,0);
        tracep->declBus(c+392,"ysyx_041728 riscvIns pipEX2MEMWire_inst", false,-1, 31,0);
        tracep->declBit(c+393,"ysyx_041728 riscvIns pipEX2MEMWire_cmd", false,-1);
        tracep->declBit(c+394,"ysyx_041728 riscvIns skip", false,-1);
        tracep->declBit(c+395,"ysyx_041728 riscvIns jud", false,-1);
        tracep->declBit(c+396,"ysyx_041728 riscvIns pipMEM2WBReg_lo_lo_lo", false,-1);
        tracep->declArray(c+397,"ysyx_041728 riscvIns pipMEM2WBReg", false,-1, 173,0);
        tracep->declBus(c+224,"ysyx_041728 riscvIns pipMEM2WBWire_pc", false,-1, 31,0);
        tracep->declBus(c+403,"ysyx_041728 riscvIns npcsend", false,-1, 31,0);
        tracep->declQuad(c+404,"ysyx_041728 riscvIns pipMEM2WBReg_lo", false,-1, 36,0);
        tracep->declBit(c+406,"ysyx_041728 riscvIns pipMEM2WBWire_intr", false,-1);
        tracep->declBit(c+226,"ysyx_041728 riscvIns pipMEM2WBWire_regEn", false,-1);
        tracep->declBus(c+238,"ysyx_041728 riscvIns pipMEM2WBWire_rd", false,-1, 4,0);
        tracep->declQuad(c+278,"ysyx_041728 riscvIns pipMEM2WBWire_ALURes", false,-1, 63,0);
        tracep->declBus(c+316,"ysyx_041728 riscvIns pipMEM2WBWire_inst", false,-1, 31,0);
        tracep->declBit(c+407,"ysyx_041728 riscvIns pipMEM2WBWire_cmd", false,-1);
        tracep->declQuad(c+408,"ysyx_041728 riscvIns exu_io_dataOut_rdata_r", false,-1, 63,0);
        tracep->declArray(c+410,"ysyx_041728 riscvIns pipWB2ENDWire_r", false,-1, 69,0);
        tracep->declBit(c+222,"ysyx_041728 riscvIns hazardPCBlock", false,-1);
        tracep->declBit(c+115,"ysyx_041728 riscvIns dmaEn", false,-1);
        tracep->declBit(c+94,"ysyx_041728 riscvIns fencei", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns ifu clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns ifu reset", false,-1);
        tracep->declBus(c+218,"ysyx_041728 riscvIns ifu io_instIn", false,-1, 31,0);
        tracep->declBus(c+218,"ysyx_041728 riscvIns ifu io_instOut", false,-1, 31,0);
        tracep->declBus(c+126,"ysyx_041728 riscvIns ifu io_pc", false,-1, 31,0);
        tracep->declBus(c+219,"ysyx_041728 riscvIns ifu io_snpc", false,-1, 31,0);
        tracep->declBus(c+220,"ysyx_041728 riscvIns ifu io_dnpc", false,-1, 31,0);
        tracep->declBit(c+221,"ysyx_041728 riscvIns ifu io_jump", false,-1);
        tracep->declBit(c+135,"ysyx_041728 riscvIns ifu intrTimeCnt_0", false,-1);
        tracep->declBit(c+222,"ysyx_041728 riscvIns ifu hazardPCBlock_0", false,-1);
        tracep->declBit(c+1,"ysyx_041728 riscvIns ifu blockDMA_0", false,-1);
        tracep->declBit(c+223,"ysyx_041728 riscvIns ifu block1_0", false,-1);
        tracep->declBit(c+39,"ysyx_041728 riscvIns ifu block23_0", false,-1);
        tracep->declBus(c+126,"ysyx_041728 riscvIns ifu pc", false,-1, 31,0);
        tracep->declBus(c+219,"ysyx_041728 riscvIns ifu snpc", false,-1, 31,0);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns idu clock", false,-1);
        tracep->declBus(c+224,"ysyx_041728 riscvIns idu io_pc", false,-1, 31,0);
        tracep->declBus(c+225,"ysyx_041728 riscvIns idu io_inst", false,-1, 31,0);
        tracep->declBit(c+226,"ysyx_041728 riscvIns idu io_regEn", false,-1);
        tracep->declQuad(c+227,"ysyx_041728 riscvIns idu io_dataEx_imme", false,-1, 63,0);
        tracep->declQuad(c+229,"ysyx_041728 riscvIns idu io_dataEx_dOut1", false,-1, 63,0);
        tracep->declQuad(c+231,"ysyx_041728 riscvIns idu io_dataEx_dOut2", false,-1, 63,0);
        tracep->declQuad(c+233,"ysyx_041728 riscvIns idu io_dataEx_dIn", false,-1, 63,0);
        tracep->declQuad(c+235,"ysyx_041728 riscvIns idu io_dataEx_rdDout", false,-1, 63,0);
        tracep->declBus(c+237,"ysyx_041728 riscvIns idu io_rdOut", false,-1, 4,0);
        tracep->declBus(c+238,"ysyx_041728 riscvIns idu io_rdIn", false,-1, 4,0);
        tracep->declBus(c+239,"ysyx_041728 riscvIns idu io_rs1", false,-1, 4,0);
        tracep->declBus(c+240,"ysyx_041728 riscvIns idu io_rs2", false,-1, 4,0);
        tracep->declBus(c+241,"ysyx_041728 riscvIns idu io_rsWB", false,-1, 4,0);
        tracep->declQuad(c+242,"ysyx_041728 riscvIns idu io_dOutWB", false,-1, 63,0);
        tracep->declBit(c+223,"ysyx_041728 riscvIns idu block1", false,-1);
        tracep->declBit(c+39,"ysyx_041728 riscvIns idu block23", false,-1);
        tracep->declBus(c+225,"ysyx_041728 riscvIns idu imme_io_inst", false,-1, 31,0);
        tracep->declQuad(c+227,"ysyx_041728 riscvIns idu imme_io_imme", false,-1, 63,0);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns idu rf_clock", false,-1);
        tracep->declBus(c+224,"ysyx_041728 riscvIns idu rf_io_pc", false,-1, 31,0);
        tracep->declBit(c+226,"ysyx_041728 riscvIns idu rf_io_we", false,-1);
        tracep->declBus(c+239,"ysyx_041728 riscvIns idu rf_io_rs1", false,-1, 4,0);
        tracep->declBus(c+240,"ysyx_041728 riscvIns idu rf_io_rs2", false,-1, 4,0);
        tracep->declBus(c+238,"ysyx_041728 riscvIns idu rf_io_rd", false,-1, 4,0);
        tracep->declBus(c+237,"ysyx_041728 riscvIns idu rf_io_rdID", false,-1, 4,0);
        tracep->declQuad(c+229,"ysyx_041728 riscvIns idu rf_io_dout1", false,-1, 63,0);
        tracep->declQuad(c+231,"ysyx_041728 riscvIns idu rf_io_dout2", false,-1, 63,0);
        tracep->declQuad(c+235,"ysyx_041728 riscvIns idu rf_io_rdDout", false,-1, 63,0);
        tracep->declQuad(c+233,"ysyx_041728 riscvIns idu rf_io_din", false,-1, 63,0);
        tracep->declBus(c+241,"ysyx_041728 riscvIns idu rf_io_rsWB", false,-1, 4,0);
        tracep->declQuad(c+242,"ysyx_041728 riscvIns idu rf_io_doutWB", false,-1, 63,0);
        tracep->declBit(c+223,"ysyx_041728 riscvIns idu rf_block1_0", false,-1);
        tracep->declBit(c+39,"ysyx_041728 riscvIns idu rf_block23_0", false,-1);
        tracep->declBus(c+225,"ysyx_041728 riscvIns idu imme io_inst", false,-1, 31,0);
        tracep->declQuad(c+227,"ysyx_041728 riscvIns idu imme io_imme", false,-1, 63,0);
        tracep->declBus(c+413,"ysyx_041728 riscvIns idu imme Iimm_lo", false,-1, 11,0);
        tracep->declBit(c+414,"ysyx_041728 riscvIns idu imme Iimm_signBit", false,-1);
        tracep->declQuad(c+415,"ysyx_041728 riscvIns idu imme Iimm_hi", false,-1, 51,0);
        tracep->declQuad(c+417,"ysyx_041728 riscvIns idu imme Iimm", false,-1, 63,0);
        tracep->declBus(c+419,"ysyx_041728 riscvIns idu imme Simm_hi", false,-1, 6,0);
        tracep->declBus(c+237,"ysyx_041728 riscvIns idu imme Simm_lo", false,-1, 4,0);
        tracep->declBus(c+420,"ysyx_041728 riscvIns idu imme Simm_lo_1", false,-1, 11,0);
        tracep->declBit(c+414,"ysyx_041728 riscvIns idu imme Simm_signBit", false,-1);
        tracep->declQuad(c+415,"ysyx_041728 riscvIns idu imme Simm_hi_1", false,-1, 51,0);
        tracep->declQuad(c+421,"ysyx_041728 riscvIns idu imme Simm", false,-1, 63,0);
        tracep->declBit(c+414,"ysyx_041728 riscvIns idu imme Bimm_hi_hi_hi", false,-1);
        tracep->declBit(c+423,"ysyx_041728 riscvIns idu imme Bimm_hi_hi_lo", false,-1);
        tracep->declBus(c+424,"ysyx_041728 riscvIns idu imme Bimm_hi_lo", false,-1, 5,0);
        tracep->declBus(c+425,"ysyx_041728 riscvIns idu imme Bimm_lo_hi", false,-1, 3,0);
        tracep->declBus(c+426,"ysyx_041728 riscvIns idu imme Bimm_lo_1", false,-1, 12,0);
        tracep->declBit(c+414,"ysyx_041728 riscvIns idu imme Bimm_signBit", false,-1);
        tracep->declQuad(c+427,"ysyx_041728 riscvIns idu imme Bimm_hi_1", false,-1, 50,0);
        tracep->declQuad(c+429,"ysyx_041728 riscvIns idu imme Bimm", false,-1, 63,0);
        tracep->declBus(c+431,"ysyx_041728 riscvIns idu imme Uimm_hi", false,-1, 19,0);
        tracep->declBus(c+432,"ysyx_041728 riscvIns idu imme Uimm_lo", false,-1, 31,0);
        tracep->declBit(c+414,"ysyx_041728 riscvIns idu imme Uimm_signBit", false,-1);
        tracep->declBus(c+433,"ysyx_041728 riscvIns idu imme Uimm_hi_1", false,-1, 31,0);
        tracep->declQuad(c+434,"ysyx_041728 riscvIns idu imme Uimm", false,-1, 63,0);
        tracep->declBus(c+436,"ysyx_041728 riscvIns idu imme Jimm_hi_hi_lo", false,-1, 7,0);
        tracep->declBit(c+437,"ysyx_041728 riscvIns idu imme Jimm_hi_lo", false,-1);
        tracep->declBus(c+438,"ysyx_041728 riscvIns idu imme Jimm_lo_hi", false,-1, 9,0);
        tracep->declBus(c+439,"ysyx_041728 riscvIns idu imme Jimm_lo_1", false,-1, 20,0);
        tracep->declBit(c+414,"ysyx_041728 riscvIns idu imme Jimm_signBit", false,-1);
        tracep->declQuad(c+440,"ysyx_041728 riscvIns idu imme Jimm_hi_1", false,-1, 42,0);
        tracep->declQuad(c+442,"ysyx_041728 riscvIns idu imme Jimm", false,-1, 63,0);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns idu rf clock", false,-1);
        tracep->declBus(c+224,"ysyx_041728 riscvIns idu rf io_pc", false,-1, 31,0);
        tracep->declBit(c+226,"ysyx_041728 riscvIns idu rf io_we", false,-1);
        tracep->declBus(c+239,"ysyx_041728 riscvIns idu rf io_rs1", false,-1, 4,0);
        tracep->declBus(c+240,"ysyx_041728 riscvIns idu rf io_rs2", false,-1, 4,0);
        tracep->declBus(c+238,"ysyx_041728 riscvIns idu rf io_rd", false,-1, 4,0);
        tracep->declBus(c+237,"ysyx_041728 riscvIns idu rf io_rdID", false,-1, 4,0);
        tracep->declQuad(c+229,"ysyx_041728 riscvIns idu rf io_dout1", false,-1, 63,0);
        tracep->declQuad(c+231,"ysyx_041728 riscvIns idu rf io_dout2", false,-1, 63,0);
        tracep->declQuad(c+235,"ysyx_041728 riscvIns idu rf io_rdDout", false,-1, 63,0);
        tracep->declQuad(c+233,"ysyx_041728 riscvIns idu rf io_din", false,-1, 63,0);
        tracep->declBus(c+241,"ysyx_041728 riscvIns idu rf io_rsWB", false,-1, 4,0);
        tracep->declQuad(c+242,"ysyx_041728 riscvIns idu rf io_doutWB", false,-1, 63,0);
        tracep->declBit(c+223,"ysyx_041728 riscvIns idu rf block1_0", false,-1);
        tracep->declBit(c+39,"ysyx_041728 riscvIns idu rf block23_0", false,-1);
        tracep->declQuad(c+4308,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins_inst_0", false,-1, 63,0);
        tracep->declQuad(c+444,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins_inst_1", false,-1, 63,0);
        tracep->declQuad(c+446,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins_inst_2", false,-1, 63,0);
        tracep->declQuad(c+448,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins_inst_3", false,-1, 63,0);
        tracep->declQuad(c+450,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins_inst_4", false,-1, 63,0);
        tracep->declQuad(c+452,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins_inst_5", false,-1, 63,0);
        tracep->declQuad(c+454,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins_inst_6", false,-1, 63,0);
        tracep->declQuad(c+456,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins_inst_7", false,-1, 63,0);
        tracep->declQuad(c+458,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins_inst_8", false,-1, 63,0);
        tracep->declQuad(c+460,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins_inst_9", false,-1, 63,0);
        tracep->declQuad(c+462,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins_inst_10", false,-1, 63,0);
        tracep->declQuad(c+464,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins_inst_11", false,-1, 63,0);
        tracep->declQuad(c+466,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins_inst_12", false,-1, 63,0);
        tracep->declQuad(c+468,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins_inst_13", false,-1, 63,0);
        tracep->declQuad(c+470,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins_inst_14", false,-1, 63,0);
        tracep->declQuad(c+472,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins_inst_15", false,-1, 63,0);
        tracep->declQuad(c+474,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins_inst_16", false,-1, 63,0);
        tracep->declQuad(c+476,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins_inst_17", false,-1, 63,0);
        tracep->declQuad(c+478,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins_inst_18", false,-1, 63,0);
        tracep->declQuad(c+480,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins_inst_19", false,-1, 63,0);
        tracep->declQuad(c+482,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins_inst_20", false,-1, 63,0);
        tracep->declQuad(c+484,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins_inst_21", false,-1, 63,0);
        tracep->declQuad(c+486,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins_inst_22", false,-1, 63,0);
        tracep->declQuad(c+488,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins_inst_23", false,-1, 63,0);
        tracep->declQuad(c+490,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins_inst_24", false,-1, 63,0);
        tracep->declQuad(c+492,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins_inst_25", false,-1, 63,0);
        tracep->declQuad(c+494,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins_inst_26", false,-1, 63,0);
        tracep->declQuad(c+496,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins_inst_27", false,-1, 63,0);
        tracep->declQuad(c+498,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins_inst_28", false,-1, 63,0);
        tracep->declQuad(c+500,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins_inst_29", false,-1, 63,0);
        tracep->declQuad(c+502,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins_inst_30", false,-1, 63,0);
        tracep->declQuad(c+504,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins_inst_31", false,-1, 63,0);
        tracep->declQuad(c+506,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins_pc", false,-1, 63,0);
        tracep->declBit(c+508,"ysyx_041728 riscvIns idu rf en", false,-1);
        tracep->declQuad(c+444,"ysyx_041728 riscvIns idu rf regData_r_1", false,-1, 63,0);
        tracep->declBit(c+509,"ysyx_041728 riscvIns idu rf en_1", false,-1);
        tracep->declQuad(c+446,"ysyx_041728 riscvIns idu rf regData_r_2", false,-1, 63,0);
        tracep->declBit(c+510,"ysyx_041728 riscvIns idu rf en_2", false,-1);
        tracep->declQuad(c+448,"ysyx_041728 riscvIns idu rf regData_r_3", false,-1, 63,0);
        tracep->declBit(c+511,"ysyx_041728 riscvIns idu rf en_3", false,-1);
        tracep->declQuad(c+450,"ysyx_041728 riscvIns idu rf regData_r_4", false,-1, 63,0);
        tracep->declBit(c+512,"ysyx_041728 riscvIns idu rf en_4", false,-1);
        tracep->declQuad(c+452,"ysyx_041728 riscvIns idu rf regData_r_5", false,-1, 63,0);
        tracep->declBit(c+513,"ysyx_041728 riscvIns idu rf en_5", false,-1);
        tracep->declQuad(c+454,"ysyx_041728 riscvIns idu rf regData_r_6", false,-1, 63,0);
        tracep->declBit(c+514,"ysyx_041728 riscvIns idu rf en_6", false,-1);
        tracep->declQuad(c+456,"ysyx_041728 riscvIns idu rf regData_r_7", false,-1, 63,0);
        tracep->declBit(c+515,"ysyx_041728 riscvIns idu rf en_7", false,-1);
        tracep->declQuad(c+458,"ysyx_041728 riscvIns idu rf regData_r_8", false,-1, 63,0);
        tracep->declBit(c+516,"ysyx_041728 riscvIns idu rf en_8", false,-1);
        tracep->declQuad(c+460,"ysyx_041728 riscvIns idu rf regData_r_9", false,-1, 63,0);
        tracep->declBit(c+517,"ysyx_041728 riscvIns idu rf en_9", false,-1);
        tracep->declQuad(c+462,"ysyx_041728 riscvIns idu rf regData_r_10", false,-1, 63,0);
        tracep->declBit(c+518,"ysyx_041728 riscvIns idu rf en_10", false,-1);
        tracep->declQuad(c+464,"ysyx_041728 riscvIns idu rf regData_r_11", false,-1, 63,0);
        tracep->declBit(c+519,"ysyx_041728 riscvIns idu rf en_11", false,-1);
        tracep->declQuad(c+466,"ysyx_041728 riscvIns idu rf regData_r_12", false,-1, 63,0);
        tracep->declBit(c+520,"ysyx_041728 riscvIns idu rf en_12", false,-1);
        tracep->declQuad(c+468,"ysyx_041728 riscvIns idu rf regData_r_13", false,-1, 63,0);
        tracep->declBit(c+521,"ysyx_041728 riscvIns idu rf en_13", false,-1);
        tracep->declQuad(c+470,"ysyx_041728 riscvIns idu rf regData_r_14", false,-1, 63,0);
        tracep->declBit(c+522,"ysyx_041728 riscvIns idu rf en_14", false,-1);
        tracep->declQuad(c+472,"ysyx_041728 riscvIns idu rf regData_r_15", false,-1, 63,0);
        tracep->declBit(c+523,"ysyx_041728 riscvIns idu rf en_15", false,-1);
        tracep->declQuad(c+474,"ysyx_041728 riscvIns idu rf regData_r_16", false,-1, 63,0);
        tracep->declBit(c+524,"ysyx_041728 riscvIns idu rf en_16", false,-1);
        tracep->declQuad(c+476,"ysyx_041728 riscvIns idu rf regData_r_17", false,-1, 63,0);
        tracep->declBit(c+525,"ysyx_041728 riscvIns idu rf en_17", false,-1);
        tracep->declQuad(c+478,"ysyx_041728 riscvIns idu rf regData_r_18", false,-1, 63,0);
        tracep->declBit(c+526,"ysyx_041728 riscvIns idu rf en_18", false,-1);
        tracep->declQuad(c+480,"ysyx_041728 riscvIns idu rf regData_r_19", false,-1, 63,0);
        tracep->declBit(c+527,"ysyx_041728 riscvIns idu rf en_19", false,-1);
        tracep->declQuad(c+482,"ysyx_041728 riscvIns idu rf regData_r_20", false,-1, 63,0);
        tracep->declBit(c+528,"ysyx_041728 riscvIns idu rf en_20", false,-1);
        tracep->declQuad(c+484,"ysyx_041728 riscvIns idu rf regData_r_21", false,-1, 63,0);
        tracep->declBit(c+529,"ysyx_041728 riscvIns idu rf en_21", false,-1);
        tracep->declQuad(c+486,"ysyx_041728 riscvIns idu rf regData_r_22", false,-1, 63,0);
        tracep->declBit(c+530,"ysyx_041728 riscvIns idu rf en_22", false,-1);
        tracep->declQuad(c+488,"ysyx_041728 riscvIns idu rf regData_r_23", false,-1, 63,0);
        tracep->declBit(c+531,"ysyx_041728 riscvIns idu rf en_23", false,-1);
        tracep->declQuad(c+490,"ysyx_041728 riscvIns idu rf regData_r_24", false,-1, 63,0);
        tracep->declBit(c+532,"ysyx_041728 riscvIns idu rf en_24", false,-1);
        tracep->declQuad(c+492,"ysyx_041728 riscvIns idu rf regData_r_25", false,-1, 63,0);
        tracep->declBit(c+533,"ysyx_041728 riscvIns idu rf en_25", false,-1);
        tracep->declQuad(c+494,"ysyx_041728 riscvIns idu rf regData_r_26", false,-1, 63,0);
        tracep->declBit(c+534,"ysyx_041728 riscvIns idu rf en_26", false,-1);
        tracep->declQuad(c+496,"ysyx_041728 riscvIns idu rf regData_r_27", false,-1, 63,0);
        tracep->declBit(c+535,"ysyx_041728 riscvIns idu rf en_27", false,-1);
        tracep->declQuad(c+498,"ysyx_041728 riscvIns idu rf regData_r_28", false,-1, 63,0);
        tracep->declBit(c+536,"ysyx_041728 riscvIns idu rf en_28", false,-1);
        tracep->declQuad(c+500,"ysyx_041728 riscvIns idu rf regData_r_29", false,-1, 63,0);
        tracep->declBit(c+537,"ysyx_041728 riscvIns idu rf en_29", false,-1);
        tracep->declQuad(c+502,"ysyx_041728 riscvIns idu rf regData_r_30", false,-1, 63,0);
        tracep->declBit(c+538,"ysyx_041728 riscvIns idu rf en_30", false,-1);
        tracep->declQuad(c+504,"ysyx_041728 riscvIns idu rf regData_r_31", false,-1, 63,0);
        tracep->declQuad(c+4308,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins inst_0", false,-1, 63,0);
        tracep->declQuad(c+444,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins inst_1", false,-1, 63,0);
        tracep->declQuad(c+446,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins inst_2", false,-1, 63,0);
        tracep->declQuad(c+448,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins inst_3", false,-1, 63,0);
        tracep->declQuad(c+450,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins inst_4", false,-1, 63,0);
        tracep->declQuad(c+452,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins inst_5", false,-1, 63,0);
        tracep->declQuad(c+454,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins inst_6", false,-1, 63,0);
        tracep->declQuad(c+456,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins inst_7", false,-1, 63,0);
        tracep->declQuad(c+458,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins inst_8", false,-1, 63,0);
        tracep->declQuad(c+460,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins inst_9", false,-1, 63,0);
        tracep->declQuad(c+462,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins inst_10", false,-1, 63,0);
        tracep->declQuad(c+464,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins inst_11", false,-1, 63,0);
        tracep->declQuad(c+466,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins inst_12", false,-1, 63,0);
        tracep->declQuad(c+468,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins inst_13", false,-1, 63,0);
        tracep->declQuad(c+470,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins inst_14", false,-1, 63,0);
        tracep->declQuad(c+472,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins inst_15", false,-1, 63,0);
        tracep->declQuad(c+474,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins inst_16", false,-1, 63,0);
        tracep->declQuad(c+476,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins inst_17", false,-1, 63,0);
        tracep->declQuad(c+478,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins inst_18", false,-1, 63,0);
        tracep->declQuad(c+480,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins inst_19", false,-1, 63,0);
        tracep->declQuad(c+482,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins inst_20", false,-1, 63,0);
        tracep->declQuad(c+484,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins inst_21", false,-1, 63,0);
        tracep->declQuad(c+486,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins inst_22", false,-1, 63,0);
        tracep->declQuad(c+488,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins inst_23", false,-1, 63,0);
        tracep->declQuad(c+490,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins inst_24", false,-1, 63,0);
        tracep->declQuad(c+492,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins inst_25", false,-1, 63,0);
        tracep->declQuad(c+494,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins inst_26", false,-1, 63,0);
        tracep->declQuad(c+496,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins inst_27", false,-1, 63,0);
        tracep->declQuad(c+498,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins inst_28", false,-1, 63,0);
        tracep->declQuad(c+500,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins inst_29", false,-1, 63,0);
        tracep->declQuad(c+502,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins inst_30", false,-1, 63,0);
        tracep->declQuad(c+504,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins inst_31", false,-1, 63,0);
        tracep->declQuad(c+506,"ysyx_041728 riscvIns idu rf DPIC_RegRead_ins pc", false,-1, 63,0);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns exu clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns exu reset", false,-1);
        tracep->declBus(c+244,"ysyx_041728 riscvIns exu io_AluSrc1", false,-1, 1,0);
        tracep->declBus(c+245,"ysyx_041728 riscvIns exu io_AluSrc2", false,-1, 1,0);
        tracep->declBus(c+246,"ysyx_041728 riscvIns exu io_ALUCtrl", false,-1, 4,0);
        tracep->declBit(c+247,"ysyx_041728 riscvIns exu io_dnpcSrc", false,-1);
        tracep->declBus(c+248,"ysyx_041728 riscvIns exu io_ResultSrc", false,-1, 1,0);
        tracep->declBus(c+249,"ysyx_041728 riscvIns exu io_memReadNum", false,-1, 2,0);
        tracep->declQuad(c+250,"ysyx_041728 riscvIns exu io_dataId_imme", false,-1, 63,0);
        tracep->declQuad(c+252,"ysyx_041728 riscvIns exu io_dataId_dOut1", false,-1, 63,0);
        tracep->declQuad(c+254,"ysyx_041728 riscvIns exu io_dataId_dOut2", false,-1, 63,0);
        tracep->declQuad(c+233,"ysyx_041728 riscvIns exu io_dataId_dIn", false,-1, 63,0);
        tracep->declQuad(c+256,"ysyx_041728 riscvIns exu io_dataId_rdDout", false,-1, 63,0);
        tracep->declQuad(c+258,"ysyx_041728 riscvIns exu io_dataOut_ALUResOut", false,-1, 63,0);
        tracep->declQuad(c+260,"ysyx_041728 riscvIns exu io_dataOut_wdata", false,-1, 63,0);
        tracep->declQuad(c+262,"ysyx_041728 riscvIns exu io_dataOut_rdata", false,-1, 63,0);
        tracep->declBit(c+264,"ysyx_041728 riscvIns exu io_brTake", false,-1);
        tracep->declBus(c+265,"ysyx_041728 riscvIns exu io_pc", false,-1, 31,0);
        tracep->declBus(c+266,"ysyx_041728 riscvIns exu io_snpc", false,-1, 31,0);
        tracep->declBus(c+267,"ysyx_041728 riscvIns exu io_dnpc", false,-1, 31,0);
        tracep->declBit(c+268,"ysyx_041728 riscvIns exu io_CSRCtrlIf_csrrwen", false,-1);
        tracep->declBit(c+269,"ysyx_041728 riscvIns exu io_CSRCtrlIf_csrswen", false,-1);
        tracep->declBit(c+270,"ysyx_041728 riscvIns exu io_CSRCtrlIf_csrrsien", false,-1);
        tracep->declBit(c+271,"ysyx_041728 riscvIns exu io_CSRCtrlIf_csrrcien", false,-1);
        tracep->declBit(c+272,"ysyx_041728 riscvIns exu io_CSRCtrlIf_csrrcen", false,-1);
        tracep->declBit(c+273,"ysyx_041728 riscvIns exu io_CSRCtrlIf_csrrwien", false,-1);
        tracep->declBit(c+274,"ysyx_041728 riscvIns exu io_CSRCtrlIf_ecall", false,-1);
        tracep->declBit(c+275,"ysyx_041728 riscvIns exu io_CSRCtrlIf_rfen", false,-1);
        tracep->declBit(c+276,"ysyx_041728 riscvIns exu io_CSRCtrlIf_mepc2pc", false,-1);
        tracep->declBus(c+277,"ysyx_041728 riscvIns exu io_uimm", false,-1, 4,0);
        tracep->declQuad(c+278,"ysyx_041728 riscvIns exu io_aluResIn", false,-1, 63,0);
        tracep->declBus(c+280,"ysyx_041728 riscvIns exu io_forwardA", false,-1, 1,0);
        tracep->declBus(c+281,"ysyx_041728 riscvIns exu io_forwardB", false,-1, 1,0);
        tracep->declBus(c+282,"ysyx_041728 riscvIns exu io_forwardC", false,-1, 1,0);
        tracep->declQuad(c+283,"ysyx_041728 riscvIns exu io_aluRes1", false,-1, 63,0);
        tracep->declQuad(c+242,"ysyx_041728 riscvIns exu io_aluRes3", false,-1, 63,0);
        tracep->declBit(c+135,"ysyx_041728 riscvIns exu intrTimeCnt_0", false,-1);
        tracep->declBit(c+136,"ysyx_041728 riscvIns exu startTimeCnt", false,-1);
        tracep->declArray(c+116,"ysyx_041728 riscvIns exu dmaCtrl_0", false,-1, 191,0);
        tracep->declBit(c+1,"ysyx_041728 riscvIns exu blockDMA", false,-1);
        tracep->declBit(c+223,"ysyx_041728 riscvIns exu block1", false,-1);
        tracep->declBit(c+39,"ysyx_041728 riscvIns exu block23", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns exu ALU_clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns exu ALU_reset", false,-1);
        tracep->declQuad(c+539,"ysyx_041728 riscvIns exu ALU_io_srcA", false,-1, 63,0);
        tracep->declQuad(c+541,"ysyx_041728 riscvIns exu ALU_io_srcB", false,-1, 63,0);
        tracep->declBus(c+246,"ysyx_041728 riscvIns exu ALU_io_ALUCtrl", false,-1, 4,0);
        tracep->declQuad(c+543,"ysyx_041728 riscvIns exu ALU_io_ALUResult", false,-1, 63,0);
        tracep->declBit(c+223,"ysyx_041728 riscvIns exu ALU_block1_0", false,-1);
        tracep->declBit(c+39,"ysyx_041728 riscvIns exu ALU_block23_0", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns exu csr_ins_clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns exu csr_ins_reset", false,-1);
        tracep->declBit(c+268,"ysyx_041728 riscvIns exu csr_ins_io_csrrwen", false,-1);
        tracep->declBit(c+269,"ysyx_041728 riscvIns exu csr_ins_io_csrswen", false,-1);
        tracep->declBit(c+270,"ysyx_041728 riscvIns exu csr_ins_io_csrrsien", false,-1);
        tracep->declBit(c+271,"ysyx_041728 riscvIns exu csr_ins_io_csrrcien", false,-1);
        tracep->declBit(c+272,"ysyx_041728 riscvIns exu csr_ins_io_csrrcen", false,-1);
        tracep->declBit(c+273,"ysyx_041728 riscvIns exu csr_ins_io_csrrwien", false,-1);
        tracep->declBit(c+274,"ysyx_041728 riscvIns exu csr_ins_io_ecall", false,-1);
        tracep->declQuad(c+545,"ysyx_041728 riscvIns exu csr_ins_io_rs1", false,-1, 63,0);
        tracep->declBus(c+547,"ysyx_041728 riscvIns exu csr_ins_io_imme", false,-1, 11,0);
        tracep->declQuad(c+548,"ysyx_041728 riscvIns exu csr_ins_io_pc", false,-1, 63,0);
        tracep->declBus(c+277,"ysyx_041728 riscvIns exu csr_ins_io_uimm", false,-1, 4,0);
        tracep->declQuad(c+550,"ysyx_041728 riscvIns exu csr_ins_io_rd", false,-1, 63,0);
        tracep->declQuad(c+552,"ysyx_041728 riscvIns exu csr_ins_io_mtvec", false,-1, 63,0);
        tracep->declQuad(c+554,"ysyx_041728 riscvIns exu csr_ins_io_mepc", false,-1, 63,0);
        tracep->declBit(c+276,"ysyx_041728 riscvIns exu csr_ins_io_mret", false,-1);
        tracep->declBit(c+135,"ysyx_041728 riscvIns exu csr_ins_intrTimeCnt_0", false,-1);
        tracep->declBit(c+136,"ysyx_041728 riscvIns exu csr_ins_startTimeCnt_0", false,-1);
        tracep->declBit(c+1,"ysyx_041728 riscvIns exu csr_ins_blockDMA_0", false,-1);
        tracep->declBit(c+223,"ysyx_041728 riscvIns exu csr_ins_block1_0", false,-1);
        tracep->declBit(c+39,"ysyx_041728 riscvIns exu csr_ins_block23_0", false,-1);
        tracep->declBit(c+247,"ysyx_041728 riscvIns exu dnpcGenIns_io_npcSrc", false,-1);
        tracep->declBus(c+265,"ysyx_041728 riscvIns exu dnpcGenIns_io_pc", false,-1, 31,0);
        tracep->declBus(c+556,"ysyx_041728 riscvIns exu dnpcGenIns_io_imme", false,-1, 31,0);
        tracep->declBus(c+557,"ysyx_041728 riscvIns exu dnpcGenIns_io_rd", false,-1, 31,0);
        tracep->declBus(c+558,"ysyx_041728 riscvIns exu dnpcGenIns_io_dnpc", false,-1, 31,0);
        tracep->declQuad(c+262,"ysyx_041728 riscvIns exu memData_ins_io_rdata", false,-1, 63,0);
        tracep->declQuad(c+559,"ysyx_041728 riscvIns exu memData_ins_io_rdata_ext", false,-1, 63,0);
        tracep->declBus(c+249,"ysyx_041728 riscvIns exu memData_ins_io_memReadNum", false,-1, 2,0);
        tracep->declQuad(c+233,"ysyx_041728 riscvIns exu dinMux", false,-1, 63,0);
        tracep->declQuad(c+545,"ysyx_041728 riscvIns exu dOut1", false,-1, 63,0);
        tracep->declQuad(c+561,"ysyx_041728 riscvIns exu dOut2", false,-1, 63,0);
        tracep->declQuad(c+563,"ysyx_041728 riscvIns exu dmaLen", false,-1, 63,0);
        tracep->declArray(c+116,"ysyx_041728 riscvIns exu dmaCtrl", false,-1, 191,0);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns exu ALU clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns exu ALU reset", false,-1);
        tracep->declQuad(c+539,"ysyx_041728 riscvIns exu ALU io_srcA", false,-1, 63,0);
        tracep->declQuad(c+541,"ysyx_041728 riscvIns exu ALU io_srcB", false,-1, 63,0);
        tracep->declBus(c+246,"ysyx_041728 riscvIns exu ALU io_ALUCtrl", false,-1, 4,0);
        tracep->declQuad(c+543,"ysyx_041728 riscvIns exu ALU io_ALUResult", false,-1, 63,0);
        tracep->declBit(c+223,"ysyx_041728 riscvIns exu ALU block1_0", false,-1);
        tracep->declBit(c+39,"ysyx_041728 riscvIns exu ALU block23_0", false,-1);
        tracep->declBit(c+565,"ysyx_041728 riscvIns exu ALU addIns_io_cin", false,-1);
        tracep->declQuad(c+539,"ysyx_041728 riscvIns exu ALU addIns_io_a", false,-1, 63,0);
        tracep->declQuad(c+566,"ysyx_041728 riscvIns exu ALU addIns_io_b", false,-1, 63,0);
        tracep->declQuad(c+568,"ysyx_041728 riscvIns exu ALU addIns_io_sum", false,-1, 63,0);
        tracep->declBit(c+570,"ysyx_041728 riscvIns exu ALU addIns_io_cout", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns exu ALU divR2Ins_clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns exu ALU divR2Ins_reset", false,-1);
        tracep->declQuad(c+539,"ysyx_041728 riscvIns exu ALU divR2Ins_io_dividend", false,-1, 63,0);
        tracep->declQuad(c+541,"ysyx_041728 riscvIns exu ALU divR2Ins_io_divisor", false,-1, 63,0);
        tracep->declBit(c+571,"ysyx_041728 riscvIns exu ALU divR2Ins_io_div_valid", false,-1);
        tracep->declBit(c+572,"ysyx_041728 riscvIns exu ALU divR2Ins_io_divw", false,-1);
        tracep->declBit(c+573,"ysyx_041728 riscvIns exu ALU divR2Ins_io_div_signed", false,-1);
        tracep->declBit(c+574,"ysyx_041728 riscvIns exu ALU divR2Ins_io_out_valid", false,-1);
        tracep->declQuad(c+575,"ysyx_041728 riscvIns exu ALU divR2Ins_io_quotient", false,-1, 63,0);
        tracep->declQuad(c+577,"ysyx_041728 riscvIns exu ALU divR2Ins_io_remainder", false,-1, 63,0);
        tracep->declBit(c+39,"ysyx_041728 riscvIns exu ALU divR2Ins_io_block", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns exu ALU mulIns_clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns exu ALU mulIns_reset", false,-1);
        tracep->declBit(c+579,"ysyx_041728 riscvIns exu ALU mulIns_io_mul_valid", false,-1);
        tracep->declQuad(c+580,"ysyx_041728 riscvIns exu ALU mulIns_io_multiplicand", false,-1, 63,0);
        tracep->declQuad(c+582,"ysyx_041728 riscvIns exu ALU mulIns_io_multiplier", false,-1, 63,0);
        tracep->declBit(c+584,"ysyx_041728 riscvIns exu ALU mulIns_io_out_valid", false,-1);
        tracep->declQuad(c+585,"ysyx_041728 riscvIns exu ALU mulIns_io_result_low", false,-1, 63,0);
        tracep->declBit(c+39,"ysyx_041728 riscvIns exu ALU mulIns_io_block", false,-1);
        tracep->declBit(c+565,"ysyx_041728 riscvIns exu ALU sub", false,-1);
        tracep->declQuad(c+587,"ysyx_041728 riscvIns exu ALU srcBInv", false,-1, 63,0);
        tracep->declBus(c+589,"ysyx_041728 riscvIns exu ALU srcAUSignW_lo", false,-1, 31,0);
        tracep->declQuad(c+590,"ysyx_041728 riscvIns exu ALU srcAUSignW", false,-1, 63,0);
        tracep->declBus(c+592,"ysyx_041728 riscvIns exu ALU srcBUSignW_lo", false,-1, 31,0);
        tracep->declQuad(c+593,"ysyx_041728 riscvIns exu ALU srcBUSignW", false,-1, 63,0);
        tracep->declBus(c+595,"ysyx_041728 riscvIns exu ALU shamt", false,-1, 5,0);
        tracep->declBit(c+596,"ysyx_041728 riscvIns exu ALU lo", false,-1);
        tracep->declBus(c+597,"ysyx_041728 riscvIns exu ALU lo_1", false,-1, 31,0);
        tracep->declBit(c+598,"ysyx_041728 riscvIns exu ALU signBit", false,-1);
        tracep->declBus(c+599,"ysyx_041728 riscvIns exu ALU hi", false,-1, 31,0);
        tracep->declBus(c+600,"ysyx_041728 riscvIns exu ALU lo_2", false,-1, 31,0);
        tracep->declBit(c+601,"ysyx_041728 riscvIns exu ALU signBit_1", false,-1);
        tracep->declBus(c+602,"ysyx_041728 riscvIns exu ALU hi_1", false,-1, 31,0);
        tracep->declBus(c+603,"ysyx_041728 riscvIns exu ALU lo_3", false,-1, 31,0);
        tracep->declBit(c+604,"ysyx_041728 riscvIns exu ALU signBit_2", false,-1);
        tracep->declBus(c+605,"ysyx_041728 riscvIns exu ALU hi_2", false,-1, 31,0);
        tracep->declBus(c+606,"ysyx_041728 riscvIns exu ALU lo_4", false,-1, 31,0);
        tracep->declBit(c+607,"ysyx_041728 riscvIns exu ALU signBit_3", false,-1);
        tracep->declBus(c+608,"ysyx_041728 riscvIns exu ALU hi_3", false,-1, 31,0);
        tracep->declBus(c+609,"ysyx_041728 riscvIns exu ALU lo_6", false,-1, 31,0);
        tracep->declBit(c+610,"ysyx_041728 riscvIns exu ALU signBit_5", false,-1);
        tracep->declBus(c+611,"ysyx_041728 riscvIns exu ALU hi_5", false,-1, 31,0);
        tracep->declBus(c+612,"ysyx_041728 riscvIns exu ALU lo_7", false,-1, 31,0);
        tracep->declBit(c+613,"ysyx_041728 riscvIns exu ALU signBit_6", false,-1);
        tracep->declBus(c+614,"ysyx_041728 riscvIns exu ALU hi_6", false,-1, 31,0);
        tracep->declBus(c+615,"ysyx_041728 riscvIns exu ALU lo_8", false,-1, 31,0);
        tracep->declBit(c+616,"ysyx_041728 riscvIns exu ALU signBit_7", false,-1);
        tracep->declBus(c+617,"ysyx_041728 riscvIns exu ALU hi_7", false,-1, 31,0);
        tracep->declBit(c+223,"ysyx_041728 riscvIns exu ALU block1", false,-1);
        tracep->declBit(c+565,"ysyx_041728 riscvIns exu ALU addIns io_cin", false,-1);
        tracep->declQuad(c+539,"ysyx_041728 riscvIns exu ALU addIns io_a", false,-1, 63,0);
        tracep->declQuad(c+566,"ysyx_041728 riscvIns exu ALU addIns io_b", false,-1, 63,0);
        tracep->declQuad(c+568,"ysyx_041728 riscvIns exu ALU addIns io_sum", false,-1, 63,0);
        tracep->declBit(c+570,"ysyx_041728 riscvIns exu ALU addIns io_cout", false,-1);
        tracep->declArray(c+618,"ysyx_041728 riscvIns exu ALU addIns res", false,-1, 64,0);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns exu ALU divR2Ins clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns exu ALU divR2Ins reset", false,-1);
        tracep->declQuad(c+539,"ysyx_041728 riscvIns exu ALU divR2Ins io_dividend", false,-1, 63,0);
        tracep->declQuad(c+541,"ysyx_041728 riscvIns exu ALU divR2Ins io_divisor", false,-1, 63,0);
        tracep->declBit(c+571,"ysyx_041728 riscvIns exu ALU divR2Ins io_div_valid", false,-1);
        tracep->declBit(c+572,"ysyx_041728 riscvIns exu ALU divR2Ins io_divw", false,-1);
        tracep->declBit(c+573,"ysyx_041728 riscvIns exu ALU divR2Ins io_div_signed", false,-1);
        tracep->declBit(c+574,"ysyx_041728 riscvIns exu ALU divR2Ins io_out_valid", false,-1);
        tracep->declQuad(c+575,"ysyx_041728 riscvIns exu ALU divR2Ins io_quotient", false,-1, 63,0);
        tracep->declQuad(c+577,"ysyx_041728 riscvIns exu ALU divR2Ins io_remainder", false,-1, 63,0);
        tracep->declBit(c+39,"ysyx_041728 riscvIns exu ALU divR2Ins io_block", false,-1);
        tracep->declQuad(c+621,"ysyx_041728 riscvIns exu ALU divR2Ins dividend64Real", false,-1, 63,0);
        tracep->declQuad(c+623,"ysyx_041728 riscvIns exu ALU divR2Ins divisor64Real", false,-1, 63,0);
        tracep->declBit(c+625,"ysyx_041728 riscvIns exu ALU divR2Ins quoSgn64", false,-1);
        tracep->declBus(c+626,"ysyx_041728 riscvIns exu ALU divR2Ins dividend32Real", false,-1, 31,0);
        tracep->declBus(c+627,"ysyx_041728 riscvIns exu ALU divR2Ins divisor32Real", false,-1, 31,0);
        tracep->declBit(c+628,"ysyx_041728 riscvIns exu ALU divR2Ins quoSgn32", false,-1);
        tracep->declBus(c+629,"ysyx_041728 riscvIns exu ALU divR2Ins stateReg", false,-1, 1,0);
        tracep->declBit(c+630,"ysyx_041728 riscvIns exu ALU divR2Ins isDiv32", false,-1);
        tracep->declBit(c+631,"ysyx_041728 riscvIns exu ALU divR2Ins isDiv64", false,-1);
        tracep->declBus(c+632,"ysyx_041728 riscvIns exu ALU divR2Ins cnt", false,-1, 5,0);
        tracep->declBus(c+633,"ysyx_041728 riscvIns exu ALU divR2Ins idleMux", false,-1, 1,0);
        tracep->declBus(c+634,"ysyx_041728 riscvIns exu ALU divR2Ins div32Mux", false,-1, 1,0);
        tracep->declArray(c+635,"ysyx_041728 riscvIns exu ALU divR2Ins dividendReg", false,-1, 127,0);
        tracep->declQuad(c+639,"ysyx_041728 riscvIns exu ALU divR2Ins resReg", false,-1, 63,0);
        tracep->declArray(c+641,"ysyx_041728 riscvIns exu ALU divR2Ins idleDividendMux", false,-1, 127,0);
        tracep->declBus(c+645,"ysyx_041728 riscvIns exu ALU divR2Ins div32DividendMux_lo_hi", false,-1, 30,0);
        tracep->declQuad(c+646,"ysyx_041728 riscvIns exu ALU divR2Ins subed32", false,-1, 32,0);
        tracep->declQuad(c+648,"ysyx_041728 riscvIns exu ALU divR2Ins subRes32", false,-1, 32,0);
        tracep->declBus(c+650,"ysyx_041728 riscvIns exu ALU divR2Ins rem32M", false,-1, 31,0);
        tracep->declArray(c+651,"ysyx_041728 riscvIns exu ALU divR2Ins div32DividendMux", false,-1, 127,0);
        tracep->declQuad(c+655,"ysyx_041728 riscvIns exu ALU divR2Ins div64DividendMux_hi_lo", false,-1, 62,0);
        tracep->declArray(c+657,"ysyx_041728 riscvIns exu ALU divR2Ins subed64", false,-1, 64,0);
        tracep->declArray(c+660,"ysyx_041728 riscvIns exu ALU divR2Ins subRes64", false,-1, 64,0);
        tracep->declQuad(c+663,"ysyx_041728 riscvIns exu ALU divR2Ins rem64M", false,-1, 63,0);
        tracep->declArray(c+665,"ysyx_041728 riscvIns exu ALU divR2Ins div64DividendMux", false,-1, 127,0);
        tracep->declQuad(c+669,"ysyx_041728 riscvIns exu ALU divR2Ins resReg_hi", false,-1, 62,0);
        tracep->declBit(c+671,"ysyx_041728 riscvIns exu ALU divR2Ins resReg_lo", false,-1);
        tracep->declBit(c+672,"ysyx_041728 riscvIns exu ALU divR2Ins resReg_lo_1", false,-1);
        tracep->declQuad(c+673,"ysyx_041728 riscvIns exu ALU divR2Ins res64Out", false,-1, 63,0);
        tracep->declQuad(c+675,"ysyx_041728 riscvIns exu ALU divR2Ins rem64Out", false,-1, 63,0);
        tracep->declBus(c+677,"ysyx_041728 riscvIns exu ALU divR2Ins res32out_lo", false,-1, 31,0);
        tracep->declQuad(c+678,"ysyx_041728 riscvIns exu ALU divR2Ins res32out", false,-1, 63,0);
        tracep->declBus(c+680,"ysyx_041728 riscvIns exu ALU divR2Ins rem32Out_lo", false,-1, 31,0);
        tracep->declQuad(c+681,"ysyx_041728 riscvIns exu ALU divR2Ins rem32Out", false,-1, 63,0);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns exu ALU mulIns clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns exu ALU mulIns reset", false,-1);
        tracep->declBit(c+579,"ysyx_041728 riscvIns exu ALU mulIns io_mul_valid", false,-1);
        tracep->declQuad(c+580,"ysyx_041728 riscvIns exu ALU mulIns io_multiplicand", false,-1, 63,0);
        tracep->declQuad(c+582,"ysyx_041728 riscvIns exu ALU mulIns io_multiplier", false,-1, 63,0);
        tracep->declBit(c+584,"ysyx_041728 riscvIns exu ALU mulIns io_out_valid", false,-1);
        tracep->declQuad(c+585,"ysyx_041728 riscvIns exu ALU mulIns io_result_low", false,-1, 63,0);
        tracep->declBit(c+39,"ysyx_041728 riscvIns exu ALU mulIns io_block", false,-1);
        tracep->declBus(c+683,"ysyx_041728 riscvIns exu ALU mulIns boothIns_io_y", false,-1, 2,0);
        tracep->declArray(c+684,"ysyx_041728 riscvIns exu ALU mulIns boothIns_io_x", false,-1, 131,0);
        tracep->declArray(c+689,"ysyx_041728 riscvIns exu ALU mulIns boothIns_io_p", false,-1, 131,0);
        tracep->declBit(c+694,"ysyx_041728 riscvIns exu ALU mulIns boothIns_io_c", false,-1);
        tracep->declBit(c+694,"ysyx_041728 riscvIns exu ALU mulIns addIns_io_cin", false,-1);
        tracep->declArray(c+689,"ysyx_041728 riscvIns exu ALU mulIns addIns_io_a", false,-1, 131,0);
        tracep->declArray(c+695,"ysyx_041728 riscvIns exu ALU mulIns addIns_io_b", false,-1, 131,0);
        tracep->declArray(c+700,"ysyx_041728 riscvIns exu ALU mulIns addIns_io_sum", false,-1, 131,0);
        tracep->declBus(c+705,"ysyx_041728 riscvIns exu ALU mulIns stateReg", false,-1, 1,0);
        tracep->declBit(c+706,"ysyx_041728 riscvIns exu ALU mulIns isIdle", false,-1);
        tracep->declBit(c+707,"ysyx_041728 riscvIns exu ALU mulIns isMul", false,-1);
        tracep->declBus(c+708,"ysyx_041728 riscvIns exu ALU mulIns cnt", false,-1, 5,0);
        tracep->declBus(c+709,"ysyx_041728 riscvIns exu ALU mulIns idleMux", false,-1, 1,0);
        tracep->declArray(c+710,"ysyx_041728 riscvIns exu ALU mulIns multiplierEx", false,-1, 66,0);
        tracep->declArray(c+713,"ysyx_041728 riscvIns exu ALU mulIns multiplierReg", false,-1, 66,0);
        tracep->declArray(c+716,"ysyx_041728 riscvIns exu ALU mulIns multiplierReg_lo", false,-1, 64,0);
        tracep->declArray(c+684,"ysyx_041728 riscvIns exu ALU mulIns multiplicandReg", false,-1, 131,0);
        tracep->declArray(c+719,"ysyx_041728 riscvIns exu ALU mulIns multiplicandReg_hi", false,-1, 129,0);
        tracep->declArray(c+695,"ysyx_041728 riscvIns exu ALU mulIns resReg", false,-1, 131,0);
        tracep->declBus(c+683,"ysyx_041728 riscvIns exu ALU mulIns boothIns io_y", false,-1, 2,0);
        tracep->declArray(c+684,"ysyx_041728 riscvIns exu ALU mulIns boothIns io_x", false,-1, 131,0);
        tracep->declArray(c+689,"ysyx_041728 riscvIns exu ALU mulIns boothIns io_p", false,-1, 131,0);
        tracep->declBit(c+694,"ysyx_041728 riscvIns exu ALU mulIns boothIns io_c", false,-1);
        tracep->declBit(c+724,"ysyx_041728 riscvIns exu ALU mulIns boothIns selNegative", false,-1);
        tracep->declBit(c+725,"ysyx_041728 riscvIns exu ALU mulIns boothIns selPositive", false,-1);
        tracep->declBit(c+726,"ysyx_041728 riscvIns exu ALU mulIns boothIns selDoubleNegative", false,-1);
        tracep->declBit(c+727,"ysyx_041728 riscvIns exu ALU mulIns boothIns selDoublePositive", false,-1);
        tracep->declArray(c+728,"ysyx_041728 riscvIns exu ALU mulIns boothIns io_p_hi", false,-1, 130,0);
        tracep->declBit(c+694,"ysyx_041728 riscvIns exu ALU mulIns addIns io_cin", false,-1);
        tracep->declArray(c+689,"ysyx_041728 riscvIns exu ALU mulIns addIns io_a", false,-1, 131,0);
        tracep->declArray(c+695,"ysyx_041728 riscvIns exu ALU mulIns addIns io_b", false,-1, 131,0);
        tracep->declArray(c+700,"ysyx_041728 riscvIns exu ALU mulIns addIns io_sum", false,-1, 131,0);
        tracep->declArray(c+733,"ysyx_041728 riscvIns exu ALU mulIns addIns res", false,-1, 132,0);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns exu csr_ins clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns exu csr_ins reset", false,-1);
        tracep->declBit(c+268,"ysyx_041728 riscvIns exu csr_ins io_csrrwen", false,-1);
        tracep->declBit(c+269,"ysyx_041728 riscvIns exu csr_ins io_csrswen", false,-1);
        tracep->declBit(c+270,"ysyx_041728 riscvIns exu csr_ins io_csrrsien", false,-1);
        tracep->declBit(c+271,"ysyx_041728 riscvIns exu csr_ins io_csrrcien", false,-1);
        tracep->declBit(c+272,"ysyx_041728 riscvIns exu csr_ins io_csrrcen", false,-1);
        tracep->declBit(c+273,"ysyx_041728 riscvIns exu csr_ins io_csrrwien", false,-1);
        tracep->declBit(c+274,"ysyx_041728 riscvIns exu csr_ins io_ecall", false,-1);
        tracep->declQuad(c+545,"ysyx_041728 riscvIns exu csr_ins io_rs1", false,-1, 63,0);
        tracep->declBus(c+547,"ysyx_041728 riscvIns exu csr_ins io_imme", false,-1, 11,0);
        tracep->declQuad(c+548,"ysyx_041728 riscvIns exu csr_ins io_pc", false,-1, 63,0);
        tracep->declBus(c+277,"ysyx_041728 riscvIns exu csr_ins io_uimm", false,-1, 4,0);
        tracep->declQuad(c+550,"ysyx_041728 riscvIns exu csr_ins io_rd", false,-1, 63,0);
        tracep->declQuad(c+552,"ysyx_041728 riscvIns exu csr_ins io_mtvec", false,-1, 63,0);
        tracep->declQuad(c+554,"ysyx_041728 riscvIns exu csr_ins io_mepc", false,-1, 63,0);
        tracep->declBit(c+276,"ysyx_041728 riscvIns exu csr_ins io_mret", false,-1);
        tracep->declBit(c+135,"ysyx_041728 riscvIns exu csr_ins intrTimeCnt_0", false,-1);
        tracep->declBit(c+136,"ysyx_041728 riscvIns exu csr_ins startTimeCnt_0", false,-1);
        tracep->declBit(c+1,"ysyx_041728 riscvIns exu csr_ins blockDMA_0", false,-1);
        tracep->declBit(c+223,"ysyx_041728 riscvIns exu csr_ins block1_0", false,-1);
        tracep->declBit(c+39,"ysyx_041728 riscvIns exu csr_ins block23_0", false,-1);
        tracep->declBit(c+738,"ysyx_041728 riscvIns exu csr_ins intr", false,-1);
        tracep->declBit(c+739,"ysyx_041728 riscvIns exu csr_ins csren", false,-1);
        tracep->declBus(c+740,"ysyx_041728 riscvIns exu csr_ins sel1H", false,-1, 5,0);
        tracep->declQuad(c+741,"ysyx_041728 riscvIns exu csr_ins uimmext", false,-1, 63,0);
        tracep->declBit(c+743,"ysyx_041728 riscvIns exu csr_ins mepcen", false,-1);
        tracep->declQuad(c+554,"ysyx_041728 riscvIns exu csr_ins mepcins_r", false,-1, 63,0);
        tracep->declBit(c+744,"ysyx_041728 riscvIns exu csr_ins mcauseen", false,-1);
        tracep->declQuad(c+745,"ysyx_041728 riscvIns exu csr_ins mcauseins_r", false,-1, 63,0);
        tracep->declBit(c+747,"ysyx_041728 riscvIns exu csr_ins mtvecen", false,-1);
        tracep->declQuad(c+552,"ysyx_041728 riscvIns exu csr_ins mtvecins_r", false,-1, 63,0);
        tracep->declQuad(c+748,"ysyx_041728 riscvIns exu csr_ins mtvecval", false,-1, 63,0);
        tracep->declBit(c+750,"ysyx_041728 riscvIns exu csr_ins mstatusen", false,-1);
        tracep->declQuad(c+751,"ysyx_041728 riscvIns exu csr_ins mstatusins_r", false,-1, 63,0);
        tracep->declQuad(c+753,"ysyx_041728 riscvIns exu csr_ins mstatusval_hi_hi_hi", false,-1, 55,0);
        tracep->declBit(c+755,"ysyx_041728 riscvIns exu csr_ins mstatusval_hi_hi_lo", false,-1);
        tracep->declBus(c+756,"ysyx_041728 riscvIns exu csr_ins mstatusval_hi_lo", false,-1, 2,0);
        tracep->declBus(c+757,"ysyx_041728 riscvIns exu csr_ins mstatusval_lo_lo", false,-1, 2,0);
        tracep->declBit(c+758,"ysyx_041728 riscvIns exu csr_ins mstatusval_lo_hi", false,-1);
        tracep->declBit(c+759,"ysyx_041728 riscvIns exu csr_ins miecen", false,-1);
        tracep->declQuad(c+760,"ysyx_041728 riscvIns exu csr_ins mieins_r", false,-1, 63,0);
        tracep->declQuad(c+762,"ysyx_041728 riscvIns exu csr_ins mieval", false,-1, 63,0);
        tracep->declBit(c+764,"ysyx_041728 riscvIns exu csr_ins mipcen", false,-1);
        tracep->declQuad(c+765,"ysyx_041728 riscvIns exu csr_ins mipins_r", false,-1, 63,0);
        tracep->declQuad(c+767,"ysyx_041728 riscvIns exu csr_ins mipval_hi_hi", false,-1, 55,0);
        tracep->declBus(c+769,"ysyx_041728 riscvIns exu csr_ins mipval_lo", false,-1, 6,0);
        tracep->declBit(c+136,"ysyx_041728 riscvIns exu csr_ins startTimeCnt", false,-1);
        tracep->declBit(c+247,"ysyx_041728 riscvIns exu dnpcGenIns io_npcSrc", false,-1);
        tracep->declBus(c+265,"ysyx_041728 riscvIns exu dnpcGenIns io_pc", false,-1, 31,0);
        tracep->declBus(c+556,"ysyx_041728 riscvIns exu dnpcGenIns io_imme", false,-1, 31,0);
        tracep->declBus(c+557,"ysyx_041728 riscvIns exu dnpcGenIns io_rd", false,-1, 31,0);
        tracep->declBus(c+558,"ysyx_041728 riscvIns exu dnpcGenIns io_dnpc", false,-1, 31,0);
        tracep->declBus(c+770,"ysyx_041728 riscvIns exu dnpcGenIns src1", false,-1, 31,0);
        tracep->declQuad(c+262,"ysyx_041728 riscvIns exu memData_ins io_rdata", false,-1, 63,0);
        tracep->declQuad(c+559,"ysyx_041728 riscvIns exu memData_ins io_rdata_ext", false,-1, 63,0);
        tracep->declBus(c+249,"ysyx_041728 riscvIns exu memData_ins io_memReadNum", false,-1, 2,0);
        tracep->declBus(c+771,"ysyx_041728 riscvIns exu memData_ins io_rdata_ext_lo", false,-1, 7,0);
        tracep->declBit(c+772,"ysyx_041728 riscvIns exu memData_ins io_rdata_ext_signBit", false,-1);
        tracep->declQuad(c+773,"ysyx_041728 riscvIns exu memData_ins io_rdata_ext_hi", false,-1, 55,0);
        tracep->declBus(c+775,"ysyx_041728 riscvIns exu memData_ins io_rdata_ext_lo_1", false,-1, 15,0);
        tracep->declBit(c+776,"ysyx_041728 riscvIns exu memData_ins io_rdata_ext_signBit_1", false,-1);
        tracep->declQuad(c+777,"ysyx_041728 riscvIns exu memData_ins io_rdata_ext_hi_1", false,-1, 47,0);
        tracep->declBus(c+779,"ysyx_041728 riscvIns exu memData_ins io_rdata_ext_lo_2", false,-1, 31,0);
        tracep->declBit(c+780,"ysyx_041728 riscvIns exu memData_ins io_rdata_ext_signBit_2", false,-1);
        tracep->declBus(c+781,"ysyx_041728 riscvIns exu memData_ins io_rdata_ext_hi_2", false,-1, 31,0);
        tracep->declBit(c+285,"ysyx_041728 riscvIns hazardu io_regEnEXMEM", false,-1);
        tracep->declBus(c+286,"ysyx_041728 riscvIns hazardu io_rdEXMEM", false,-1, 4,0);
        tracep->declBus(c+277,"ysyx_041728 riscvIns hazardu io_rs1IDEX", false,-1, 4,0);
        tracep->declBus(c+287,"ysyx_041728 riscvIns hazardu io_rs2IDEX", false,-1, 4,0);
        tracep->declBit(c+226,"ysyx_041728 riscvIns hazardu io_regEnMEMWB", false,-1);
        tracep->declBus(c+238,"ysyx_041728 riscvIns hazardu io_rdMEMWB", false,-1, 4,0);
        tracep->declBit(c+288,"ysyx_041728 riscvIns hazardu io_regEnWBEND", false,-1);
        tracep->declBus(c+241,"ysyx_041728 riscvIns hazardu io_rdWBEND", false,-1, 4,0);
        tracep->declBus(c+280,"ysyx_041728 riscvIns hazardu io_forwardA", false,-1, 1,0);
        tracep->declBus(c+281,"ysyx_041728 riscvIns hazardu io_forwardB", false,-1, 1,0);
        tracep->declBus(c+282,"ysyx_041728 riscvIns hazardu io_forwardC", false,-1, 1,0);
        tracep->declBus(c+239,"ysyx_041728 riscvIns hazardu io_rs1IFID", false,-1, 4,0);
        tracep->declBus(c+240,"ysyx_041728 riscvIns hazardu io_rs2IFID", false,-1, 4,0);
        tracep->declBus(c+289,"ysyx_041728 riscvIns hazardu io_rdIDEX", false,-1, 4,0);
        tracep->declBus(c+290,"ysyx_041728 riscvIns hazardu io_resSrc", false,-1, 1,0);
        tracep->declBit(c+222,"ysyx_041728 riscvIns hazardu io_loadHazard", false,-1);
        tracep->declBit(c+782,"ysyx_041728 riscvIns hazardu forwardAOne", false,-1);
        tracep->declBit(c+783,"ysyx_041728 riscvIns hazardu forwardATwo", false,-1);
        tracep->declBit(c+784,"ysyx_041728 riscvIns hazardu forwardAThree", false,-1);
        tracep->declBit(c+785,"ysyx_041728 riscvIns hazardu forwardBOne", false,-1);
        tracep->declBit(c+786,"ysyx_041728 riscvIns hazardu forwardBTwo", false,-1);
        tracep->declBit(c+787,"ysyx_041728 riscvIns hazardu forwardBThree", false,-1);
        tracep->declBit(c+788,"ysyx_041728 riscvIns hazardu forwardCOne", false,-1);
        tracep->declBit(c+789,"ysyx_041728 riscvIns hazardu forwardCTwo", false,-1);
        tracep->declBit(c+790,"ysyx_041728 riscvIns hazardu forwardCThree", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns preBranchIns clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns preBranchIns reset", false,-1);
        tracep->declBit(c+291,"ysyx_041728 riscvIns preBranchIns io_exjump", false,-1);
        tracep->declBus(c+126,"ysyx_041728 riscvIns preBranchIns io_ifpc", false,-1, 31,0);
        tracep->declBus(c+265,"ysyx_041728 riscvIns preBranchIns io_expc", false,-1, 31,0);
        tracep->declBus(c+267,"ysyx_041728 riscvIns preBranchIns io_exdpc", false,-1, 31,0);
        tracep->declBus(c+292,"ysyx_041728 riscvIns preBranchIns io_ifdnpc", false,-1, 31,0);
        tracep->declBit(c+293,"ysyx_041728 riscvIns preBranchIns io_ifjump", false,-1);
        tracep->declBit(c+223,"ysyx_041728 riscvIns preBranchIns block1_0", false,-1);
        tracep->declBit(c+39,"ysyx_041728 riscvIns preBranchIns block23_0", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns preBranchIns precelList_0_clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns preBranchIns precelList_0_reset", false,-1);
        tracep->declBit(c+41,"ysyx_041728 riscvIns preBranchIns precelList_0_io_cen", false,-1);
        tracep->declBit(c+291,"ysyx_041728 riscvIns preBranchIns precelList_0_io_jump", false,-1);
        tracep->declBus(c+267,"ysyx_041728 riscvIns preBranchIns precelList_0_io_dnpcIn", false,-1, 31,0);
        tracep->declBus(c+791,"ysyx_041728 riscvIns preBranchIns precelList_0_io_dnpcOut", false,-1, 31,0);
        tracep->declBit(c+792,"ysyx_041728 riscvIns preBranchIns precelList_0_io_valid", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns preBranchIns precelList_1_clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns preBranchIns precelList_1_reset", false,-1);
        tracep->declBit(c+42,"ysyx_041728 riscvIns preBranchIns precelList_1_io_cen", false,-1);
        tracep->declBit(c+291,"ysyx_041728 riscvIns preBranchIns precelList_1_io_jump", false,-1);
        tracep->declBus(c+267,"ysyx_041728 riscvIns preBranchIns precelList_1_io_dnpcIn", false,-1, 31,0);
        tracep->declBus(c+793,"ysyx_041728 riscvIns preBranchIns precelList_1_io_dnpcOut", false,-1, 31,0);
        tracep->declBit(c+794,"ysyx_041728 riscvIns preBranchIns precelList_1_io_valid", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns preBranchIns precelList_2_clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns preBranchIns precelList_2_reset", false,-1);
        tracep->declBit(c+43,"ysyx_041728 riscvIns preBranchIns precelList_2_io_cen", false,-1);
        tracep->declBit(c+291,"ysyx_041728 riscvIns preBranchIns precelList_2_io_jump", false,-1);
        tracep->declBus(c+267,"ysyx_041728 riscvIns preBranchIns precelList_2_io_dnpcIn", false,-1, 31,0);
        tracep->declBus(c+795,"ysyx_041728 riscvIns preBranchIns precelList_2_io_dnpcOut", false,-1, 31,0);
        tracep->declBit(c+796,"ysyx_041728 riscvIns preBranchIns precelList_2_io_valid", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns preBranchIns precelList_3_clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns preBranchIns precelList_3_reset", false,-1);
        tracep->declBit(c+44,"ysyx_041728 riscvIns preBranchIns precelList_3_io_cen", false,-1);
        tracep->declBit(c+291,"ysyx_041728 riscvIns preBranchIns precelList_3_io_jump", false,-1);
        tracep->declBus(c+267,"ysyx_041728 riscvIns preBranchIns precelList_3_io_dnpcIn", false,-1, 31,0);
        tracep->declBus(c+797,"ysyx_041728 riscvIns preBranchIns precelList_3_io_dnpcOut", false,-1, 31,0);
        tracep->declBit(c+798,"ysyx_041728 riscvIns preBranchIns precelList_3_io_valid", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns preBranchIns precelList_4_clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns preBranchIns precelList_4_reset", false,-1);
        tracep->declBit(c+45,"ysyx_041728 riscvIns preBranchIns precelList_4_io_cen", false,-1);
        tracep->declBit(c+291,"ysyx_041728 riscvIns preBranchIns precelList_4_io_jump", false,-1);
        tracep->declBus(c+267,"ysyx_041728 riscvIns preBranchIns precelList_4_io_dnpcIn", false,-1, 31,0);
        tracep->declBus(c+799,"ysyx_041728 riscvIns preBranchIns precelList_4_io_dnpcOut", false,-1, 31,0);
        tracep->declBit(c+800,"ysyx_041728 riscvIns preBranchIns precelList_4_io_valid", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns preBranchIns precelList_5_clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns preBranchIns precelList_5_reset", false,-1);
        tracep->declBit(c+46,"ysyx_041728 riscvIns preBranchIns precelList_5_io_cen", false,-1);
        tracep->declBit(c+291,"ysyx_041728 riscvIns preBranchIns precelList_5_io_jump", false,-1);
        tracep->declBus(c+267,"ysyx_041728 riscvIns preBranchIns precelList_5_io_dnpcIn", false,-1, 31,0);
        tracep->declBus(c+801,"ysyx_041728 riscvIns preBranchIns precelList_5_io_dnpcOut", false,-1, 31,0);
        tracep->declBit(c+802,"ysyx_041728 riscvIns preBranchIns precelList_5_io_valid", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns preBranchIns precelList_6_clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns preBranchIns precelList_6_reset", false,-1);
        tracep->declBit(c+47,"ysyx_041728 riscvIns preBranchIns precelList_6_io_cen", false,-1);
        tracep->declBit(c+291,"ysyx_041728 riscvIns preBranchIns precelList_6_io_jump", false,-1);
        tracep->declBus(c+267,"ysyx_041728 riscvIns preBranchIns precelList_6_io_dnpcIn", false,-1, 31,0);
        tracep->declBus(c+803,"ysyx_041728 riscvIns preBranchIns precelList_6_io_dnpcOut", false,-1, 31,0);
        tracep->declBit(c+804,"ysyx_041728 riscvIns preBranchIns precelList_6_io_valid", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns preBranchIns precelList_7_clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns preBranchIns precelList_7_reset", false,-1);
        tracep->declBit(c+48,"ysyx_041728 riscvIns preBranchIns precelList_7_io_cen", false,-1);
        tracep->declBit(c+291,"ysyx_041728 riscvIns preBranchIns precelList_7_io_jump", false,-1);
        tracep->declBus(c+267,"ysyx_041728 riscvIns preBranchIns precelList_7_io_dnpcIn", false,-1, 31,0);
        tracep->declBus(c+805,"ysyx_041728 riscvIns preBranchIns precelList_7_io_dnpcOut", false,-1, 31,0);
        tracep->declBit(c+806,"ysyx_041728 riscvIns preBranchIns precelList_7_io_valid", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns preBranchIns precelList_8_clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns preBranchIns precelList_8_reset", false,-1);
        tracep->declBit(c+49,"ysyx_041728 riscvIns preBranchIns precelList_8_io_cen", false,-1);
        tracep->declBit(c+291,"ysyx_041728 riscvIns preBranchIns precelList_8_io_jump", false,-1);
        tracep->declBus(c+267,"ysyx_041728 riscvIns preBranchIns precelList_8_io_dnpcIn", false,-1, 31,0);
        tracep->declBus(c+807,"ysyx_041728 riscvIns preBranchIns precelList_8_io_dnpcOut", false,-1, 31,0);
        tracep->declBit(c+808,"ysyx_041728 riscvIns preBranchIns precelList_8_io_valid", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns preBranchIns precelList_9_clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns preBranchIns precelList_9_reset", false,-1);
        tracep->declBit(c+50,"ysyx_041728 riscvIns preBranchIns precelList_9_io_cen", false,-1);
        tracep->declBit(c+291,"ysyx_041728 riscvIns preBranchIns precelList_9_io_jump", false,-1);
        tracep->declBus(c+267,"ysyx_041728 riscvIns preBranchIns precelList_9_io_dnpcIn", false,-1, 31,0);
        tracep->declBus(c+809,"ysyx_041728 riscvIns preBranchIns precelList_9_io_dnpcOut", false,-1, 31,0);
        tracep->declBit(c+810,"ysyx_041728 riscvIns preBranchIns precelList_9_io_valid", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns preBranchIns precelList_10_clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns preBranchIns precelList_10_reset", false,-1);
        tracep->declBit(c+51,"ysyx_041728 riscvIns preBranchIns precelList_10_io_cen", false,-1);
        tracep->declBit(c+291,"ysyx_041728 riscvIns preBranchIns precelList_10_io_jump", false,-1);
        tracep->declBus(c+267,"ysyx_041728 riscvIns preBranchIns precelList_10_io_dnpcIn", false,-1, 31,0);
        tracep->declBus(c+811,"ysyx_041728 riscvIns preBranchIns precelList_10_io_dnpcOut", false,-1, 31,0);
        tracep->declBit(c+812,"ysyx_041728 riscvIns preBranchIns precelList_10_io_valid", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns preBranchIns precelList_11_clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns preBranchIns precelList_11_reset", false,-1);
        tracep->declBit(c+52,"ysyx_041728 riscvIns preBranchIns precelList_11_io_cen", false,-1);
        tracep->declBit(c+291,"ysyx_041728 riscvIns preBranchIns precelList_11_io_jump", false,-1);
        tracep->declBus(c+267,"ysyx_041728 riscvIns preBranchIns precelList_11_io_dnpcIn", false,-1, 31,0);
        tracep->declBus(c+813,"ysyx_041728 riscvIns preBranchIns precelList_11_io_dnpcOut", false,-1, 31,0);
        tracep->declBit(c+814,"ysyx_041728 riscvIns preBranchIns precelList_11_io_valid", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns preBranchIns precelList_12_clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns preBranchIns precelList_12_reset", false,-1);
        tracep->declBit(c+53,"ysyx_041728 riscvIns preBranchIns precelList_12_io_cen", false,-1);
        tracep->declBit(c+291,"ysyx_041728 riscvIns preBranchIns precelList_12_io_jump", false,-1);
        tracep->declBus(c+267,"ysyx_041728 riscvIns preBranchIns precelList_12_io_dnpcIn", false,-1, 31,0);
        tracep->declBus(c+815,"ysyx_041728 riscvIns preBranchIns precelList_12_io_dnpcOut", false,-1, 31,0);
        tracep->declBit(c+816,"ysyx_041728 riscvIns preBranchIns precelList_12_io_valid", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns preBranchIns precelList_13_clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns preBranchIns precelList_13_reset", false,-1);
        tracep->declBit(c+54,"ysyx_041728 riscvIns preBranchIns precelList_13_io_cen", false,-1);
        tracep->declBit(c+291,"ysyx_041728 riscvIns preBranchIns precelList_13_io_jump", false,-1);
        tracep->declBus(c+267,"ysyx_041728 riscvIns preBranchIns precelList_13_io_dnpcIn", false,-1, 31,0);
        tracep->declBus(c+817,"ysyx_041728 riscvIns preBranchIns precelList_13_io_dnpcOut", false,-1, 31,0);
        tracep->declBit(c+818,"ysyx_041728 riscvIns preBranchIns precelList_13_io_valid", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns preBranchIns precelList_14_clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns preBranchIns precelList_14_reset", false,-1);
        tracep->declBit(c+55,"ysyx_041728 riscvIns preBranchIns precelList_14_io_cen", false,-1);
        tracep->declBit(c+291,"ysyx_041728 riscvIns preBranchIns precelList_14_io_jump", false,-1);
        tracep->declBus(c+267,"ysyx_041728 riscvIns preBranchIns precelList_14_io_dnpcIn", false,-1, 31,0);
        tracep->declBus(c+819,"ysyx_041728 riscvIns preBranchIns precelList_14_io_dnpcOut", false,-1, 31,0);
        tracep->declBit(c+820,"ysyx_041728 riscvIns preBranchIns precelList_14_io_valid", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns preBranchIns precelList_15_clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns preBranchIns precelList_15_reset", false,-1);
        tracep->declBit(c+56,"ysyx_041728 riscvIns preBranchIns precelList_15_io_cen", false,-1);
        tracep->declBit(c+291,"ysyx_041728 riscvIns preBranchIns precelList_15_io_jump", false,-1);
        tracep->declBus(c+267,"ysyx_041728 riscvIns preBranchIns precelList_15_io_dnpcIn", false,-1, 31,0);
        tracep->declBus(c+821,"ysyx_041728 riscvIns preBranchIns precelList_15_io_dnpcOut", false,-1, 31,0);
        tracep->declBit(c+822,"ysyx_041728 riscvIns preBranchIns precelList_15_io_valid", false,-1);
        tracep->declBit(c+57,"ysyx_041728 riscvIns preBranchIns block", false,-1);
        tracep->declBus(c+823,"ysyx_041728 riscvIns preBranchIns pcList_0_r", false,-1, 31,0);
        tracep->declBit(c+824,"ysyx_041728 riscvIns preBranchIns vList_0_r", false,-1);
        tracep->declBit(c+825,"ysyx_041728 riscvIns preBranchIns hitList_0", false,-1);
        tracep->declBus(c+826,"ysyx_041728 riscvIns preBranchIns pcList_1_r", false,-1, 31,0);
        tracep->declBit(c+827,"ysyx_041728 riscvIns preBranchIns vList_1_r", false,-1);
        tracep->declBit(c+828,"ysyx_041728 riscvIns preBranchIns hitList_1", false,-1);
        tracep->declBus(c+829,"ysyx_041728 riscvIns preBranchIns pcList_2_r", false,-1, 31,0);
        tracep->declBit(c+830,"ysyx_041728 riscvIns preBranchIns vList_2_r", false,-1);
        tracep->declBit(c+831,"ysyx_041728 riscvIns preBranchIns hitList_2", false,-1);
        tracep->declBus(c+832,"ysyx_041728 riscvIns preBranchIns pcList_3_r", false,-1, 31,0);
        tracep->declBit(c+833,"ysyx_041728 riscvIns preBranchIns vList_3_r", false,-1);
        tracep->declBit(c+834,"ysyx_041728 riscvIns preBranchIns hitList_3", false,-1);
        tracep->declBus(c+835,"ysyx_041728 riscvIns preBranchIns pcList_4_r", false,-1, 31,0);
        tracep->declBit(c+836,"ysyx_041728 riscvIns preBranchIns vList_4_r", false,-1);
        tracep->declBit(c+837,"ysyx_041728 riscvIns preBranchIns hitList_4", false,-1);
        tracep->declBus(c+838,"ysyx_041728 riscvIns preBranchIns pcList_5_r", false,-1, 31,0);
        tracep->declBit(c+839,"ysyx_041728 riscvIns preBranchIns vList_5_r", false,-1);
        tracep->declBit(c+840,"ysyx_041728 riscvIns preBranchIns hitList_5", false,-1);
        tracep->declBus(c+841,"ysyx_041728 riscvIns preBranchIns pcList_6_r", false,-1, 31,0);
        tracep->declBit(c+842,"ysyx_041728 riscvIns preBranchIns vList_6_r", false,-1);
        tracep->declBit(c+843,"ysyx_041728 riscvIns preBranchIns hitList_6", false,-1);
        tracep->declBus(c+844,"ysyx_041728 riscvIns preBranchIns pcList_7_r", false,-1, 31,0);
        tracep->declBit(c+845,"ysyx_041728 riscvIns preBranchIns vList_7_r", false,-1);
        tracep->declBit(c+846,"ysyx_041728 riscvIns preBranchIns hitList_7", false,-1);
        tracep->declBus(c+847,"ysyx_041728 riscvIns preBranchIns pcList_8_r", false,-1, 31,0);
        tracep->declBit(c+848,"ysyx_041728 riscvIns preBranchIns vList_8_r", false,-1);
        tracep->declBit(c+849,"ysyx_041728 riscvIns preBranchIns hitList_8", false,-1);
        tracep->declBus(c+850,"ysyx_041728 riscvIns preBranchIns pcList_9_r", false,-1, 31,0);
        tracep->declBit(c+851,"ysyx_041728 riscvIns preBranchIns vList_9_r", false,-1);
        tracep->declBit(c+852,"ysyx_041728 riscvIns preBranchIns hitList_9", false,-1);
        tracep->declBus(c+853,"ysyx_041728 riscvIns preBranchIns pcList_10_r", false,-1, 31,0);
        tracep->declBit(c+854,"ysyx_041728 riscvIns preBranchIns vList_10_r", false,-1);
        tracep->declBit(c+855,"ysyx_041728 riscvIns preBranchIns hitList_10", false,-1);
        tracep->declBus(c+856,"ysyx_041728 riscvIns preBranchIns pcList_11_r", false,-1, 31,0);
        tracep->declBit(c+857,"ysyx_041728 riscvIns preBranchIns vList_11_r", false,-1);
        tracep->declBit(c+858,"ysyx_041728 riscvIns preBranchIns hitList_11", false,-1);
        tracep->declBus(c+859,"ysyx_041728 riscvIns preBranchIns pcList_12_r", false,-1, 31,0);
        tracep->declBit(c+860,"ysyx_041728 riscvIns preBranchIns vList_12_r", false,-1);
        tracep->declBit(c+861,"ysyx_041728 riscvIns preBranchIns hitList_12", false,-1);
        tracep->declBus(c+862,"ysyx_041728 riscvIns preBranchIns pcList_13_r", false,-1, 31,0);
        tracep->declBit(c+863,"ysyx_041728 riscvIns preBranchIns vList_13_r", false,-1);
        tracep->declBit(c+864,"ysyx_041728 riscvIns preBranchIns hitList_13", false,-1);
        tracep->declBus(c+865,"ysyx_041728 riscvIns preBranchIns pcList_14_r", false,-1, 31,0);
        tracep->declBit(c+866,"ysyx_041728 riscvIns preBranchIns vList_14_r", false,-1);
        tracep->declBit(c+867,"ysyx_041728 riscvIns preBranchIns hitList_14", false,-1);
        tracep->declBus(c+868,"ysyx_041728 riscvIns preBranchIns pcList_15_r", false,-1, 31,0);
        tracep->declBit(c+869,"ysyx_041728 riscvIns preBranchIns vList_15_r", false,-1);
        tracep->declBit(c+870,"ysyx_041728 riscvIns preBranchIns hitList_15", false,-1);
        tracep->declBit(c+871,"ysyx_041728 riscvIns preBranchIns hit", false,-1);
        tracep->declBus(c+872,"ysyx_041728 riscvIns preBranchIns cnt_r", false,-1, 3,0);
        tracep->declBit(c+873,"ysyx_041728 riscvIns preBranchIns hitIfList_0", false,-1);
        tracep->declBit(c+874,"ysyx_041728 riscvIns preBranchIns hitIfList_1", false,-1);
        tracep->declBit(c+875,"ysyx_041728 riscvIns preBranchIns hitIfList_2", false,-1);
        tracep->declBit(c+876,"ysyx_041728 riscvIns preBranchIns hitIfList_3", false,-1);
        tracep->declBit(c+877,"ysyx_041728 riscvIns preBranchIns hitIfList_4", false,-1);
        tracep->declBit(c+878,"ysyx_041728 riscvIns preBranchIns hitIfList_5", false,-1);
        tracep->declBit(c+879,"ysyx_041728 riscvIns preBranchIns hitIfList_6", false,-1);
        tracep->declBit(c+880,"ysyx_041728 riscvIns preBranchIns hitIfList_7", false,-1);
        tracep->declBit(c+881,"ysyx_041728 riscvIns preBranchIns hitIfList_8", false,-1);
        tracep->declBit(c+882,"ysyx_041728 riscvIns preBranchIns hitIfList_9", false,-1);
        tracep->declBit(c+883,"ysyx_041728 riscvIns preBranchIns hitIfList_10", false,-1);
        tracep->declBit(c+884,"ysyx_041728 riscvIns preBranchIns hitIfList_11", false,-1);
        tracep->declBit(c+885,"ysyx_041728 riscvIns preBranchIns hitIfList_12", false,-1);
        tracep->declBit(c+886,"ysyx_041728 riscvIns preBranchIns hitIfList_13", false,-1);
        tracep->declBit(c+887,"ysyx_041728 riscvIns preBranchIns hitIfList_14", false,-1);
        tracep->declBit(c+888,"ysyx_041728 riscvIns preBranchIns hitIfList_15", false,-1);
        tracep->declBit(c+889,"ysyx_041728 riscvIns preBranchIns hitif", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns preBranchIns precelList_0 clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns preBranchIns precelList_0 reset", false,-1);
        tracep->declBit(c+41,"ysyx_041728 riscvIns preBranchIns precelList_0 io_cen", false,-1);
        tracep->declBit(c+291,"ysyx_041728 riscvIns preBranchIns precelList_0 io_jump", false,-1);
        tracep->declBus(c+267,"ysyx_041728 riscvIns preBranchIns precelList_0 io_dnpcIn", false,-1, 31,0);
        tracep->declBus(c+791,"ysyx_041728 riscvIns preBranchIns precelList_0 io_dnpcOut", false,-1, 31,0);
        tracep->declBit(c+792,"ysyx_041728 riscvIns preBranchIns precelList_0 io_valid", false,-1);
        tracep->declBus(c+791,"ysyx_041728 riscvIns preBranchIns precelList_0 dnpcReg", false,-1, 31,0);
        tracep->declBit(c+890,"ysyx_041728 riscvIns preBranchIns precelList_0 takenV", false,-1);
        tracep->declBus(c+891,"ysyx_041728 riscvIns preBranchIns precelList_0 sntMux", false,-1, 1,0);
        tracep->declBus(c+892,"ysyx_041728 riscvIns preBranchIns precelList_0 ntMux", false,-1, 1,0);
        tracep->declBus(c+893,"ysyx_041728 riscvIns preBranchIns precelList_0 tMux", false,-1, 1,0);
        tracep->declBus(c+894,"ysyx_041728 riscvIns preBranchIns precelList_0 stateWire_r", false,-1, 1,0);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns preBranchIns precelList_1 clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns preBranchIns precelList_1 reset", false,-1);
        tracep->declBit(c+42,"ysyx_041728 riscvIns preBranchIns precelList_1 io_cen", false,-1);
        tracep->declBit(c+291,"ysyx_041728 riscvIns preBranchIns precelList_1 io_jump", false,-1);
        tracep->declBus(c+267,"ysyx_041728 riscvIns preBranchIns precelList_1 io_dnpcIn", false,-1, 31,0);
        tracep->declBus(c+793,"ysyx_041728 riscvIns preBranchIns precelList_1 io_dnpcOut", false,-1, 31,0);
        tracep->declBit(c+794,"ysyx_041728 riscvIns preBranchIns precelList_1 io_valid", false,-1);
        tracep->declBus(c+793,"ysyx_041728 riscvIns preBranchIns precelList_1 dnpcReg", false,-1, 31,0);
        tracep->declBit(c+895,"ysyx_041728 riscvIns preBranchIns precelList_1 takenV", false,-1);
        tracep->declBus(c+896,"ysyx_041728 riscvIns preBranchIns precelList_1 sntMux", false,-1, 1,0);
        tracep->declBus(c+897,"ysyx_041728 riscvIns preBranchIns precelList_1 ntMux", false,-1, 1,0);
        tracep->declBus(c+898,"ysyx_041728 riscvIns preBranchIns precelList_1 tMux", false,-1, 1,0);
        tracep->declBus(c+899,"ysyx_041728 riscvIns preBranchIns precelList_1 stateWire_r", false,-1, 1,0);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns preBranchIns precelList_2 clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns preBranchIns precelList_2 reset", false,-1);
        tracep->declBit(c+43,"ysyx_041728 riscvIns preBranchIns precelList_2 io_cen", false,-1);
        tracep->declBit(c+291,"ysyx_041728 riscvIns preBranchIns precelList_2 io_jump", false,-1);
        tracep->declBus(c+267,"ysyx_041728 riscvIns preBranchIns precelList_2 io_dnpcIn", false,-1, 31,0);
        tracep->declBus(c+795,"ysyx_041728 riscvIns preBranchIns precelList_2 io_dnpcOut", false,-1, 31,0);
        tracep->declBit(c+796,"ysyx_041728 riscvIns preBranchIns precelList_2 io_valid", false,-1);
        tracep->declBus(c+795,"ysyx_041728 riscvIns preBranchIns precelList_2 dnpcReg", false,-1, 31,0);
        tracep->declBit(c+900,"ysyx_041728 riscvIns preBranchIns precelList_2 takenV", false,-1);
        tracep->declBus(c+901,"ysyx_041728 riscvIns preBranchIns precelList_2 sntMux", false,-1, 1,0);
        tracep->declBus(c+902,"ysyx_041728 riscvIns preBranchIns precelList_2 ntMux", false,-1, 1,0);
        tracep->declBus(c+903,"ysyx_041728 riscvIns preBranchIns precelList_2 tMux", false,-1, 1,0);
        tracep->declBus(c+904,"ysyx_041728 riscvIns preBranchIns precelList_2 stateWire_r", false,-1, 1,0);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns preBranchIns precelList_3 clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns preBranchIns precelList_3 reset", false,-1);
        tracep->declBit(c+44,"ysyx_041728 riscvIns preBranchIns precelList_3 io_cen", false,-1);
        tracep->declBit(c+291,"ysyx_041728 riscvIns preBranchIns precelList_3 io_jump", false,-1);
        tracep->declBus(c+267,"ysyx_041728 riscvIns preBranchIns precelList_3 io_dnpcIn", false,-1, 31,0);
        tracep->declBus(c+797,"ysyx_041728 riscvIns preBranchIns precelList_3 io_dnpcOut", false,-1, 31,0);
        tracep->declBit(c+798,"ysyx_041728 riscvIns preBranchIns precelList_3 io_valid", false,-1);
        tracep->declBus(c+797,"ysyx_041728 riscvIns preBranchIns precelList_3 dnpcReg", false,-1, 31,0);
        tracep->declBit(c+905,"ysyx_041728 riscvIns preBranchIns precelList_3 takenV", false,-1);
        tracep->declBus(c+906,"ysyx_041728 riscvIns preBranchIns precelList_3 sntMux", false,-1, 1,0);
        tracep->declBus(c+907,"ysyx_041728 riscvIns preBranchIns precelList_3 ntMux", false,-1, 1,0);
        tracep->declBus(c+908,"ysyx_041728 riscvIns preBranchIns precelList_3 tMux", false,-1, 1,0);
        tracep->declBus(c+909,"ysyx_041728 riscvIns preBranchIns precelList_3 stateWire_r", false,-1, 1,0);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns preBranchIns precelList_4 clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns preBranchIns precelList_4 reset", false,-1);
        tracep->declBit(c+45,"ysyx_041728 riscvIns preBranchIns precelList_4 io_cen", false,-1);
        tracep->declBit(c+291,"ysyx_041728 riscvIns preBranchIns precelList_4 io_jump", false,-1);
        tracep->declBus(c+267,"ysyx_041728 riscvIns preBranchIns precelList_4 io_dnpcIn", false,-1, 31,0);
        tracep->declBus(c+799,"ysyx_041728 riscvIns preBranchIns precelList_4 io_dnpcOut", false,-1, 31,0);
        tracep->declBit(c+800,"ysyx_041728 riscvIns preBranchIns precelList_4 io_valid", false,-1);
        tracep->declBus(c+799,"ysyx_041728 riscvIns preBranchIns precelList_4 dnpcReg", false,-1, 31,0);
        tracep->declBit(c+910,"ysyx_041728 riscvIns preBranchIns precelList_4 takenV", false,-1);
        tracep->declBus(c+911,"ysyx_041728 riscvIns preBranchIns precelList_4 sntMux", false,-1, 1,0);
        tracep->declBus(c+912,"ysyx_041728 riscvIns preBranchIns precelList_4 ntMux", false,-1, 1,0);
        tracep->declBus(c+913,"ysyx_041728 riscvIns preBranchIns precelList_4 tMux", false,-1, 1,0);
        tracep->declBus(c+914,"ysyx_041728 riscvIns preBranchIns precelList_4 stateWire_r", false,-1, 1,0);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns preBranchIns precelList_5 clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns preBranchIns precelList_5 reset", false,-1);
        tracep->declBit(c+46,"ysyx_041728 riscvIns preBranchIns precelList_5 io_cen", false,-1);
        tracep->declBit(c+291,"ysyx_041728 riscvIns preBranchIns precelList_5 io_jump", false,-1);
        tracep->declBus(c+267,"ysyx_041728 riscvIns preBranchIns precelList_5 io_dnpcIn", false,-1, 31,0);
        tracep->declBus(c+801,"ysyx_041728 riscvIns preBranchIns precelList_5 io_dnpcOut", false,-1, 31,0);
        tracep->declBit(c+802,"ysyx_041728 riscvIns preBranchIns precelList_5 io_valid", false,-1);
        tracep->declBus(c+801,"ysyx_041728 riscvIns preBranchIns precelList_5 dnpcReg", false,-1, 31,0);
        tracep->declBit(c+915,"ysyx_041728 riscvIns preBranchIns precelList_5 takenV", false,-1);
        tracep->declBus(c+916,"ysyx_041728 riscvIns preBranchIns precelList_5 sntMux", false,-1, 1,0);
        tracep->declBus(c+917,"ysyx_041728 riscvIns preBranchIns precelList_5 ntMux", false,-1, 1,0);
        tracep->declBus(c+918,"ysyx_041728 riscvIns preBranchIns precelList_5 tMux", false,-1, 1,0);
        tracep->declBus(c+919,"ysyx_041728 riscvIns preBranchIns precelList_5 stateWire_r", false,-1, 1,0);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns preBranchIns precelList_6 clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns preBranchIns precelList_6 reset", false,-1);
        tracep->declBit(c+47,"ysyx_041728 riscvIns preBranchIns precelList_6 io_cen", false,-1);
        tracep->declBit(c+291,"ysyx_041728 riscvIns preBranchIns precelList_6 io_jump", false,-1);
        tracep->declBus(c+267,"ysyx_041728 riscvIns preBranchIns precelList_6 io_dnpcIn", false,-1, 31,0);
        tracep->declBus(c+803,"ysyx_041728 riscvIns preBranchIns precelList_6 io_dnpcOut", false,-1, 31,0);
        tracep->declBit(c+804,"ysyx_041728 riscvIns preBranchIns precelList_6 io_valid", false,-1);
        tracep->declBus(c+803,"ysyx_041728 riscvIns preBranchIns precelList_6 dnpcReg", false,-1, 31,0);
        tracep->declBit(c+920,"ysyx_041728 riscvIns preBranchIns precelList_6 takenV", false,-1);
        tracep->declBus(c+921,"ysyx_041728 riscvIns preBranchIns precelList_6 sntMux", false,-1, 1,0);
        tracep->declBus(c+922,"ysyx_041728 riscvIns preBranchIns precelList_6 ntMux", false,-1, 1,0);
        tracep->declBus(c+923,"ysyx_041728 riscvIns preBranchIns precelList_6 tMux", false,-1, 1,0);
        tracep->declBus(c+924,"ysyx_041728 riscvIns preBranchIns precelList_6 stateWire_r", false,-1, 1,0);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns preBranchIns precelList_7 clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns preBranchIns precelList_7 reset", false,-1);
        tracep->declBit(c+48,"ysyx_041728 riscvIns preBranchIns precelList_7 io_cen", false,-1);
        tracep->declBit(c+291,"ysyx_041728 riscvIns preBranchIns precelList_7 io_jump", false,-1);
        tracep->declBus(c+267,"ysyx_041728 riscvIns preBranchIns precelList_7 io_dnpcIn", false,-1, 31,0);
        tracep->declBus(c+805,"ysyx_041728 riscvIns preBranchIns precelList_7 io_dnpcOut", false,-1, 31,0);
        tracep->declBit(c+806,"ysyx_041728 riscvIns preBranchIns precelList_7 io_valid", false,-1);
        tracep->declBus(c+805,"ysyx_041728 riscvIns preBranchIns precelList_7 dnpcReg", false,-1, 31,0);
        tracep->declBit(c+925,"ysyx_041728 riscvIns preBranchIns precelList_7 takenV", false,-1);
        tracep->declBus(c+926,"ysyx_041728 riscvIns preBranchIns precelList_7 sntMux", false,-1, 1,0);
        tracep->declBus(c+927,"ysyx_041728 riscvIns preBranchIns precelList_7 ntMux", false,-1, 1,0);
        tracep->declBus(c+928,"ysyx_041728 riscvIns preBranchIns precelList_7 tMux", false,-1, 1,0);
        tracep->declBus(c+929,"ysyx_041728 riscvIns preBranchIns precelList_7 stateWire_r", false,-1, 1,0);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns preBranchIns precelList_8 clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns preBranchIns precelList_8 reset", false,-1);
        tracep->declBit(c+49,"ysyx_041728 riscvIns preBranchIns precelList_8 io_cen", false,-1);
        tracep->declBit(c+291,"ysyx_041728 riscvIns preBranchIns precelList_8 io_jump", false,-1);
        tracep->declBus(c+267,"ysyx_041728 riscvIns preBranchIns precelList_8 io_dnpcIn", false,-1, 31,0);
        tracep->declBus(c+807,"ysyx_041728 riscvIns preBranchIns precelList_8 io_dnpcOut", false,-1, 31,0);
        tracep->declBit(c+808,"ysyx_041728 riscvIns preBranchIns precelList_8 io_valid", false,-1);
        tracep->declBus(c+807,"ysyx_041728 riscvIns preBranchIns precelList_8 dnpcReg", false,-1, 31,0);
        tracep->declBit(c+930,"ysyx_041728 riscvIns preBranchIns precelList_8 takenV", false,-1);
        tracep->declBus(c+931,"ysyx_041728 riscvIns preBranchIns precelList_8 sntMux", false,-1, 1,0);
        tracep->declBus(c+932,"ysyx_041728 riscvIns preBranchIns precelList_8 ntMux", false,-1, 1,0);
        tracep->declBus(c+933,"ysyx_041728 riscvIns preBranchIns precelList_8 tMux", false,-1, 1,0);
        tracep->declBus(c+934,"ysyx_041728 riscvIns preBranchIns precelList_8 stateWire_r", false,-1, 1,0);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns preBranchIns precelList_9 clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns preBranchIns precelList_9 reset", false,-1);
        tracep->declBit(c+50,"ysyx_041728 riscvIns preBranchIns precelList_9 io_cen", false,-1);
        tracep->declBit(c+291,"ysyx_041728 riscvIns preBranchIns precelList_9 io_jump", false,-1);
        tracep->declBus(c+267,"ysyx_041728 riscvIns preBranchIns precelList_9 io_dnpcIn", false,-1, 31,0);
        tracep->declBus(c+809,"ysyx_041728 riscvIns preBranchIns precelList_9 io_dnpcOut", false,-1, 31,0);
        tracep->declBit(c+810,"ysyx_041728 riscvIns preBranchIns precelList_9 io_valid", false,-1);
        tracep->declBus(c+809,"ysyx_041728 riscvIns preBranchIns precelList_9 dnpcReg", false,-1, 31,0);
        tracep->declBit(c+935,"ysyx_041728 riscvIns preBranchIns precelList_9 takenV", false,-1);
        tracep->declBus(c+936,"ysyx_041728 riscvIns preBranchIns precelList_9 sntMux", false,-1, 1,0);
        tracep->declBus(c+937,"ysyx_041728 riscvIns preBranchIns precelList_9 ntMux", false,-1, 1,0);
        tracep->declBus(c+938,"ysyx_041728 riscvIns preBranchIns precelList_9 tMux", false,-1, 1,0);
        tracep->declBus(c+939,"ysyx_041728 riscvIns preBranchIns precelList_9 stateWire_r", false,-1, 1,0);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns preBranchIns precelList_10 clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns preBranchIns precelList_10 reset", false,-1);
        tracep->declBit(c+51,"ysyx_041728 riscvIns preBranchIns precelList_10 io_cen", false,-1);
        tracep->declBit(c+291,"ysyx_041728 riscvIns preBranchIns precelList_10 io_jump", false,-1);
        tracep->declBus(c+267,"ysyx_041728 riscvIns preBranchIns precelList_10 io_dnpcIn", false,-1, 31,0);
        tracep->declBus(c+811,"ysyx_041728 riscvIns preBranchIns precelList_10 io_dnpcOut", false,-1, 31,0);
        tracep->declBit(c+812,"ysyx_041728 riscvIns preBranchIns precelList_10 io_valid", false,-1);
        tracep->declBus(c+811,"ysyx_041728 riscvIns preBranchIns precelList_10 dnpcReg", false,-1, 31,0);
        tracep->declBit(c+940,"ysyx_041728 riscvIns preBranchIns precelList_10 takenV", false,-1);
        tracep->declBus(c+941,"ysyx_041728 riscvIns preBranchIns precelList_10 sntMux", false,-1, 1,0);
        tracep->declBus(c+942,"ysyx_041728 riscvIns preBranchIns precelList_10 ntMux", false,-1, 1,0);
        tracep->declBus(c+943,"ysyx_041728 riscvIns preBranchIns precelList_10 tMux", false,-1, 1,0);
        tracep->declBus(c+944,"ysyx_041728 riscvIns preBranchIns precelList_10 stateWire_r", false,-1, 1,0);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns preBranchIns precelList_11 clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns preBranchIns precelList_11 reset", false,-1);
        tracep->declBit(c+52,"ysyx_041728 riscvIns preBranchIns precelList_11 io_cen", false,-1);
        tracep->declBit(c+291,"ysyx_041728 riscvIns preBranchIns precelList_11 io_jump", false,-1);
        tracep->declBus(c+267,"ysyx_041728 riscvIns preBranchIns precelList_11 io_dnpcIn", false,-1, 31,0);
        tracep->declBus(c+813,"ysyx_041728 riscvIns preBranchIns precelList_11 io_dnpcOut", false,-1, 31,0);
        tracep->declBit(c+814,"ysyx_041728 riscvIns preBranchIns precelList_11 io_valid", false,-1);
        tracep->declBus(c+813,"ysyx_041728 riscvIns preBranchIns precelList_11 dnpcReg", false,-1, 31,0);
        tracep->declBit(c+945,"ysyx_041728 riscvIns preBranchIns precelList_11 takenV", false,-1);
        tracep->declBus(c+946,"ysyx_041728 riscvIns preBranchIns precelList_11 sntMux", false,-1, 1,0);
        tracep->declBus(c+947,"ysyx_041728 riscvIns preBranchIns precelList_11 ntMux", false,-1, 1,0);
        tracep->declBus(c+948,"ysyx_041728 riscvIns preBranchIns precelList_11 tMux", false,-1, 1,0);
        tracep->declBus(c+949,"ysyx_041728 riscvIns preBranchIns precelList_11 stateWire_r", false,-1, 1,0);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns preBranchIns precelList_12 clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns preBranchIns precelList_12 reset", false,-1);
        tracep->declBit(c+53,"ysyx_041728 riscvIns preBranchIns precelList_12 io_cen", false,-1);
        tracep->declBit(c+291,"ysyx_041728 riscvIns preBranchIns precelList_12 io_jump", false,-1);
        tracep->declBus(c+267,"ysyx_041728 riscvIns preBranchIns precelList_12 io_dnpcIn", false,-1, 31,0);
        tracep->declBus(c+815,"ysyx_041728 riscvIns preBranchIns precelList_12 io_dnpcOut", false,-1, 31,0);
        tracep->declBit(c+816,"ysyx_041728 riscvIns preBranchIns precelList_12 io_valid", false,-1);
        tracep->declBus(c+815,"ysyx_041728 riscvIns preBranchIns precelList_12 dnpcReg", false,-1, 31,0);
        tracep->declBit(c+950,"ysyx_041728 riscvIns preBranchIns precelList_12 takenV", false,-1);
        tracep->declBus(c+951,"ysyx_041728 riscvIns preBranchIns precelList_12 sntMux", false,-1, 1,0);
        tracep->declBus(c+952,"ysyx_041728 riscvIns preBranchIns precelList_12 ntMux", false,-1, 1,0);
        tracep->declBus(c+953,"ysyx_041728 riscvIns preBranchIns precelList_12 tMux", false,-1, 1,0);
        tracep->declBus(c+954,"ysyx_041728 riscvIns preBranchIns precelList_12 stateWire_r", false,-1, 1,0);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns preBranchIns precelList_13 clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns preBranchIns precelList_13 reset", false,-1);
        tracep->declBit(c+54,"ysyx_041728 riscvIns preBranchIns precelList_13 io_cen", false,-1);
        tracep->declBit(c+291,"ysyx_041728 riscvIns preBranchIns precelList_13 io_jump", false,-1);
        tracep->declBus(c+267,"ysyx_041728 riscvIns preBranchIns precelList_13 io_dnpcIn", false,-1, 31,0);
        tracep->declBus(c+817,"ysyx_041728 riscvIns preBranchIns precelList_13 io_dnpcOut", false,-1, 31,0);
        tracep->declBit(c+818,"ysyx_041728 riscvIns preBranchIns precelList_13 io_valid", false,-1);
        tracep->declBus(c+817,"ysyx_041728 riscvIns preBranchIns precelList_13 dnpcReg", false,-1, 31,0);
        tracep->declBit(c+955,"ysyx_041728 riscvIns preBranchIns precelList_13 takenV", false,-1);
        tracep->declBus(c+956,"ysyx_041728 riscvIns preBranchIns precelList_13 sntMux", false,-1, 1,0);
        tracep->declBus(c+957,"ysyx_041728 riscvIns preBranchIns precelList_13 ntMux", false,-1, 1,0);
        tracep->declBus(c+958,"ysyx_041728 riscvIns preBranchIns precelList_13 tMux", false,-1, 1,0);
        tracep->declBus(c+959,"ysyx_041728 riscvIns preBranchIns precelList_13 stateWire_r", false,-1, 1,0);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns preBranchIns precelList_14 clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns preBranchIns precelList_14 reset", false,-1);
        tracep->declBit(c+55,"ysyx_041728 riscvIns preBranchIns precelList_14 io_cen", false,-1);
        tracep->declBit(c+291,"ysyx_041728 riscvIns preBranchIns precelList_14 io_jump", false,-1);
        tracep->declBus(c+267,"ysyx_041728 riscvIns preBranchIns precelList_14 io_dnpcIn", false,-1, 31,0);
        tracep->declBus(c+819,"ysyx_041728 riscvIns preBranchIns precelList_14 io_dnpcOut", false,-1, 31,0);
        tracep->declBit(c+820,"ysyx_041728 riscvIns preBranchIns precelList_14 io_valid", false,-1);
        tracep->declBus(c+819,"ysyx_041728 riscvIns preBranchIns precelList_14 dnpcReg", false,-1, 31,0);
        tracep->declBit(c+960,"ysyx_041728 riscvIns preBranchIns precelList_14 takenV", false,-1);
        tracep->declBus(c+961,"ysyx_041728 riscvIns preBranchIns precelList_14 sntMux", false,-1, 1,0);
        tracep->declBus(c+962,"ysyx_041728 riscvIns preBranchIns precelList_14 ntMux", false,-1, 1,0);
        tracep->declBus(c+963,"ysyx_041728 riscvIns preBranchIns precelList_14 tMux", false,-1, 1,0);
        tracep->declBus(c+964,"ysyx_041728 riscvIns preBranchIns precelList_14 stateWire_r", false,-1, 1,0);
        tracep->declBit(c+4248,"ysyx_041728 riscvIns preBranchIns precelList_15 clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 riscvIns preBranchIns precelList_15 reset", false,-1);
        tracep->declBit(c+56,"ysyx_041728 riscvIns preBranchIns precelList_15 io_cen", false,-1);
        tracep->declBit(c+291,"ysyx_041728 riscvIns preBranchIns precelList_15 io_jump", false,-1);
        tracep->declBus(c+267,"ysyx_041728 riscvIns preBranchIns precelList_15 io_dnpcIn", false,-1, 31,0);
        tracep->declBus(c+821,"ysyx_041728 riscvIns preBranchIns precelList_15 io_dnpcOut", false,-1, 31,0);
        tracep->declBit(c+822,"ysyx_041728 riscvIns preBranchIns precelList_15 io_valid", false,-1);
        tracep->declBus(c+821,"ysyx_041728 riscvIns preBranchIns precelList_15 dnpcReg", false,-1, 31,0);
        tracep->declBit(c+965,"ysyx_041728 riscvIns preBranchIns precelList_15 takenV", false,-1);
        tracep->declBus(c+966,"ysyx_041728 riscvIns preBranchIns precelList_15 sntMux", false,-1, 1,0);
        tracep->declBus(c+967,"ysyx_041728 riscvIns preBranchIns precelList_15 ntMux", false,-1, 1,0);
        tracep->declBus(c+968,"ysyx_041728 riscvIns preBranchIns precelList_15 tMux", false,-1, 1,0);
        tracep->declBus(c+969,"ysyx_041728 riscvIns preBranchIns precelList_15 stateWire_r", false,-1, 1,0);
        tracep->declBus(c+225,"ysyx_041728 riscvIns memVGenInst io_inst", false,-1, 31,0);
        tracep->declBit(c+294,"ysyx_041728 riscvIns memVGenInst io_valid", false,-1);
        tracep->declBus(c+225,"ysyx_041728 riscvIns ctrl io_inst", false,-1, 31,0);
        tracep->declBus(c+295,"ysyx_041728 riscvIns ctrl io_CtrlS_AluSrc1", false,-1, 1,0);
        tracep->declBus(c+296,"ysyx_041728 riscvIns ctrl io_CtrlS_AluSrc2", false,-1, 1,0);
        tracep->declBus(c+297,"ysyx_041728 riscvIns ctrl io_CtrlS_ALUCtrl", false,-1, 4,0);
        tracep->declBit(c+298,"ysyx_041728 riscvIns ctrl io_CtrlS_memWriteM", false,-1);
        tracep->declBus(c+299,"ysyx_041728 riscvIns ctrl io_CtrlS_memWriteMask", false,-1, 7,0);
        tracep->declBus(c+300,"ysyx_041728 riscvIns ctrl io_CtrlS_memReadNum", false,-1, 2,0);
        tracep->declBit(c+301,"ysyx_041728 riscvIns ctrl io_CtrlS_dnpcSrc", false,-1);
        tracep->declBit(c+302,"ysyx_041728 riscvIns ctrl io_CtrlS_jump", false,-1);
        tracep->declBit(c+303,"ysyx_041728 riscvIns ctrl io_CtrlS_branch", false,-1);
        tracep->declBit(c+304,"ysyx_041728 riscvIns ctrl io_CtrlS_regEn", false,-1);
        tracep->declBus(c+305,"ysyx_041728 riscvIns ctrl io_CtrlS_ResultSrc", false,-1, 1,0);
        tracep->declBit(c+306,"ysyx_041728 riscvIns ctrl io_CtrlS_fencei", false,-1);
        tracep->declBus(c+225,"ysyx_041728 riscvIns ctrl ALUCtrl_ins_io_inst", false,-1, 31,0);
        tracep->declBus(c+297,"ysyx_041728 riscvIns ctrl ALUCtrl_ins_io_ALUCtrl", false,-1, 4,0);
        tracep->declBus(c+225,"ysyx_041728 riscvIns ctrl ALUSrcGen_ins_io_inst", false,-1, 31,0);
        tracep->declBus(c+295,"ysyx_041728 riscvIns ctrl ALUSrcGen_ins_io_AluSrc1", false,-1, 1,0);
        tracep->declBus(c+296,"ysyx_041728 riscvIns ctrl ALUSrcGen_ins_io_AluSrc2", false,-1, 1,0);
        tracep->declBus(c+225,"ysyx_041728 riscvIns ctrl memWriteMGen_ins_io_inst", false,-1, 31,0);
        tracep->declBit(c+298,"ysyx_041728 riscvIns ctrl memWriteMGen_ins_io_memWriteM", false,-1);
        tracep->declBus(c+225,"ysyx_041728 riscvIns ctrl memWriteMaskGen_ins_io_inst", false,-1, 31,0);
        tracep->declBus(c+299,"ysyx_041728 riscvIns ctrl memWriteMaskGen_ins_io_mask", false,-1, 7,0);
        tracep->declBus(c+225,"ysyx_041728 riscvIns ctrl memReadNumGen_ins_io_inst", false,-1, 31,0);
        tracep->declBus(c+300,"ysyx_041728 riscvIns ctrl memReadNumGen_ins_io_memReadNum", false,-1, 2,0);
        tracep->declBus(c+225,"ysyx_041728 riscvIns ctrl dnpcSrcGen_ins_io_inst", false,-1, 31,0);
        tracep->declBit(c+301,"ysyx_041728 riscvIns ctrl dnpcSrcGen_ins_io_dnpcSrc", false,-1);
        tracep->declBus(c+225,"ysyx_041728 riscvIns ctrl jumpGen_ins_io_inst", false,-1, 31,0);
        tracep->declBit(c+302,"ysyx_041728 riscvIns ctrl jumpGen_ins_io_jump", false,-1);
        tracep->declBus(c+225,"ysyx_041728 riscvIns ctrl branchGen_ins_io_inst", false,-1, 31,0);
        tracep->declBit(c+303,"ysyx_041728 riscvIns ctrl branchGen_ins_io_branch", false,-1);
        tracep->declBus(c+225,"ysyx_041728 riscvIns ctrl regEnGen_ins_io_inst", false,-1, 31,0);
        tracep->declBit(c+304,"ysyx_041728 riscvIns ctrl regEnGen_ins_io_regEn", false,-1);
        tracep->declBus(c+225,"ysyx_041728 riscvIns ctrl ResultSrcGen_ins_io_inst", false,-1, 31,0);
        tracep->declBus(c+305,"ysyx_041728 riscvIns ctrl ResultSrcGen_ins_io_ResultSrc", false,-1, 1,0);
        tracep->declBus(c+225,"ysyx_041728 riscvIns ctrl ALUCtrl_ins io_inst", false,-1, 31,0);
        tracep->declBus(c+297,"ysyx_041728 riscvIns ctrl ALUCtrl_ins io_ALUCtrl", false,-1, 4,0);
        tracep->declBus(c+225,"ysyx_041728 riscvIns ctrl ALUSrcGen_ins io_inst", false,-1, 31,0);
        tracep->declBus(c+295,"ysyx_041728 riscvIns ctrl ALUSrcGen_ins io_AluSrc1", false,-1, 1,0);
        tracep->declBus(c+296,"ysyx_041728 riscvIns ctrl ALUSrcGen_ins io_AluSrc2", false,-1, 1,0);
        tracep->declBus(c+225,"ysyx_041728 riscvIns ctrl memWriteMGen_ins io_inst", false,-1, 31,0);
        tracep->declBit(c+298,"ysyx_041728 riscvIns ctrl memWriteMGen_ins io_memWriteM", false,-1);
        tracep->declBus(c+225,"ysyx_041728 riscvIns ctrl memWriteMaskGen_ins io_inst", false,-1, 31,0);
        tracep->declBus(c+299,"ysyx_041728 riscvIns ctrl memWriteMaskGen_ins io_mask", false,-1, 7,0);
        tracep->declBus(c+225,"ysyx_041728 riscvIns ctrl memReadNumGen_ins io_inst", false,-1, 31,0);
        tracep->declBus(c+300,"ysyx_041728 riscvIns ctrl memReadNumGen_ins io_memReadNum", false,-1, 2,0);
        tracep->declBus(c+225,"ysyx_041728 riscvIns ctrl dnpcSrcGen_ins io_inst", false,-1, 31,0);
        tracep->declBit(c+301,"ysyx_041728 riscvIns ctrl dnpcSrcGen_ins io_dnpcSrc", false,-1);
        tracep->declBus(c+225,"ysyx_041728 riscvIns ctrl jumpGen_ins io_inst", false,-1, 31,0);
        tracep->declBit(c+302,"ysyx_041728 riscvIns ctrl jumpGen_ins io_jump", false,-1);
        tracep->declBus(c+225,"ysyx_041728 riscvIns ctrl branchGen_ins io_inst", false,-1, 31,0);
        tracep->declBit(c+303,"ysyx_041728 riscvIns ctrl branchGen_ins io_branch", false,-1);
        tracep->declBus(c+225,"ysyx_041728 riscvIns ctrl regEnGen_ins io_inst", false,-1, 31,0);
        tracep->declBit(c+304,"ysyx_041728 riscvIns ctrl regEnGen_ins io_regEn", false,-1);
        tracep->declBus(c+225,"ysyx_041728 riscvIns ctrl ResultSrcGen_ins io_inst", false,-1, 31,0);
        tracep->declBus(c+305,"ysyx_041728 riscvIns ctrl ResultSrcGen_ins io_ResultSrc", false,-1, 1,0);
        tracep->declBus(c+225,"ysyx_041728 riscvIns csrCtrl io_inst", false,-1, 31,0);
        tracep->declBit(c+307,"ysyx_041728 riscvIns csrCtrl io_CSRCtrlIf_csrrwen", false,-1);
        tracep->declBit(c+308,"ysyx_041728 riscvIns csrCtrl io_CSRCtrlIf_csrswen", false,-1);
        tracep->declBit(c+309,"ysyx_041728 riscvIns csrCtrl io_CSRCtrlIf_csrrsien", false,-1);
        tracep->declBit(c+310,"ysyx_041728 riscvIns csrCtrl io_CSRCtrlIf_csrrcien", false,-1);
        tracep->declBit(c+311,"ysyx_041728 riscvIns csrCtrl io_CSRCtrlIf_csrrcen", false,-1);
        tracep->declBit(c+312,"ysyx_041728 riscvIns csrCtrl io_CSRCtrlIf_csrrwien", false,-1);
        tracep->declBit(c+313,"ysyx_041728 riscvIns csrCtrl io_CSRCtrlIf_ecall", false,-1);
        tracep->declBit(c+314,"ysyx_041728 riscvIns csrCtrl io_CSRCtrlIf_rfen", false,-1);
        tracep->declBit(c+315,"ysyx_041728 riscvIns csrCtrl io_CSRCtrlIf_mepc2pc", false,-1);
        tracep->declBit(c+103,"ysyx_041728 riscvIns difftest v", false,-1);
        tracep->declBit(c+104,"ysyx_041728 riscvIns intrins intr", false,-1);
        tracep->declBit(c+105,"ysyx_041728 riscvIns Ebpro block", false,-1);
        tracep->declBus(c+316,"ysyx_041728 riscvIns Ebpro inst", false,-1, 31,0);
        tracep->declBit(c+970,"ysyx_041728 riscvIns Ebpro inst_wire", false,-1);
        tracep->declBit(c+317,"ysyx_041728 riscvIns skipinst v", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 iCache clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 iCache reset", false,-1);
        tracep->declBit(c+138,"ysyx_041728 iCache io_cacheOut_ar_valid_o", false,-1);
        tracep->declBus(c+139,"ysyx_041728 iCache io_cacheOut_ar_addr_o", false,-1, 31,0);
        tracep->declBus(c+140,"ysyx_041728 iCache io_cacheOut_ar_len_o", false,-1, 7,0);
        tracep->declBit(c+4275,"ysyx_041728 iCache io_cacheOut_r_valid_i", false,-1);
        tracep->declQuad(c+4278,"ysyx_041728 iCache io_cacheOut_r_data_i", false,-1, 63,0);
        tracep->declBit(c+4280,"ysyx_041728 iCache io_cacheOut_r_last_i", false,-1);
        tracep->declBus(c+126,"ysyx_041728 iCache io_cacheOut_w_addr_o", false,-1, 31,0);
        tracep->declBit(c+2,"ysyx_041728 iCache io_cacheIn_valid", false,-1);
        tracep->declBit(c+123,"ysyx_041728 iCache io_cacheIn_ready", false,-1);
        tracep->declQuad(c+124,"ysyx_041728 iCache io_cacheIn_data_read", false,-1, 63,0);
        tracep->declBus(c+126,"ysyx_041728 iCache io_cacheIn_addr", false,-1, 31,0);
        tracep->declBit(c+4,"ysyx_041728 iCache io_SRAMIO_0_cen", false,-1);
        tracep->declBit(c+5,"ysyx_041728 iCache io_SRAMIO_0_wen", false,-1);
        tracep->declArray(c+4293,"ysyx_041728 iCache io_SRAMIO_0_wdata", false,-1, 127,0);
        tracep->declBus(c+141,"ysyx_041728 iCache io_SRAMIO_0_addr", false,-1, 5,0);
        tracep->declArray(c+4297,"ysyx_041728 iCache io_SRAMIO_0_wmask", false,-1, 127,0);
        tracep->declArray(c+142,"ysyx_041728 iCache io_SRAMIO_0_rdata", false,-1, 127,0);
        tracep->declBit(c+6,"ysyx_041728 iCache io_SRAMIO_1_cen", false,-1);
        tracep->declBit(c+7,"ysyx_041728 iCache io_SRAMIO_1_wen", false,-1);
        tracep->declArray(c+4293,"ysyx_041728 iCache io_SRAMIO_1_wdata", false,-1, 127,0);
        tracep->declBus(c+141,"ysyx_041728 iCache io_SRAMIO_1_addr", false,-1, 5,0);
        tracep->declArray(c+4297,"ysyx_041728 iCache io_SRAMIO_1_wmask", false,-1, 127,0);
        tracep->declArray(c+146,"ysyx_041728 iCache io_SRAMIO_1_rdata", false,-1, 127,0);
        tracep->declBit(c+8,"ysyx_041728 iCache io_SRAMIO_2_cen", false,-1);
        tracep->declBit(c+9,"ysyx_041728 iCache io_SRAMIO_2_wen", false,-1);
        tracep->declArray(c+4293,"ysyx_041728 iCache io_SRAMIO_2_wdata", false,-1, 127,0);
        tracep->declBus(c+141,"ysyx_041728 iCache io_SRAMIO_2_addr", false,-1, 5,0);
        tracep->declArray(c+4297,"ysyx_041728 iCache io_SRAMIO_2_wmask", false,-1, 127,0);
        tracep->declArray(c+150,"ysyx_041728 iCache io_SRAMIO_2_rdata", false,-1, 127,0);
        tracep->declBit(c+10,"ysyx_041728 iCache io_SRAMIO_3_cen", false,-1);
        tracep->declBit(c+11,"ysyx_041728 iCache io_SRAMIO_3_wen", false,-1);
        tracep->declArray(c+4293,"ysyx_041728 iCache io_SRAMIO_3_wdata", false,-1, 127,0);
        tracep->declBus(c+141,"ysyx_041728 iCache io_SRAMIO_3_addr", false,-1, 5,0);
        tracep->declArray(c+4297,"ysyx_041728 iCache io_SRAMIO_3_wmask", false,-1, 127,0);
        tracep->declArray(c+154,"ysyx_041728 iCache io_SRAMIO_3_rdata", false,-1, 127,0);
        tracep->declBit(c+94,"ysyx_041728 iCache updataICache_0", false,-1);
        tracep->declBus(c+971,"ysyx_041728 iCache offset", false,-1, 3,0);
        tracep->declBus(c+141,"ysyx_041728 iCache index", false,-1, 5,0);
        tracep->declBus(c+972,"ysyx_041728 iCache tag", false,-1, 21,0);
        tracep->declBit(c+138,"ysyx_041728 iCache cacheState", false,-1);
        tracep->declBit(c+973,"ysyx_041728 iCache vArrayWire_63_0_r", false,-1);
        tracep->declBit(c+974,"ysyx_041728 iCache vArrayWire_62_0_r", false,-1);
        tracep->declBit(c+975,"ysyx_041728 iCache vArrayWire_61_0_r", false,-1);
        tracep->declBit(c+976,"ysyx_041728 iCache vArrayWire_60_0_r", false,-1);
        tracep->declBit(c+977,"ysyx_041728 iCache vArrayWire_59_0_r", false,-1);
        tracep->declBit(c+978,"ysyx_041728 iCache vArrayWire_58_0_r", false,-1);
        tracep->declBit(c+979,"ysyx_041728 iCache vArrayWire_57_0_r", false,-1);
        tracep->declBit(c+980,"ysyx_041728 iCache vArrayWire_56_0_r", false,-1);
        tracep->declBit(c+981,"ysyx_041728 iCache vArrayWire_55_0_r", false,-1);
        tracep->declBit(c+982,"ysyx_041728 iCache vArrayWire_54_0_r", false,-1);
        tracep->declBit(c+983,"ysyx_041728 iCache vArrayWire_53_0_r", false,-1);
        tracep->declBit(c+984,"ysyx_041728 iCache vArrayWire_52_0_r", false,-1);
        tracep->declBit(c+985,"ysyx_041728 iCache vArrayWire_51_0_r", false,-1);
        tracep->declBit(c+986,"ysyx_041728 iCache vArrayWire_50_0_r", false,-1);
        tracep->declBit(c+987,"ysyx_041728 iCache vArrayWire_49_0_r", false,-1);
        tracep->declBit(c+988,"ysyx_041728 iCache vArrayWire_48_0_r", false,-1);
        tracep->declBit(c+989,"ysyx_041728 iCache vArrayWire_47_0_r", false,-1);
        tracep->declBit(c+990,"ysyx_041728 iCache vArrayWire_46_0_r", false,-1);
        tracep->declBit(c+991,"ysyx_041728 iCache vArrayWire_45_0_r", false,-1);
        tracep->declBit(c+992,"ysyx_041728 iCache vArrayWire_44_0_r", false,-1);
        tracep->declBit(c+993,"ysyx_041728 iCache vArrayWire_43_0_r", false,-1);
        tracep->declBit(c+994,"ysyx_041728 iCache vArrayWire_42_0_r", false,-1);
        tracep->declBit(c+995,"ysyx_041728 iCache vArrayWire_41_0_r", false,-1);
        tracep->declBit(c+996,"ysyx_041728 iCache vArrayWire_40_0_r", false,-1);
        tracep->declBit(c+997,"ysyx_041728 iCache vArrayWire_39_0_r", false,-1);
        tracep->declBit(c+998,"ysyx_041728 iCache vArrayWire_38_0_r", false,-1);
        tracep->declBit(c+999,"ysyx_041728 iCache vArrayWire_37_0_r", false,-1);
        tracep->declBit(c+1000,"ysyx_041728 iCache vArrayWire_36_0_r", false,-1);
        tracep->declBit(c+1001,"ysyx_041728 iCache vArrayWire_35_0_r", false,-1);
        tracep->declBit(c+1002,"ysyx_041728 iCache vArrayWire_34_0_r", false,-1);
        tracep->declBit(c+1003,"ysyx_041728 iCache vArrayWire_33_0_r", false,-1);
        tracep->declBit(c+1004,"ysyx_041728 iCache vArrayWire_32_0_r", false,-1);
        tracep->declBit(c+1005,"ysyx_041728 iCache vArrayWire_31_0_r", false,-1);
        tracep->declBit(c+1006,"ysyx_041728 iCache vArrayWire_30_0_r", false,-1);
        tracep->declBit(c+1007,"ysyx_041728 iCache vArrayWire_29_0_r", false,-1);
        tracep->declBit(c+1008,"ysyx_041728 iCache vArrayWire_28_0_r", false,-1);
        tracep->declBit(c+1009,"ysyx_041728 iCache vArrayWire_27_0_r", false,-1);
        tracep->declBit(c+1010,"ysyx_041728 iCache vArrayWire_26_0_r", false,-1);
        tracep->declBit(c+1011,"ysyx_041728 iCache vArrayWire_25_0_r", false,-1);
        tracep->declBit(c+1012,"ysyx_041728 iCache vArrayWire_24_0_r", false,-1);
        tracep->declBit(c+1013,"ysyx_041728 iCache vArrayWire_23_0_r", false,-1);
        tracep->declBit(c+1014,"ysyx_041728 iCache vArrayWire_22_0_r", false,-1);
        tracep->declBit(c+1015,"ysyx_041728 iCache vArrayWire_21_0_r", false,-1);
        tracep->declBit(c+1016,"ysyx_041728 iCache vArrayWire_20_0_r", false,-1);
        tracep->declBit(c+1017,"ysyx_041728 iCache vArrayWire_19_0_r", false,-1);
        tracep->declBit(c+1018,"ysyx_041728 iCache vArrayWire_18_0_r", false,-1);
        tracep->declBit(c+1019,"ysyx_041728 iCache vArrayWire_17_0_r", false,-1);
        tracep->declBit(c+1020,"ysyx_041728 iCache vArrayWire_16_0_r", false,-1);
        tracep->declBit(c+1021,"ysyx_041728 iCache vArrayWire_15_0_r", false,-1);
        tracep->declBit(c+1022,"ysyx_041728 iCache vArrayWire_14_0_r", false,-1);
        tracep->declBit(c+1023,"ysyx_041728 iCache vArrayWire_13_0_r", false,-1);
        tracep->declBit(c+1024,"ysyx_041728 iCache vArrayWire_12_0_r", false,-1);
        tracep->declBit(c+1025,"ysyx_041728 iCache vArrayWire_11_0_r", false,-1);
        tracep->declBit(c+1026,"ysyx_041728 iCache vArrayWire_10_0_r", false,-1);
        tracep->declBit(c+1027,"ysyx_041728 iCache vArrayWire_9_0_r", false,-1);
        tracep->declBit(c+1028,"ysyx_041728 iCache vArrayWire_8_0_r", false,-1);
        tracep->declBit(c+1029,"ysyx_041728 iCache vArrayWire_7_0_r", false,-1);
        tracep->declBit(c+1030,"ysyx_041728 iCache vArrayWire_6_0_r", false,-1);
        tracep->declBit(c+1031,"ysyx_041728 iCache vArrayWire_5_0_r", false,-1);
        tracep->declBit(c+1032,"ysyx_041728 iCache vArrayWire_4_0_r", false,-1);
        tracep->declBit(c+1033,"ysyx_041728 iCache vArrayWire_3_0_r", false,-1);
        tracep->declBit(c+1034,"ysyx_041728 iCache vArrayWire_2_0_r", false,-1);
        tracep->declBit(c+1035,"ysyx_041728 iCache vArrayWire_1_0_r", false,-1);
        tracep->declBit(c+1036,"ysyx_041728 iCache vArrayWire_0_0_r", false,-1);
        tracep->declBit(c+1037,"ysyx_041728 iCache vMuxOut_0", false,-1);
        tracep->declBus(c+1038,"ysyx_041728 iCache tagArrayWire_63_0_r", false,-1, 21,0);
        tracep->declBus(c+1039,"ysyx_041728 iCache tagArrayWire_62_0_r", false,-1, 21,0);
        tracep->declBus(c+1040,"ysyx_041728 iCache tagArrayWire_61_0_r", false,-1, 21,0);
        tracep->declBus(c+1041,"ysyx_041728 iCache tagArrayWire_60_0_r", false,-1, 21,0);
        tracep->declBus(c+1042,"ysyx_041728 iCache tagArrayWire_59_0_r", false,-1, 21,0);
        tracep->declBus(c+1043,"ysyx_041728 iCache tagArrayWire_58_0_r", false,-1, 21,0);
        tracep->declBus(c+1044,"ysyx_041728 iCache tagArrayWire_57_0_r", false,-1, 21,0);
        tracep->declBus(c+1045,"ysyx_041728 iCache tagArrayWire_56_0_r", false,-1, 21,0);
        tracep->declBus(c+1046,"ysyx_041728 iCache tagArrayWire_55_0_r", false,-1, 21,0);
        tracep->declBus(c+1047,"ysyx_041728 iCache tagArrayWire_54_0_r", false,-1, 21,0);
        tracep->declBus(c+1048,"ysyx_041728 iCache tagArrayWire_53_0_r", false,-1, 21,0);
        tracep->declBus(c+1049,"ysyx_041728 iCache tagArrayWire_52_0_r", false,-1, 21,0);
        tracep->declBus(c+1050,"ysyx_041728 iCache tagArrayWire_51_0_r", false,-1, 21,0);
        tracep->declBus(c+1051,"ysyx_041728 iCache tagArrayWire_50_0_r", false,-1, 21,0);
        tracep->declBus(c+1052,"ysyx_041728 iCache tagArrayWire_49_0_r", false,-1, 21,0);
        tracep->declBus(c+1053,"ysyx_041728 iCache tagArrayWire_48_0_r", false,-1, 21,0);
        tracep->declBus(c+1054,"ysyx_041728 iCache tagArrayWire_47_0_r", false,-1, 21,0);
        tracep->declBus(c+1055,"ysyx_041728 iCache tagArrayWire_46_0_r", false,-1, 21,0);
        tracep->declBus(c+1056,"ysyx_041728 iCache tagArrayWire_45_0_r", false,-1, 21,0);
        tracep->declBus(c+1057,"ysyx_041728 iCache tagArrayWire_44_0_r", false,-1, 21,0);
        tracep->declBus(c+1058,"ysyx_041728 iCache tagArrayWire_43_0_r", false,-1, 21,0);
        tracep->declBus(c+1059,"ysyx_041728 iCache tagArrayWire_42_0_r", false,-1, 21,0);
        tracep->declBus(c+1060,"ysyx_041728 iCache tagArrayWire_41_0_r", false,-1, 21,0);
        tracep->declBus(c+1061,"ysyx_041728 iCache tagArrayWire_40_0_r", false,-1, 21,0);
        tracep->declBus(c+1062,"ysyx_041728 iCache tagArrayWire_39_0_r", false,-1, 21,0);
        tracep->declBus(c+1063,"ysyx_041728 iCache tagArrayWire_38_0_r", false,-1, 21,0);
        tracep->declBus(c+1064,"ysyx_041728 iCache tagArrayWire_37_0_r", false,-1, 21,0);
        tracep->declBus(c+1065,"ysyx_041728 iCache tagArrayWire_36_0_r", false,-1, 21,0);
        tracep->declBus(c+1066,"ysyx_041728 iCache tagArrayWire_35_0_r", false,-1, 21,0);
        tracep->declBus(c+1067,"ysyx_041728 iCache tagArrayWire_34_0_r", false,-1, 21,0);
        tracep->declBus(c+1068,"ysyx_041728 iCache tagArrayWire_33_0_r", false,-1, 21,0);
        tracep->declBus(c+1069,"ysyx_041728 iCache tagArrayWire_32_0_r", false,-1, 21,0);
        tracep->declBus(c+1070,"ysyx_041728 iCache tagArrayWire_31_0_r", false,-1, 21,0);
        tracep->declBus(c+1071,"ysyx_041728 iCache tagArrayWire_30_0_r", false,-1, 21,0);
        tracep->declBus(c+1072,"ysyx_041728 iCache tagArrayWire_29_0_r", false,-1, 21,0);
        tracep->declBus(c+1073,"ysyx_041728 iCache tagArrayWire_28_0_r", false,-1, 21,0);
        tracep->declBus(c+1074,"ysyx_041728 iCache tagArrayWire_27_0_r", false,-1, 21,0);
        tracep->declBus(c+1075,"ysyx_041728 iCache tagArrayWire_26_0_r", false,-1, 21,0);
        tracep->declBus(c+1076,"ysyx_041728 iCache tagArrayWire_25_0_r", false,-1, 21,0);
        tracep->declBus(c+1077,"ysyx_041728 iCache tagArrayWire_24_0_r", false,-1, 21,0);
        tracep->declBus(c+1078,"ysyx_041728 iCache tagArrayWire_23_0_r", false,-1, 21,0);
        tracep->declBus(c+1079,"ysyx_041728 iCache tagArrayWire_22_0_r", false,-1, 21,0);
        tracep->declBus(c+1080,"ysyx_041728 iCache tagArrayWire_21_0_r", false,-1, 21,0);
        tracep->declBus(c+1081,"ysyx_041728 iCache tagArrayWire_20_0_r", false,-1, 21,0);
        tracep->declBus(c+1082,"ysyx_041728 iCache tagArrayWire_19_0_r", false,-1, 21,0);
        tracep->declBus(c+1083,"ysyx_041728 iCache tagArrayWire_18_0_r", false,-1, 21,0);
        tracep->declBus(c+1084,"ysyx_041728 iCache tagArrayWire_17_0_r", false,-1, 21,0);
        tracep->declBus(c+1085,"ysyx_041728 iCache tagArrayWire_16_0_r", false,-1, 21,0);
        tracep->declBus(c+1086,"ysyx_041728 iCache tagArrayWire_15_0_r", false,-1, 21,0);
        tracep->declBus(c+1087,"ysyx_041728 iCache tagArrayWire_14_0_r", false,-1, 21,0);
        tracep->declBus(c+1088,"ysyx_041728 iCache tagArrayWire_13_0_r", false,-1, 21,0);
        tracep->declBus(c+1089,"ysyx_041728 iCache tagArrayWire_12_0_r", false,-1, 21,0);
        tracep->declBus(c+1090,"ysyx_041728 iCache tagArrayWire_11_0_r", false,-1, 21,0);
        tracep->declBus(c+1091,"ysyx_041728 iCache tagArrayWire_10_0_r", false,-1, 21,0);
        tracep->declBus(c+1092,"ysyx_041728 iCache tagArrayWire_9_0_r", false,-1, 21,0);
        tracep->declBus(c+1093,"ysyx_041728 iCache tagArrayWire_8_0_r", false,-1, 21,0);
        tracep->declBus(c+1094,"ysyx_041728 iCache tagArrayWire_7_0_r", false,-1, 21,0);
        tracep->declBus(c+1095,"ysyx_041728 iCache tagArrayWire_6_0_r", false,-1, 21,0);
        tracep->declBus(c+1096,"ysyx_041728 iCache tagArrayWire_5_0_r", false,-1, 21,0);
        tracep->declBus(c+1097,"ysyx_041728 iCache tagArrayWire_4_0_r", false,-1, 21,0);
        tracep->declBus(c+1098,"ysyx_041728 iCache tagArrayWire_3_0_r", false,-1, 21,0);
        tracep->declBus(c+1099,"ysyx_041728 iCache tagArrayWire_2_0_r", false,-1, 21,0);
        tracep->declBus(c+1100,"ysyx_041728 iCache tagArrayWire_1_0_r", false,-1, 21,0);
        tracep->declBus(c+1101,"ysyx_041728 iCache tagArrayWire_0_0_r", false,-1, 21,0);
        tracep->declBus(c+1102,"ysyx_041728 iCache tagMuxOut_0", false,-1, 21,0);
        tracep->declBit(c+1103,"ysyx_041728 iCache hitArray_0", false,-1);
        tracep->declBit(c+1104,"ysyx_041728 iCache vArrayWire_63_1_r", false,-1);
        tracep->declBit(c+1105,"ysyx_041728 iCache vArrayWire_62_1_r", false,-1);
        tracep->declBit(c+1106,"ysyx_041728 iCache vArrayWire_61_1_r", false,-1);
        tracep->declBit(c+1107,"ysyx_041728 iCache vArrayWire_60_1_r", false,-1);
        tracep->declBit(c+1108,"ysyx_041728 iCache vArrayWire_59_1_r", false,-1);
        tracep->declBit(c+1109,"ysyx_041728 iCache vArrayWire_58_1_r", false,-1);
        tracep->declBit(c+1110,"ysyx_041728 iCache vArrayWire_57_1_r", false,-1);
        tracep->declBit(c+1111,"ysyx_041728 iCache vArrayWire_56_1_r", false,-1);
        tracep->declBit(c+1112,"ysyx_041728 iCache vArrayWire_55_1_r", false,-1);
        tracep->declBit(c+1113,"ysyx_041728 iCache vArrayWire_54_1_r", false,-1);
        tracep->declBit(c+1114,"ysyx_041728 iCache vArrayWire_53_1_r", false,-1);
        tracep->declBit(c+1115,"ysyx_041728 iCache vArrayWire_52_1_r", false,-1);
        tracep->declBit(c+1116,"ysyx_041728 iCache vArrayWire_51_1_r", false,-1);
        tracep->declBit(c+1117,"ysyx_041728 iCache vArrayWire_50_1_r", false,-1);
        tracep->declBit(c+1118,"ysyx_041728 iCache vArrayWire_49_1_r", false,-1);
        tracep->declBit(c+1119,"ysyx_041728 iCache vArrayWire_48_1_r", false,-1);
        tracep->declBit(c+1120,"ysyx_041728 iCache vArrayWire_47_1_r", false,-1);
        tracep->declBit(c+1121,"ysyx_041728 iCache vArrayWire_46_1_r", false,-1);
        tracep->declBit(c+1122,"ysyx_041728 iCache vArrayWire_45_1_r", false,-1);
        tracep->declBit(c+1123,"ysyx_041728 iCache vArrayWire_44_1_r", false,-1);
        tracep->declBit(c+1124,"ysyx_041728 iCache vArrayWire_43_1_r", false,-1);
        tracep->declBit(c+1125,"ysyx_041728 iCache vArrayWire_42_1_r", false,-1);
        tracep->declBit(c+1126,"ysyx_041728 iCache vArrayWire_41_1_r", false,-1);
        tracep->declBit(c+1127,"ysyx_041728 iCache vArrayWire_40_1_r", false,-1);
        tracep->declBit(c+1128,"ysyx_041728 iCache vArrayWire_39_1_r", false,-1);
        tracep->declBit(c+1129,"ysyx_041728 iCache vArrayWire_38_1_r", false,-1);
        tracep->declBit(c+1130,"ysyx_041728 iCache vArrayWire_37_1_r", false,-1);
        tracep->declBit(c+1131,"ysyx_041728 iCache vArrayWire_36_1_r", false,-1);
        tracep->declBit(c+1132,"ysyx_041728 iCache vArrayWire_35_1_r", false,-1);
        tracep->declBit(c+1133,"ysyx_041728 iCache vArrayWire_34_1_r", false,-1);
        tracep->declBit(c+1134,"ysyx_041728 iCache vArrayWire_33_1_r", false,-1);
        tracep->declBit(c+1135,"ysyx_041728 iCache vArrayWire_32_1_r", false,-1);
        tracep->declBit(c+1136,"ysyx_041728 iCache vArrayWire_31_1_r", false,-1);
        tracep->declBit(c+1137,"ysyx_041728 iCache vArrayWire_30_1_r", false,-1);
        tracep->declBit(c+1138,"ysyx_041728 iCache vArrayWire_29_1_r", false,-1);
        tracep->declBit(c+1139,"ysyx_041728 iCache vArrayWire_28_1_r", false,-1);
        tracep->declBit(c+1140,"ysyx_041728 iCache vArrayWire_27_1_r", false,-1);
        tracep->declBit(c+1141,"ysyx_041728 iCache vArrayWire_26_1_r", false,-1);
        tracep->declBit(c+1142,"ysyx_041728 iCache vArrayWire_25_1_r", false,-1);
        tracep->declBit(c+1143,"ysyx_041728 iCache vArrayWire_24_1_r", false,-1);
        tracep->declBit(c+1144,"ysyx_041728 iCache vArrayWire_23_1_r", false,-1);
        tracep->declBit(c+1145,"ysyx_041728 iCache vArrayWire_22_1_r", false,-1);
        tracep->declBit(c+1146,"ysyx_041728 iCache vArrayWire_21_1_r", false,-1);
        tracep->declBit(c+1147,"ysyx_041728 iCache vArrayWire_20_1_r", false,-1);
        tracep->declBit(c+1148,"ysyx_041728 iCache vArrayWire_19_1_r", false,-1);
        tracep->declBit(c+1149,"ysyx_041728 iCache vArrayWire_18_1_r", false,-1);
        tracep->declBit(c+1150,"ysyx_041728 iCache vArrayWire_17_1_r", false,-1);
        tracep->declBit(c+1151,"ysyx_041728 iCache vArrayWire_16_1_r", false,-1);
        tracep->declBit(c+1152,"ysyx_041728 iCache vArrayWire_15_1_r", false,-1);
        tracep->declBit(c+1153,"ysyx_041728 iCache vArrayWire_14_1_r", false,-1);
        tracep->declBit(c+1154,"ysyx_041728 iCache vArrayWire_13_1_r", false,-1);
        tracep->declBit(c+1155,"ysyx_041728 iCache vArrayWire_12_1_r", false,-1);
        tracep->declBit(c+1156,"ysyx_041728 iCache vArrayWire_11_1_r", false,-1);
        tracep->declBit(c+1157,"ysyx_041728 iCache vArrayWire_10_1_r", false,-1);
        tracep->declBit(c+1158,"ysyx_041728 iCache vArrayWire_9_1_r", false,-1);
        tracep->declBit(c+1159,"ysyx_041728 iCache vArrayWire_8_1_r", false,-1);
        tracep->declBit(c+1160,"ysyx_041728 iCache vArrayWire_7_1_r", false,-1);
        tracep->declBit(c+1161,"ysyx_041728 iCache vArrayWire_6_1_r", false,-1);
        tracep->declBit(c+1162,"ysyx_041728 iCache vArrayWire_5_1_r", false,-1);
        tracep->declBit(c+1163,"ysyx_041728 iCache vArrayWire_4_1_r", false,-1);
        tracep->declBit(c+1164,"ysyx_041728 iCache vArrayWire_3_1_r", false,-1);
        tracep->declBit(c+1165,"ysyx_041728 iCache vArrayWire_2_1_r", false,-1);
        tracep->declBit(c+1166,"ysyx_041728 iCache vArrayWire_1_1_r", false,-1);
        tracep->declBit(c+1167,"ysyx_041728 iCache vArrayWire_0_1_r", false,-1);
        tracep->declBit(c+1168,"ysyx_041728 iCache vMuxOut_1", false,-1);
        tracep->declBus(c+1169,"ysyx_041728 iCache tagArrayWire_63_1_r", false,-1, 21,0);
        tracep->declBus(c+1170,"ysyx_041728 iCache tagArrayWire_62_1_r", false,-1, 21,0);
        tracep->declBus(c+1171,"ysyx_041728 iCache tagArrayWire_61_1_r", false,-1, 21,0);
        tracep->declBus(c+1172,"ysyx_041728 iCache tagArrayWire_60_1_r", false,-1, 21,0);
        tracep->declBus(c+1173,"ysyx_041728 iCache tagArrayWire_59_1_r", false,-1, 21,0);
        tracep->declBus(c+1174,"ysyx_041728 iCache tagArrayWire_58_1_r", false,-1, 21,0);
        tracep->declBus(c+1175,"ysyx_041728 iCache tagArrayWire_57_1_r", false,-1, 21,0);
        tracep->declBus(c+1176,"ysyx_041728 iCache tagArrayWire_56_1_r", false,-1, 21,0);
        tracep->declBus(c+1177,"ysyx_041728 iCache tagArrayWire_55_1_r", false,-1, 21,0);
        tracep->declBus(c+1178,"ysyx_041728 iCache tagArrayWire_54_1_r", false,-1, 21,0);
        tracep->declBus(c+1179,"ysyx_041728 iCache tagArrayWire_53_1_r", false,-1, 21,0);
        tracep->declBus(c+1180,"ysyx_041728 iCache tagArrayWire_52_1_r", false,-1, 21,0);
        tracep->declBus(c+1181,"ysyx_041728 iCache tagArrayWire_51_1_r", false,-1, 21,0);
        tracep->declBus(c+1182,"ysyx_041728 iCache tagArrayWire_50_1_r", false,-1, 21,0);
        tracep->declBus(c+1183,"ysyx_041728 iCache tagArrayWire_49_1_r", false,-1, 21,0);
        tracep->declBus(c+1184,"ysyx_041728 iCache tagArrayWire_48_1_r", false,-1, 21,0);
        tracep->declBus(c+1185,"ysyx_041728 iCache tagArrayWire_47_1_r", false,-1, 21,0);
        tracep->declBus(c+1186,"ysyx_041728 iCache tagArrayWire_46_1_r", false,-1, 21,0);
        tracep->declBus(c+1187,"ysyx_041728 iCache tagArrayWire_45_1_r", false,-1, 21,0);
        tracep->declBus(c+1188,"ysyx_041728 iCache tagArrayWire_44_1_r", false,-1, 21,0);
        tracep->declBus(c+1189,"ysyx_041728 iCache tagArrayWire_43_1_r", false,-1, 21,0);
        tracep->declBus(c+1190,"ysyx_041728 iCache tagArrayWire_42_1_r", false,-1, 21,0);
        tracep->declBus(c+1191,"ysyx_041728 iCache tagArrayWire_41_1_r", false,-1, 21,0);
        tracep->declBus(c+1192,"ysyx_041728 iCache tagArrayWire_40_1_r", false,-1, 21,0);
        tracep->declBus(c+1193,"ysyx_041728 iCache tagArrayWire_39_1_r", false,-1, 21,0);
        tracep->declBus(c+1194,"ysyx_041728 iCache tagArrayWire_38_1_r", false,-1, 21,0);
        tracep->declBus(c+1195,"ysyx_041728 iCache tagArrayWire_37_1_r", false,-1, 21,0);
        tracep->declBus(c+1196,"ysyx_041728 iCache tagArrayWire_36_1_r", false,-1, 21,0);
        tracep->declBus(c+1197,"ysyx_041728 iCache tagArrayWire_35_1_r", false,-1, 21,0);
        tracep->declBus(c+1198,"ysyx_041728 iCache tagArrayWire_34_1_r", false,-1, 21,0);
        tracep->declBus(c+1199,"ysyx_041728 iCache tagArrayWire_33_1_r", false,-1, 21,0);
        tracep->declBus(c+1200,"ysyx_041728 iCache tagArrayWire_32_1_r", false,-1, 21,0);
        tracep->declBus(c+1201,"ysyx_041728 iCache tagArrayWire_31_1_r", false,-1, 21,0);
        tracep->declBus(c+1202,"ysyx_041728 iCache tagArrayWire_30_1_r", false,-1, 21,0);
        tracep->declBus(c+1203,"ysyx_041728 iCache tagArrayWire_29_1_r", false,-1, 21,0);
        tracep->declBus(c+1204,"ysyx_041728 iCache tagArrayWire_28_1_r", false,-1, 21,0);
        tracep->declBus(c+1205,"ysyx_041728 iCache tagArrayWire_27_1_r", false,-1, 21,0);
        tracep->declBus(c+1206,"ysyx_041728 iCache tagArrayWire_26_1_r", false,-1, 21,0);
        tracep->declBus(c+1207,"ysyx_041728 iCache tagArrayWire_25_1_r", false,-1, 21,0);
        tracep->declBus(c+1208,"ysyx_041728 iCache tagArrayWire_24_1_r", false,-1, 21,0);
        tracep->declBus(c+1209,"ysyx_041728 iCache tagArrayWire_23_1_r", false,-1, 21,0);
        tracep->declBus(c+1210,"ysyx_041728 iCache tagArrayWire_22_1_r", false,-1, 21,0);
        tracep->declBus(c+1211,"ysyx_041728 iCache tagArrayWire_21_1_r", false,-1, 21,0);
        tracep->declBus(c+1212,"ysyx_041728 iCache tagArrayWire_20_1_r", false,-1, 21,0);
        tracep->declBus(c+1213,"ysyx_041728 iCache tagArrayWire_19_1_r", false,-1, 21,0);
        tracep->declBus(c+1214,"ysyx_041728 iCache tagArrayWire_18_1_r", false,-1, 21,0);
        tracep->declBus(c+1215,"ysyx_041728 iCache tagArrayWire_17_1_r", false,-1, 21,0);
        tracep->declBus(c+1216,"ysyx_041728 iCache tagArrayWire_16_1_r", false,-1, 21,0);
        tracep->declBus(c+1217,"ysyx_041728 iCache tagArrayWire_15_1_r", false,-1, 21,0);
        tracep->declBus(c+1218,"ysyx_041728 iCache tagArrayWire_14_1_r", false,-1, 21,0);
        tracep->declBus(c+1219,"ysyx_041728 iCache tagArrayWire_13_1_r", false,-1, 21,0);
        tracep->declBus(c+1220,"ysyx_041728 iCache tagArrayWire_12_1_r", false,-1, 21,0);
        tracep->declBus(c+1221,"ysyx_041728 iCache tagArrayWire_11_1_r", false,-1, 21,0);
        tracep->declBus(c+1222,"ysyx_041728 iCache tagArrayWire_10_1_r", false,-1, 21,0);
        tracep->declBus(c+1223,"ysyx_041728 iCache tagArrayWire_9_1_r", false,-1, 21,0);
        tracep->declBus(c+1224,"ysyx_041728 iCache tagArrayWire_8_1_r", false,-1, 21,0);
        tracep->declBus(c+1225,"ysyx_041728 iCache tagArrayWire_7_1_r", false,-1, 21,0);
        tracep->declBus(c+1226,"ysyx_041728 iCache tagArrayWire_6_1_r", false,-1, 21,0);
        tracep->declBus(c+1227,"ysyx_041728 iCache tagArrayWire_5_1_r", false,-1, 21,0);
        tracep->declBus(c+1228,"ysyx_041728 iCache tagArrayWire_4_1_r", false,-1, 21,0);
        tracep->declBus(c+1229,"ysyx_041728 iCache tagArrayWire_3_1_r", false,-1, 21,0);
        tracep->declBus(c+1230,"ysyx_041728 iCache tagArrayWire_2_1_r", false,-1, 21,0);
        tracep->declBus(c+1231,"ysyx_041728 iCache tagArrayWire_1_1_r", false,-1, 21,0);
        tracep->declBus(c+1232,"ysyx_041728 iCache tagArrayWire_0_1_r", false,-1, 21,0);
        tracep->declBus(c+1233,"ysyx_041728 iCache tagMuxOut_1", false,-1, 21,0);
        tracep->declBit(c+1234,"ysyx_041728 iCache hitArray_1", false,-1);
        tracep->declBit(c+1235,"ysyx_041728 iCache vArrayWire_63_2_r", false,-1);
        tracep->declBit(c+1236,"ysyx_041728 iCache vArrayWire_62_2_r", false,-1);
        tracep->declBit(c+1237,"ysyx_041728 iCache vArrayWire_61_2_r", false,-1);
        tracep->declBit(c+1238,"ysyx_041728 iCache vArrayWire_60_2_r", false,-1);
        tracep->declBit(c+1239,"ysyx_041728 iCache vArrayWire_59_2_r", false,-1);
        tracep->declBit(c+1240,"ysyx_041728 iCache vArrayWire_58_2_r", false,-1);
        tracep->declBit(c+1241,"ysyx_041728 iCache vArrayWire_57_2_r", false,-1);
        tracep->declBit(c+1242,"ysyx_041728 iCache vArrayWire_56_2_r", false,-1);
        tracep->declBit(c+1243,"ysyx_041728 iCache vArrayWire_55_2_r", false,-1);
        tracep->declBit(c+1244,"ysyx_041728 iCache vArrayWire_54_2_r", false,-1);
        tracep->declBit(c+1245,"ysyx_041728 iCache vArrayWire_53_2_r", false,-1);
        tracep->declBit(c+1246,"ysyx_041728 iCache vArrayWire_52_2_r", false,-1);
        tracep->declBit(c+1247,"ysyx_041728 iCache vArrayWire_51_2_r", false,-1);
        tracep->declBit(c+1248,"ysyx_041728 iCache vArrayWire_50_2_r", false,-1);
        tracep->declBit(c+1249,"ysyx_041728 iCache vArrayWire_49_2_r", false,-1);
        tracep->declBit(c+1250,"ysyx_041728 iCache vArrayWire_48_2_r", false,-1);
        tracep->declBit(c+1251,"ysyx_041728 iCache vArrayWire_47_2_r", false,-1);
        tracep->declBit(c+1252,"ysyx_041728 iCache vArrayWire_46_2_r", false,-1);
        tracep->declBit(c+1253,"ysyx_041728 iCache vArrayWire_45_2_r", false,-1);
        tracep->declBit(c+1254,"ysyx_041728 iCache vArrayWire_44_2_r", false,-1);
        tracep->declBit(c+1255,"ysyx_041728 iCache vArrayWire_43_2_r", false,-1);
        tracep->declBit(c+1256,"ysyx_041728 iCache vArrayWire_42_2_r", false,-1);
        tracep->declBit(c+1257,"ysyx_041728 iCache vArrayWire_41_2_r", false,-1);
        tracep->declBit(c+1258,"ysyx_041728 iCache vArrayWire_40_2_r", false,-1);
        tracep->declBit(c+1259,"ysyx_041728 iCache vArrayWire_39_2_r", false,-1);
        tracep->declBit(c+1260,"ysyx_041728 iCache vArrayWire_38_2_r", false,-1);
        tracep->declBit(c+1261,"ysyx_041728 iCache vArrayWire_37_2_r", false,-1);
        tracep->declBit(c+1262,"ysyx_041728 iCache vArrayWire_36_2_r", false,-1);
        tracep->declBit(c+1263,"ysyx_041728 iCache vArrayWire_35_2_r", false,-1);
        tracep->declBit(c+1264,"ysyx_041728 iCache vArrayWire_34_2_r", false,-1);
        tracep->declBit(c+1265,"ysyx_041728 iCache vArrayWire_33_2_r", false,-1);
        tracep->declBit(c+1266,"ysyx_041728 iCache vArrayWire_32_2_r", false,-1);
        tracep->declBit(c+1267,"ysyx_041728 iCache vArrayWire_31_2_r", false,-1);
        tracep->declBit(c+1268,"ysyx_041728 iCache vArrayWire_30_2_r", false,-1);
        tracep->declBit(c+1269,"ysyx_041728 iCache vArrayWire_29_2_r", false,-1);
        tracep->declBit(c+1270,"ysyx_041728 iCache vArrayWire_28_2_r", false,-1);
        tracep->declBit(c+1271,"ysyx_041728 iCache vArrayWire_27_2_r", false,-1);
        tracep->declBit(c+1272,"ysyx_041728 iCache vArrayWire_26_2_r", false,-1);
        tracep->declBit(c+1273,"ysyx_041728 iCache vArrayWire_25_2_r", false,-1);
        tracep->declBit(c+1274,"ysyx_041728 iCache vArrayWire_24_2_r", false,-1);
        tracep->declBit(c+1275,"ysyx_041728 iCache vArrayWire_23_2_r", false,-1);
        tracep->declBit(c+1276,"ysyx_041728 iCache vArrayWire_22_2_r", false,-1);
        tracep->declBit(c+1277,"ysyx_041728 iCache vArrayWire_21_2_r", false,-1);
        tracep->declBit(c+1278,"ysyx_041728 iCache vArrayWire_20_2_r", false,-1);
        tracep->declBit(c+1279,"ysyx_041728 iCache vArrayWire_19_2_r", false,-1);
        tracep->declBit(c+1280,"ysyx_041728 iCache vArrayWire_18_2_r", false,-1);
        tracep->declBit(c+1281,"ysyx_041728 iCache vArrayWire_17_2_r", false,-1);
        tracep->declBit(c+1282,"ysyx_041728 iCache vArrayWire_16_2_r", false,-1);
        tracep->declBit(c+1283,"ysyx_041728 iCache vArrayWire_15_2_r", false,-1);
        tracep->declBit(c+1284,"ysyx_041728 iCache vArrayWire_14_2_r", false,-1);
        tracep->declBit(c+1285,"ysyx_041728 iCache vArrayWire_13_2_r", false,-1);
        tracep->declBit(c+1286,"ysyx_041728 iCache vArrayWire_12_2_r", false,-1);
        tracep->declBit(c+1287,"ysyx_041728 iCache vArrayWire_11_2_r", false,-1);
        tracep->declBit(c+1288,"ysyx_041728 iCache vArrayWire_10_2_r", false,-1);
        tracep->declBit(c+1289,"ysyx_041728 iCache vArrayWire_9_2_r", false,-1);
        tracep->declBit(c+1290,"ysyx_041728 iCache vArrayWire_8_2_r", false,-1);
        tracep->declBit(c+1291,"ysyx_041728 iCache vArrayWire_7_2_r", false,-1);
        tracep->declBit(c+1292,"ysyx_041728 iCache vArrayWire_6_2_r", false,-1);
        tracep->declBit(c+1293,"ysyx_041728 iCache vArrayWire_5_2_r", false,-1);
        tracep->declBit(c+1294,"ysyx_041728 iCache vArrayWire_4_2_r", false,-1);
        tracep->declBit(c+1295,"ysyx_041728 iCache vArrayWire_3_2_r", false,-1);
        tracep->declBit(c+1296,"ysyx_041728 iCache vArrayWire_2_2_r", false,-1);
        tracep->declBit(c+1297,"ysyx_041728 iCache vArrayWire_1_2_r", false,-1);
        tracep->declBit(c+1298,"ysyx_041728 iCache vArrayWire_0_2_r", false,-1);
        tracep->declBit(c+1299,"ysyx_041728 iCache vMuxOut_2", false,-1);
        tracep->declBus(c+1300,"ysyx_041728 iCache tagArrayWire_63_2_r", false,-1, 21,0);
        tracep->declBus(c+1301,"ysyx_041728 iCache tagArrayWire_62_2_r", false,-1, 21,0);
        tracep->declBus(c+1302,"ysyx_041728 iCache tagArrayWire_61_2_r", false,-1, 21,0);
        tracep->declBus(c+1303,"ysyx_041728 iCache tagArrayWire_60_2_r", false,-1, 21,0);
        tracep->declBus(c+1304,"ysyx_041728 iCache tagArrayWire_59_2_r", false,-1, 21,0);
        tracep->declBus(c+1305,"ysyx_041728 iCache tagArrayWire_58_2_r", false,-1, 21,0);
        tracep->declBus(c+1306,"ysyx_041728 iCache tagArrayWire_57_2_r", false,-1, 21,0);
        tracep->declBus(c+1307,"ysyx_041728 iCache tagArrayWire_56_2_r", false,-1, 21,0);
        tracep->declBus(c+1308,"ysyx_041728 iCache tagArrayWire_55_2_r", false,-1, 21,0);
        tracep->declBus(c+1309,"ysyx_041728 iCache tagArrayWire_54_2_r", false,-1, 21,0);
        tracep->declBus(c+1310,"ysyx_041728 iCache tagArrayWire_53_2_r", false,-1, 21,0);
        tracep->declBus(c+1311,"ysyx_041728 iCache tagArrayWire_52_2_r", false,-1, 21,0);
        tracep->declBus(c+1312,"ysyx_041728 iCache tagArrayWire_51_2_r", false,-1, 21,0);
        tracep->declBus(c+1313,"ysyx_041728 iCache tagArrayWire_50_2_r", false,-1, 21,0);
        tracep->declBus(c+1314,"ysyx_041728 iCache tagArrayWire_49_2_r", false,-1, 21,0);
        tracep->declBus(c+1315,"ysyx_041728 iCache tagArrayWire_48_2_r", false,-1, 21,0);
        tracep->declBus(c+1316,"ysyx_041728 iCache tagArrayWire_47_2_r", false,-1, 21,0);
        tracep->declBus(c+1317,"ysyx_041728 iCache tagArrayWire_46_2_r", false,-1, 21,0);
        tracep->declBus(c+1318,"ysyx_041728 iCache tagArrayWire_45_2_r", false,-1, 21,0);
        tracep->declBus(c+1319,"ysyx_041728 iCache tagArrayWire_44_2_r", false,-1, 21,0);
        tracep->declBus(c+1320,"ysyx_041728 iCache tagArrayWire_43_2_r", false,-1, 21,0);
        tracep->declBus(c+1321,"ysyx_041728 iCache tagArrayWire_42_2_r", false,-1, 21,0);
        tracep->declBus(c+1322,"ysyx_041728 iCache tagArrayWire_41_2_r", false,-1, 21,0);
        tracep->declBus(c+1323,"ysyx_041728 iCache tagArrayWire_40_2_r", false,-1, 21,0);
        tracep->declBus(c+1324,"ysyx_041728 iCache tagArrayWire_39_2_r", false,-1, 21,0);
        tracep->declBus(c+1325,"ysyx_041728 iCache tagArrayWire_38_2_r", false,-1, 21,0);
        tracep->declBus(c+1326,"ysyx_041728 iCache tagArrayWire_37_2_r", false,-1, 21,0);
        tracep->declBus(c+1327,"ysyx_041728 iCache tagArrayWire_36_2_r", false,-1, 21,0);
        tracep->declBus(c+1328,"ysyx_041728 iCache tagArrayWire_35_2_r", false,-1, 21,0);
        tracep->declBus(c+1329,"ysyx_041728 iCache tagArrayWire_34_2_r", false,-1, 21,0);
        tracep->declBus(c+1330,"ysyx_041728 iCache tagArrayWire_33_2_r", false,-1, 21,0);
        tracep->declBus(c+1331,"ysyx_041728 iCache tagArrayWire_32_2_r", false,-1, 21,0);
        tracep->declBus(c+1332,"ysyx_041728 iCache tagArrayWire_31_2_r", false,-1, 21,0);
        tracep->declBus(c+1333,"ysyx_041728 iCache tagArrayWire_30_2_r", false,-1, 21,0);
        tracep->declBus(c+1334,"ysyx_041728 iCache tagArrayWire_29_2_r", false,-1, 21,0);
        tracep->declBus(c+1335,"ysyx_041728 iCache tagArrayWire_28_2_r", false,-1, 21,0);
        tracep->declBus(c+1336,"ysyx_041728 iCache tagArrayWire_27_2_r", false,-1, 21,0);
        tracep->declBus(c+1337,"ysyx_041728 iCache tagArrayWire_26_2_r", false,-1, 21,0);
        tracep->declBus(c+1338,"ysyx_041728 iCache tagArrayWire_25_2_r", false,-1, 21,0);
        tracep->declBus(c+1339,"ysyx_041728 iCache tagArrayWire_24_2_r", false,-1, 21,0);
        tracep->declBus(c+1340,"ysyx_041728 iCache tagArrayWire_23_2_r", false,-1, 21,0);
        tracep->declBus(c+1341,"ysyx_041728 iCache tagArrayWire_22_2_r", false,-1, 21,0);
        tracep->declBus(c+1342,"ysyx_041728 iCache tagArrayWire_21_2_r", false,-1, 21,0);
        tracep->declBus(c+1343,"ysyx_041728 iCache tagArrayWire_20_2_r", false,-1, 21,0);
        tracep->declBus(c+1344,"ysyx_041728 iCache tagArrayWire_19_2_r", false,-1, 21,0);
        tracep->declBus(c+1345,"ysyx_041728 iCache tagArrayWire_18_2_r", false,-1, 21,0);
        tracep->declBus(c+1346,"ysyx_041728 iCache tagArrayWire_17_2_r", false,-1, 21,0);
        tracep->declBus(c+1347,"ysyx_041728 iCache tagArrayWire_16_2_r", false,-1, 21,0);
        tracep->declBus(c+1348,"ysyx_041728 iCache tagArrayWire_15_2_r", false,-1, 21,0);
        tracep->declBus(c+1349,"ysyx_041728 iCache tagArrayWire_14_2_r", false,-1, 21,0);
        tracep->declBus(c+1350,"ysyx_041728 iCache tagArrayWire_13_2_r", false,-1, 21,0);
        tracep->declBus(c+1351,"ysyx_041728 iCache tagArrayWire_12_2_r", false,-1, 21,0);
        tracep->declBus(c+1352,"ysyx_041728 iCache tagArrayWire_11_2_r", false,-1, 21,0);
        tracep->declBus(c+1353,"ysyx_041728 iCache tagArrayWire_10_2_r", false,-1, 21,0);
        tracep->declBus(c+1354,"ysyx_041728 iCache tagArrayWire_9_2_r", false,-1, 21,0);
        tracep->declBus(c+1355,"ysyx_041728 iCache tagArrayWire_8_2_r", false,-1, 21,0);
        tracep->declBus(c+1356,"ysyx_041728 iCache tagArrayWire_7_2_r", false,-1, 21,0);
        tracep->declBus(c+1357,"ysyx_041728 iCache tagArrayWire_6_2_r", false,-1, 21,0);
        tracep->declBus(c+1358,"ysyx_041728 iCache tagArrayWire_5_2_r", false,-1, 21,0);
        tracep->declBus(c+1359,"ysyx_041728 iCache tagArrayWire_4_2_r", false,-1, 21,0);
        tracep->declBus(c+1360,"ysyx_041728 iCache tagArrayWire_3_2_r", false,-1, 21,0);
        tracep->declBus(c+1361,"ysyx_041728 iCache tagArrayWire_2_2_r", false,-1, 21,0);
        tracep->declBus(c+1362,"ysyx_041728 iCache tagArrayWire_1_2_r", false,-1, 21,0);
        tracep->declBus(c+1363,"ysyx_041728 iCache tagArrayWire_0_2_r", false,-1, 21,0);
        tracep->declBus(c+1364,"ysyx_041728 iCache tagMuxOut_2", false,-1, 21,0);
        tracep->declBit(c+1365,"ysyx_041728 iCache hitArray_2", false,-1);
        tracep->declBit(c+1366,"ysyx_041728 iCache vArrayWire_63_3_r", false,-1);
        tracep->declBit(c+1367,"ysyx_041728 iCache vArrayWire_62_3_r", false,-1);
        tracep->declBit(c+1368,"ysyx_041728 iCache vArrayWire_61_3_r", false,-1);
        tracep->declBit(c+1369,"ysyx_041728 iCache vArrayWire_60_3_r", false,-1);
        tracep->declBit(c+1370,"ysyx_041728 iCache vArrayWire_59_3_r", false,-1);
        tracep->declBit(c+1371,"ysyx_041728 iCache vArrayWire_58_3_r", false,-1);
        tracep->declBit(c+1372,"ysyx_041728 iCache vArrayWire_57_3_r", false,-1);
        tracep->declBit(c+1373,"ysyx_041728 iCache vArrayWire_56_3_r", false,-1);
        tracep->declBit(c+1374,"ysyx_041728 iCache vArrayWire_55_3_r", false,-1);
        tracep->declBit(c+1375,"ysyx_041728 iCache vArrayWire_54_3_r", false,-1);
        tracep->declBit(c+1376,"ysyx_041728 iCache vArrayWire_53_3_r", false,-1);
        tracep->declBit(c+1377,"ysyx_041728 iCache vArrayWire_52_3_r", false,-1);
        tracep->declBit(c+1378,"ysyx_041728 iCache vArrayWire_51_3_r", false,-1);
        tracep->declBit(c+1379,"ysyx_041728 iCache vArrayWire_50_3_r", false,-1);
        tracep->declBit(c+1380,"ysyx_041728 iCache vArrayWire_49_3_r", false,-1);
        tracep->declBit(c+1381,"ysyx_041728 iCache vArrayWire_48_3_r", false,-1);
        tracep->declBit(c+1382,"ysyx_041728 iCache vArrayWire_47_3_r", false,-1);
        tracep->declBit(c+1383,"ysyx_041728 iCache vArrayWire_46_3_r", false,-1);
        tracep->declBit(c+1384,"ysyx_041728 iCache vArrayWire_45_3_r", false,-1);
        tracep->declBit(c+1385,"ysyx_041728 iCache vArrayWire_44_3_r", false,-1);
        tracep->declBit(c+1386,"ysyx_041728 iCache vArrayWire_43_3_r", false,-1);
        tracep->declBit(c+1387,"ysyx_041728 iCache vArrayWire_42_3_r", false,-1);
        tracep->declBit(c+1388,"ysyx_041728 iCache vArrayWire_41_3_r", false,-1);
        tracep->declBit(c+1389,"ysyx_041728 iCache vArrayWire_40_3_r", false,-1);
        tracep->declBit(c+1390,"ysyx_041728 iCache vArrayWire_39_3_r", false,-1);
        tracep->declBit(c+1391,"ysyx_041728 iCache vArrayWire_38_3_r", false,-1);
        tracep->declBit(c+1392,"ysyx_041728 iCache vArrayWire_37_3_r", false,-1);
        tracep->declBit(c+1393,"ysyx_041728 iCache vArrayWire_36_3_r", false,-1);
        tracep->declBit(c+1394,"ysyx_041728 iCache vArrayWire_35_3_r", false,-1);
        tracep->declBit(c+1395,"ysyx_041728 iCache vArrayWire_34_3_r", false,-1);
        tracep->declBit(c+1396,"ysyx_041728 iCache vArrayWire_33_3_r", false,-1);
        tracep->declBit(c+1397,"ysyx_041728 iCache vArrayWire_32_3_r", false,-1);
        tracep->declBit(c+1398,"ysyx_041728 iCache vArrayWire_31_3_r", false,-1);
        tracep->declBit(c+1399,"ysyx_041728 iCache vArrayWire_30_3_r", false,-1);
        tracep->declBit(c+1400,"ysyx_041728 iCache vArrayWire_29_3_r", false,-1);
        tracep->declBit(c+1401,"ysyx_041728 iCache vArrayWire_28_3_r", false,-1);
        tracep->declBit(c+1402,"ysyx_041728 iCache vArrayWire_27_3_r", false,-1);
        tracep->declBit(c+1403,"ysyx_041728 iCache vArrayWire_26_3_r", false,-1);
        tracep->declBit(c+1404,"ysyx_041728 iCache vArrayWire_25_3_r", false,-1);
        tracep->declBit(c+1405,"ysyx_041728 iCache vArrayWire_24_3_r", false,-1);
        tracep->declBit(c+1406,"ysyx_041728 iCache vArrayWire_23_3_r", false,-1);
        tracep->declBit(c+1407,"ysyx_041728 iCache vArrayWire_22_3_r", false,-1);
        tracep->declBit(c+1408,"ysyx_041728 iCache vArrayWire_21_3_r", false,-1);
        tracep->declBit(c+1409,"ysyx_041728 iCache vArrayWire_20_3_r", false,-1);
        tracep->declBit(c+1410,"ysyx_041728 iCache vArrayWire_19_3_r", false,-1);
        tracep->declBit(c+1411,"ysyx_041728 iCache vArrayWire_18_3_r", false,-1);
        tracep->declBit(c+1412,"ysyx_041728 iCache vArrayWire_17_3_r", false,-1);
        tracep->declBit(c+1413,"ysyx_041728 iCache vArrayWire_16_3_r", false,-1);
        tracep->declBit(c+1414,"ysyx_041728 iCache vArrayWire_15_3_r", false,-1);
        tracep->declBit(c+1415,"ysyx_041728 iCache vArrayWire_14_3_r", false,-1);
        tracep->declBit(c+1416,"ysyx_041728 iCache vArrayWire_13_3_r", false,-1);
        tracep->declBit(c+1417,"ysyx_041728 iCache vArrayWire_12_3_r", false,-1);
        tracep->declBit(c+1418,"ysyx_041728 iCache vArrayWire_11_3_r", false,-1);
        tracep->declBit(c+1419,"ysyx_041728 iCache vArrayWire_10_3_r", false,-1);
        tracep->declBit(c+1420,"ysyx_041728 iCache vArrayWire_9_3_r", false,-1);
        tracep->declBit(c+1421,"ysyx_041728 iCache vArrayWire_8_3_r", false,-1);
        tracep->declBit(c+1422,"ysyx_041728 iCache vArrayWire_7_3_r", false,-1);
        tracep->declBit(c+1423,"ysyx_041728 iCache vArrayWire_6_3_r", false,-1);
        tracep->declBit(c+1424,"ysyx_041728 iCache vArrayWire_5_3_r", false,-1);
        tracep->declBit(c+1425,"ysyx_041728 iCache vArrayWire_4_3_r", false,-1);
        tracep->declBit(c+1426,"ysyx_041728 iCache vArrayWire_3_3_r", false,-1);
        tracep->declBit(c+1427,"ysyx_041728 iCache vArrayWire_2_3_r", false,-1);
        tracep->declBit(c+1428,"ysyx_041728 iCache vArrayWire_1_3_r", false,-1);
        tracep->declBit(c+1429,"ysyx_041728 iCache vArrayWire_0_3_r", false,-1);
        tracep->declBit(c+1430,"ysyx_041728 iCache vMuxOut_3", false,-1);
        tracep->declBus(c+1431,"ysyx_041728 iCache tagArrayWire_63_3_r", false,-1, 21,0);
        tracep->declBus(c+1432,"ysyx_041728 iCache tagArrayWire_62_3_r", false,-1, 21,0);
        tracep->declBus(c+1433,"ysyx_041728 iCache tagArrayWire_61_3_r", false,-1, 21,0);
        tracep->declBus(c+1434,"ysyx_041728 iCache tagArrayWire_60_3_r", false,-1, 21,0);
        tracep->declBus(c+1435,"ysyx_041728 iCache tagArrayWire_59_3_r", false,-1, 21,0);
        tracep->declBus(c+1436,"ysyx_041728 iCache tagArrayWire_58_3_r", false,-1, 21,0);
        tracep->declBus(c+1437,"ysyx_041728 iCache tagArrayWire_57_3_r", false,-1, 21,0);
        tracep->declBus(c+1438,"ysyx_041728 iCache tagArrayWire_56_3_r", false,-1, 21,0);
        tracep->declBus(c+1439,"ysyx_041728 iCache tagArrayWire_55_3_r", false,-1, 21,0);
        tracep->declBus(c+1440,"ysyx_041728 iCache tagArrayWire_54_3_r", false,-1, 21,0);
        tracep->declBus(c+1441,"ysyx_041728 iCache tagArrayWire_53_3_r", false,-1, 21,0);
        tracep->declBus(c+1442,"ysyx_041728 iCache tagArrayWire_52_3_r", false,-1, 21,0);
        tracep->declBus(c+1443,"ysyx_041728 iCache tagArrayWire_51_3_r", false,-1, 21,0);
        tracep->declBus(c+1444,"ysyx_041728 iCache tagArrayWire_50_3_r", false,-1, 21,0);
        tracep->declBus(c+1445,"ysyx_041728 iCache tagArrayWire_49_3_r", false,-1, 21,0);
        tracep->declBus(c+1446,"ysyx_041728 iCache tagArrayWire_48_3_r", false,-1, 21,0);
        tracep->declBus(c+1447,"ysyx_041728 iCache tagArrayWire_47_3_r", false,-1, 21,0);
        tracep->declBus(c+1448,"ysyx_041728 iCache tagArrayWire_46_3_r", false,-1, 21,0);
        tracep->declBus(c+1449,"ysyx_041728 iCache tagArrayWire_45_3_r", false,-1, 21,0);
        tracep->declBus(c+1450,"ysyx_041728 iCache tagArrayWire_44_3_r", false,-1, 21,0);
        tracep->declBus(c+1451,"ysyx_041728 iCache tagArrayWire_43_3_r", false,-1, 21,0);
        tracep->declBus(c+1452,"ysyx_041728 iCache tagArrayWire_42_3_r", false,-1, 21,0);
        tracep->declBus(c+1453,"ysyx_041728 iCache tagArrayWire_41_3_r", false,-1, 21,0);
        tracep->declBus(c+1454,"ysyx_041728 iCache tagArrayWire_40_3_r", false,-1, 21,0);
        tracep->declBus(c+1455,"ysyx_041728 iCache tagArrayWire_39_3_r", false,-1, 21,0);
        tracep->declBus(c+1456,"ysyx_041728 iCache tagArrayWire_38_3_r", false,-1, 21,0);
        tracep->declBus(c+1457,"ysyx_041728 iCache tagArrayWire_37_3_r", false,-1, 21,0);
        tracep->declBus(c+1458,"ysyx_041728 iCache tagArrayWire_36_3_r", false,-1, 21,0);
        tracep->declBus(c+1459,"ysyx_041728 iCache tagArrayWire_35_3_r", false,-1, 21,0);
        tracep->declBus(c+1460,"ysyx_041728 iCache tagArrayWire_34_3_r", false,-1, 21,0);
        tracep->declBus(c+1461,"ysyx_041728 iCache tagArrayWire_33_3_r", false,-1, 21,0);
        tracep->declBus(c+1462,"ysyx_041728 iCache tagArrayWire_32_3_r", false,-1, 21,0);
        tracep->declBus(c+1463,"ysyx_041728 iCache tagArrayWire_31_3_r", false,-1, 21,0);
        tracep->declBus(c+1464,"ysyx_041728 iCache tagArrayWire_30_3_r", false,-1, 21,0);
        tracep->declBus(c+1465,"ysyx_041728 iCache tagArrayWire_29_3_r", false,-1, 21,0);
        tracep->declBus(c+1466,"ysyx_041728 iCache tagArrayWire_28_3_r", false,-1, 21,0);
        tracep->declBus(c+1467,"ysyx_041728 iCache tagArrayWire_27_3_r", false,-1, 21,0);
        tracep->declBus(c+1468,"ysyx_041728 iCache tagArrayWire_26_3_r", false,-1, 21,0);
        tracep->declBus(c+1469,"ysyx_041728 iCache tagArrayWire_25_3_r", false,-1, 21,0);
        tracep->declBus(c+1470,"ysyx_041728 iCache tagArrayWire_24_3_r", false,-1, 21,0);
        tracep->declBus(c+1471,"ysyx_041728 iCache tagArrayWire_23_3_r", false,-1, 21,0);
        tracep->declBus(c+1472,"ysyx_041728 iCache tagArrayWire_22_3_r", false,-1, 21,0);
        tracep->declBus(c+1473,"ysyx_041728 iCache tagArrayWire_21_3_r", false,-1, 21,0);
        tracep->declBus(c+1474,"ysyx_041728 iCache tagArrayWire_20_3_r", false,-1, 21,0);
        tracep->declBus(c+1475,"ysyx_041728 iCache tagArrayWire_19_3_r", false,-1, 21,0);
        tracep->declBus(c+1476,"ysyx_041728 iCache tagArrayWire_18_3_r", false,-1, 21,0);
        tracep->declBus(c+1477,"ysyx_041728 iCache tagArrayWire_17_3_r", false,-1, 21,0);
        tracep->declBus(c+1478,"ysyx_041728 iCache tagArrayWire_16_3_r", false,-1, 21,0);
        tracep->declBus(c+1479,"ysyx_041728 iCache tagArrayWire_15_3_r", false,-1, 21,0);
        tracep->declBus(c+1480,"ysyx_041728 iCache tagArrayWire_14_3_r", false,-1, 21,0);
        tracep->declBus(c+1481,"ysyx_041728 iCache tagArrayWire_13_3_r", false,-1, 21,0);
        tracep->declBus(c+1482,"ysyx_041728 iCache tagArrayWire_12_3_r", false,-1, 21,0);
        tracep->declBus(c+1483,"ysyx_041728 iCache tagArrayWire_11_3_r", false,-1, 21,0);
        tracep->declBus(c+1484,"ysyx_041728 iCache tagArrayWire_10_3_r", false,-1, 21,0);
        tracep->declBus(c+1485,"ysyx_041728 iCache tagArrayWire_9_3_r", false,-1, 21,0);
        tracep->declBus(c+1486,"ysyx_041728 iCache tagArrayWire_8_3_r", false,-1, 21,0);
        tracep->declBus(c+1487,"ysyx_041728 iCache tagArrayWire_7_3_r", false,-1, 21,0);
        tracep->declBus(c+1488,"ysyx_041728 iCache tagArrayWire_6_3_r", false,-1, 21,0);
        tracep->declBus(c+1489,"ysyx_041728 iCache tagArrayWire_5_3_r", false,-1, 21,0);
        tracep->declBus(c+1490,"ysyx_041728 iCache tagArrayWire_4_3_r", false,-1, 21,0);
        tracep->declBus(c+1491,"ysyx_041728 iCache tagArrayWire_3_3_r", false,-1, 21,0);
        tracep->declBus(c+1492,"ysyx_041728 iCache tagArrayWire_2_3_r", false,-1, 21,0);
        tracep->declBus(c+1493,"ysyx_041728 iCache tagArrayWire_1_3_r", false,-1, 21,0);
        tracep->declBus(c+1494,"ysyx_041728 iCache tagArrayWire_0_3_r", false,-1, 21,0);
        tracep->declBus(c+1495,"ysyx_041728 iCache tagMuxOut_3", false,-1, 21,0);
        tracep->declBit(c+1496,"ysyx_041728 iCache hitArray_3", false,-1);
        tracep->declBit(c+1497,"ysyx_041728 iCache hit", false,-1);
        tracep->declBit(c+107,"ysyx_041728 iCache IdleMux", false,-1);
        tracep->declBit(c+1498,"ysyx_041728 iCache isIdle", false,-1);
        tracep->declArray(c+1499,"ysyx_041728 iCache waysel", false,-1, 127,0);
        tracep->declBus(c+1503,"ysyx_041728 iCache selArrayWire_1_r", false,-1, 1,0);
        tracep->declBus(c+1504,"ysyx_041728 iCache selArrayWire_0_r", false,-1, 1,0);
        tracep->declBus(c+1505,"ysyx_041728 iCache selArrayWire_2_r", false,-1, 1,0);
        tracep->declBus(c+1506,"ysyx_041728 iCache selArrayWire_3_r", false,-1, 1,0);
        tracep->declBus(c+1507,"ysyx_041728 iCache selArrayWire_4_r", false,-1, 1,0);
        tracep->declBus(c+1508,"ysyx_041728 iCache selArrayWire_5_r", false,-1, 1,0);
        tracep->declBus(c+1509,"ysyx_041728 iCache selArrayWire_6_r", false,-1, 1,0);
        tracep->declBus(c+1510,"ysyx_041728 iCache selArrayWire_7_r", false,-1, 1,0);
        tracep->declBus(c+1511,"ysyx_041728 iCache selArrayWire_8_r", false,-1, 1,0);
        tracep->declBus(c+1512,"ysyx_041728 iCache selArrayWire_9_r", false,-1, 1,0);
        tracep->declBus(c+1513,"ysyx_041728 iCache selArrayWire_10_r", false,-1, 1,0);
        tracep->declBus(c+1514,"ysyx_041728 iCache selArrayWire_11_r", false,-1, 1,0);
        tracep->declBus(c+1515,"ysyx_041728 iCache selArrayWire_12_r", false,-1, 1,0);
        tracep->declBus(c+1516,"ysyx_041728 iCache selArrayWire_13_r", false,-1, 1,0);
        tracep->declBus(c+1517,"ysyx_041728 iCache selArrayWire_14_r", false,-1, 1,0);
        tracep->declBus(c+1518,"ysyx_041728 iCache selArrayWire_15_r", false,-1, 1,0);
        tracep->declBus(c+1519,"ysyx_041728 iCache selArrayWire_16_r", false,-1, 1,0);
        tracep->declBus(c+1520,"ysyx_041728 iCache selArrayWire_17_r", false,-1, 1,0);
        tracep->declBus(c+1521,"ysyx_041728 iCache selArrayWire_18_r", false,-1, 1,0);
        tracep->declBus(c+1522,"ysyx_041728 iCache selArrayWire_19_r", false,-1, 1,0);
        tracep->declBus(c+1523,"ysyx_041728 iCache selArrayWire_20_r", false,-1, 1,0);
        tracep->declBus(c+1524,"ysyx_041728 iCache selArrayWire_21_r", false,-1, 1,0);
        tracep->declBus(c+1525,"ysyx_041728 iCache selArrayWire_22_r", false,-1, 1,0);
        tracep->declBus(c+1526,"ysyx_041728 iCache selArrayWire_23_r", false,-1, 1,0);
        tracep->declBus(c+1527,"ysyx_041728 iCache selArrayWire_24_r", false,-1, 1,0);
        tracep->declBus(c+1528,"ysyx_041728 iCache selArrayWire_25_r", false,-1, 1,0);
        tracep->declBus(c+1529,"ysyx_041728 iCache selArrayWire_26_r", false,-1, 1,0);
        tracep->declBus(c+1530,"ysyx_041728 iCache selArrayWire_27_r", false,-1, 1,0);
        tracep->declBus(c+1531,"ysyx_041728 iCache selArrayWire_28_r", false,-1, 1,0);
        tracep->declBus(c+1532,"ysyx_041728 iCache selArrayWire_29_r", false,-1, 1,0);
        tracep->declBus(c+1533,"ysyx_041728 iCache selArrayWire_30_r", false,-1, 1,0);
        tracep->declBus(c+1534,"ysyx_041728 iCache selArrayWire_31_r", false,-1, 1,0);
        tracep->declBus(c+1535,"ysyx_041728 iCache selArrayWire_32_r", false,-1, 1,0);
        tracep->declBus(c+1536,"ysyx_041728 iCache selArrayWire_33_r", false,-1, 1,0);
        tracep->declBus(c+1537,"ysyx_041728 iCache selArrayWire_34_r", false,-1, 1,0);
        tracep->declBus(c+1538,"ysyx_041728 iCache selArrayWire_35_r", false,-1, 1,0);
        tracep->declBus(c+1539,"ysyx_041728 iCache selArrayWire_36_r", false,-1, 1,0);
        tracep->declBus(c+1540,"ysyx_041728 iCache selArrayWire_37_r", false,-1, 1,0);
        tracep->declBus(c+1541,"ysyx_041728 iCache selArrayWire_38_r", false,-1, 1,0);
        tracep->declBus(c+1542,"ysyx_041728 iCache selArrayWire_39_r", false,-1, 1,0);
        tracep->declBus(c+1543,"ysyx_041728 iCache selArrayWire_40_r", false,-1, 1,0);
        tracep->declBus(c+1544,"ysyx_041728 iCache selArrayWire_41_r", false,-1, 1,0);
        tracep->declBus(c+1545,"ysyx_041728 iCache selArrayWire_42_r", false,-1, 1,0);
        tracep->declBus(c+1546,"ysyx_041728 iCache selArrayWire_43_r", false,-1, 1,0);
        tracep->declBus(c+1547,"ysyx_041728 iCache selArrayWire_44_r", false,-1, 1,0);
        tracep->declBus(c+1548,"ysyx_041728 iCache selArrayWire_45_r", false,-1, 1,0);
        tracep->declBus(c+1549,"ysyx_041728 iCache selArrayWire_46_r", false,-1, 1,0);
        tracep->declBus(c+1550,"ysyx_041728 iCache selArrayWire_47_r", false,-1, 1,0);
        tracep->declBus(c+1551,"ysyx_041728 iCache selArrayWire_48_r", false,-1, 1,0);
        tracep->declBus(c+1552,"ysyx_041728 iCache selArrayWire_49_r", false,-1, 1,0);
        tracep->declBus(c+1553,"ysyx_041728 iCache selArrayWire_50_r", false,-1, 1,0);
        tracep->declBus(c+1554,"ysyx_041728 iCache selArrayWire_51_r", false,-1, 1,0);
        tracep->declBus(c+1555,"ysyx_041728 iCache selArrayWire_52_r", false,-1, 1,0);
        tracep->declBus(c+1556,"ysyx_041728 iCache selArrayWire_53_r", false,-1, 1,0);
        tracep->declBus(c+1557,"ysyx_041728 iCache selArrayWire_54_r", false,-1, 1,0);
        tracep->declBus(c+1558,"ysyx_041728 iCache selArrayWire_55_r", false,-1, 1,0);
        tracep->declBus(c+1559,"ysyx_041728 iCache selArrayWire_56_r", false,-1, 1,0);
        tracep->declBus(c+1560,"ysyx_041728 iCache selArrayWire_57_r", false,-1, 1,0);
        tracep->declBus(c+1561,"ysyx_041728 iCache selArrayWire_58_r", false,-1, 1,0);
        tracep->declBus(c+1562,"ysyx_041728 iCache selArrayWire_59_r", false,-1, 1,0);
        tracep->declBus(c+1563,"ysyx_041728 iCache selArrayWire_60_r", false,-1, 1,0);
        tracep->declBus(c+1564,"ysyx_041728 iCache selArrayWire_61_r", false,-1, 1,0);
        tracep->declBus(c+1565,"ysyx_041728 iCache selArrayWire_62_r", false,-1, 1,0);
        tracep->declBus(c+1566,"ysyx_041728 iCache selArrayWire_63_r", false,-1, 1,0);
        tracep->declBus(c+1567,"ysyx_041728 iCache sramSel", false,-1, 1,0);
        tracep->declBus(c+1568,"ysyx_041728 iCache io_cacheOut_ar_addr_o_hi", false,-1, 27,0);
        tracep->declBit(c+4248,"ysyx_041728 axiIIO clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 axiIIO reset", false,-1);
        tracep->declBit(c+4250,"ysyx_041728 axiIIO io_axiIO_awready", false,-1);
        tracep->declBit(c+158,"ysyx_041728 axiIIO io_axiIO_awvalid", false,-1);
        tracep->declBus(c+159,"ysyx_041728 axiIIO io_axiIO_awaddr", false,-1, 31,0);
        tracep->declBus(c+4307,"ysyx_041728 axiIIO io_axiIO_awsize", false,-1, 2,0);
        tracep->declBit(c+4257,"ysyx_041728 axiIIO io_axiIO_wready", false,-1);
        tracep->declBit(c+160,"ysyx_041728 axiIIO io_axiIO_wvalid", false,-1);
        tracep->declQuad(c+4308,"ysyx_041728 axiIIO io_axiIO_wdata", false,-1, 63,0);
        tracep->declBus(c+4310,"ysyx_041728 axiIIO io_axiIO_wstrb", false,-1, 7,0);
        tracep->declBit(c+160,"ysyx_041728 axiIIO io_axiIO_wlast", false,-1);
        tracep->declBit(c+161,"ysyx_041728 axiIIO io_axiIO_bready", false,-1);
        tracep->declBit(c+4264,"ysyx_041728 axiIIO io_axiIO_bvalid", false,-1);
        tracep->declBit(c+4267,"ysyx_041728 axiIIO io_axiIO_arready", false,-1);
        tracep->declBit(c+162,"ysyx_041728 axiIIO io_axiIO_arvalid", false,-1);
        tracep->declBus(c+163,"ysyx_041728 axiIIO io_axiIO_araddr", false,-1, 31,0);
        tracep->declBus(c+164,"ysyx_041728 axiIIO io_axiIO_arlen", false,-1, 7,0);
        tracep->declBus(c+165,"ysyx_041728 axiIIO io_axiIO_arsize", false,-1, 2,0);
        tracep->declBus(c+166,"ysyx_041728 axiIIO io_axiIO_arburst", false,-1, 1,0);
        tracep->declBit(c+167,"ysyx_041728 axiIIO io_axiIO_rready", false,-1);
        tracep->declBit(c+4275,"ysyx_041728 axiIIO io_axiIO_rvalid", false,-1);
        tracep->declQuad(c+4278,"ysyx_041728 axiIIO io_axiIO_rdata", false,-1, 63,0);
        tracep->declBit(c+4280,"ysyx_041728 axiIIO io_axiIO_rlast", false,-1);
        tracep->declBit(c+138,"ysyx_041728 axiIIO io_cache_ar_valid_o", false,-1);
        tracep->declBus(c+139,"ysyx_041728 axiIIO io_cache_ar_addr_o", false,-1, 31,0);
        tracep->declBus(c+140,"ysyx_041728 axiIIO io_cache_ar_len_o", false,-1, 7,0);
        tracep->declBit(c+4275,"ysyx_041728 axiIIO io_cache_r_valid_i", false,-1);
        tracep->declQuad(c+4278,"ysyx_041728 axiIIO io_cache_r_data_i", false,-1, 63,0);
        tracep->declBit(c+4280,"ysyx_041728 axiIIO io_cache_r_last_i", false,-1);
        tracep->declBit(c+4311,"ysyx_041728 axiIIO io_cache_w_valid_o", false,-1);
        tracep->declBit(c+4301,"ysyx_041728 axiIIO io_cache_w_ready_i", false,-1);
        tracep->declQuad(c+4308,"ysyx_041728 axiIIO io_cache_w_data_o", false,-1, 63,0);
        tracep->declBus(c+126,"ysyx_041728 axiIIO io_cache_w_addr_o", false,-1, 31,0);
        tracep->declBus(c+4310,"ysyx_041728 axiIIO io_cache_w_mask_o", false,-1, 7,0);
        tracep->declBus(c+4312,"ysyx_041728 axiIIO io_cache_wsize", false,-1, 1,0);
        tracep->declBus(c+1569,"ysyx_041728 axiIIO rd_state", false,-1, 1,0);
        tracep->declBus(c+1570,"ysyx_041728 axiIIO r_idle_st", false,-1, 1,0);
        tracep->declBit(c+162,"ysyx_041728 axiIIO isReq", false,-1);
        tracep->declBit(c+1571,"ysyx_041728 axiIIO isData", false,-1);
        tracep->declBus(c+58,"ysyx_041728 axiIIO valid_c", false,-1, 1,0);
        tracep->declBus(c+1572,"ysyx_041728 axiIIO w_state", false,-1, 1,0);
        tracep->declBus(c+4313,"ysyx_041728 axiIIO w_idle_st", false,-1, 1,0);
        tracep->declBus(c+59,"ysyx_041728 axiIIO w_req_st", false,-1, 1,0);
        tracep->declBit(c+158,"ysyx_041728 axiIIO isWReq", false,-1);
        tracep->declBit(c+1573,"ysyx_041728 axiIIO isWData", false,-1);
        tracep->declBit(c+161,"ysyx_041728 axiIIO isWB", false,-1);
        tracep->declBit(c+3,"ysyx_041728 dArbIns io_arbIn_valid", false,-1);
        tracep->declBit(c+93,"ysyx_041728 dArbIns io_arbIn_ready", false,-1);
        tracep->declQuad(c+127,"ysyx_041728 dArbIns io_arbIn_data_read", false,-1, 63,0);
        tracep->declQuad(c+129,"ysyx_041728 dArbIns io_arbIn_data_write", false,-1, 63,0);
        tracep->declBit(c+131,"ysyx_041728 dArbIns io_arbIn_wen", false,-1);
        tracep->declBus(c+132,"ysyx_041728 dArbIns io_arbIn_addr", false,-1, 31,0);
        tracep->declBus(c+133,"ysyx_041728 dArbIns io_arbIn_rsize", false,-1, 1,0);
        tracep->declBus(c+134,"ysyx_041728 dArbIns io_arbIn_mask", false,-1, 7,0);
        tracep->declBit(c+12,"ysyx_041728 dArbIns io_arbMMIO_valid", false,-1);
        tracep->declBit(c+168,"ysyx_041728 dArbIns io_arbMMIO_ready", false,-1);
        tracep->declQuad(c+169,"ysyx_041728 dArbIns io_arbMMIO_data_read", false,-1, 63,0);
        tracep->declQuad(c+129,"ysyx_041728 dArbIns io_arbMMIO_data_write", false,-1, 63,0);
        tracep->declBit(c+131,"ysyx_041728 dArbIns io_arbMMIO_wen", false,-1);
        tracep->declBus(c+132,"ysyx_041728 dArbIns io_arbMMIO_addr", false,-1, 31,0);
        tracep->declBus(c+133,"ysyx_041728 dArbIns io_arbMMIO_rsize", false,-1, 1,0);
        tracep->declBus(c+134,"ysyx_041728 dArbIns io_arbMMIO_mask", false,-1, 7,0);
        tracep->declBit(c+95,"ysyx_041728 dArbIns io_arbClint_valid", false,-1);
        tracep->declQuad(c+171,"ysyx_041728 dArbIns io_arbClint_data_read", false,-1, 63,0);
        tracep->declQuad(c+129,"ysyx_041728 dArbIns io_arbClint_data_write", false,-1, 63,0);
        tracep->declBit(c+131,"ysyx_041728 dArbIns io_arbClint_wen", false,-1);
        tracep->declBus(c+132,"ysyx_041728 dArbIns io_arbClint_addr", false,-1, 31,0);
        tracep->declBit(c+13,"ysyx_041728 dArbIns io_arbDCache_valid", false,-1);
        tracep->declBit(c+96,"ysyx_041728 dArbIns io_arbDCache_ready", false,-1);
        tracep->declQuad(c+173,"ysyx_041728 dArbIns io_arbDCache_data_read", false,-1, 63,0);
        tracep->declQuad(c+129,"ysyx_041728 dArbIns io_arbDCache_data_write", false,-1, 63,0);
        tracep->declBit(c+131,"ysyx_041728 dArbIns io_arbDCache_wen", false,-1);
        tracep->declBus(c+132,"ysyx_041728 dArbIns io_arbDCache_addr", false,-1, 31,0);
        tracep->declBus(c+133,"ysyx_041728 dArbIns io_arbDCache_rsize", false,-1, 1,0);
        tracep->declBus(c+134,"ysyx_041728 dArbIns io_arbDCache_mask", false,-1, 7,0);
        tracep->declBit(c+1574,"ysyx_041728 dArbIns clinitV", false,-1);
        tracep->declBit(c+1575,"ysyx_041728 dArbIns dCacheV", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 mmioDCache clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 mmioDCache reset", false,-1);
        tracep->declBit(c+137,"ysyx_041728 mmioDCache io_block", false,-1);
        tracep->declBit(c+12,"ysyx_041728 mmioDCache io_mmioIn_valid", false,-1);
        tracep->declBit(c+168,"ysyx_041728 mmioDCache io_mmioIn_ready", false,-1);
        tracep->declQuad(c+169,"ysyx_041728 mmioDCache io_mmioIn_data_read", false,-1, 63,0);
        tracep->declQuad(c+129,"ysyx_041728 mmioDCache io_mmioIn_data_write", false,-1, 63,0);
        tracep->declBit(c+131,"ysyx_041728 mmioDCache io_mmioIn_wen", false,-1);
        tracep->declBus(c+132,"ysyx_041728 mmioDCache io_mmioIn_addr", false,-1, 31,0);
        tracep->declBus(c+133,"ysyx_041728 mmioDCache io_mmioIn_rsize", false,-1, 1,0);
        tracep->declBus(c+134,"ysyx_041728 mmioDCache io_mmioIn_mask", false,-1, 7,0);
        tracep->declBit(c+97,"ysyx_041728 mmioDCache io_mmioOut_valid", false,-1);
        tracep->declBit(c+4282,"ysyx_041728 mmioDCache io_mmioOut_ready", false,-1);
        tracep->declQuad(c+4283,"ysyx_041728 mmioDCache io_mmioOut_data_read", false,-1, 63,0);
        tracep->declQuad(c+129,"ysyx_041728 mmioDCache io_mmioOut_data_write", false,-1, 63,0);
        tracep->declBit(c+131,"ysyx_041728 mmioDCache io_mmioOut_wen", false,-1);
        tracep->declBus(c+132,"ysyx_041728 mmioDCache io_mmioOut_addr", false,-1, 31,0);
        tracep->declBus(c+133,"ysyx_041728 mmioDCache io_mmioOut_rsize", false,-1, 1,0);
        tracep->declBus(c+134,"ysyx_041728 mmioDCache io_mmioOut_mask", false,-1, 7,0);
        tracep->declBus(c+60,"ysyx_041728 mmioDCache idleMux", false,-1, 1,0);
        tracep->declBus(c+1576,"ysyx_041728 mmioDCache state", false,-1, 1,0);
        tracep->declBit(c+1577,"ysyx_041728 mmioDCache isIdle", false,-1);
        tracep->declQuad(c+169,"ysyx_041728 mmioDCache io_mmioIn_data_read_r", false,-1, 63,0);
        tracep->declBit(c+4248,"ysyx_041728 dCache clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 dCache reset", false,-1);
        tracep->declBit(c+175,"ysyx_041728 dCache io_cacheOut_ar_valid_o", false,-1);
        tracep->declBus(c+176,"ysyx_041728 dCache io_cacheOut_ar_addr_o", false,-1, 31,0);
        tracep->declBus(c+177,"ysyx_041728 dCache io_cacheOut_ar_len_o", false,-1, 7,0);
        tracep->declBit(c+4275,"ysyx_041728 dCache io_cacheOut_r_valid_i", false,-1);
        tracep->declQuad(c+4278,"ysyx_041728 dCache io_cacheOut_r_data_i", false,-1, 63,0);
        tracep->declBit(c+4280,"ysyx_041728 dCache io_cacheOut_r_last_i", false,-1);
        tracep->declBit(c+98,"ysyx_041728 dCache io_cacheOut_w_valid_o", false,-1);
        tracep->declBit(c+14,"ysyx_041728 dCache io_cacheOut_w_ready_i", false,-1);
        tracep->declQuad(c+129,"ysyx_041728 dCache io_cacheOut_w_data_o", false,-1, 63,0);
        tracep->declBus(c+132,"ysyx_041728 dCache io_cacheOut_w_addr_o", false,-1, 31,0);
        tracep->declBus(c+134,"ysyx_041728 dCache io_cacheOut_w_mask_o", false,-1, 7,0);
        tracep->declBus(c+133,"ysyx_041728 dCache io_cacheOut_wsize", false,-1, 1,0);
        tracep->declBit(c+13,"ysyx_041728 dCache io_cacheIn_valid", false,-1);
        tracep->declBit(c+96,"ysyx_041728 dCache io_cacheIn_ready", false,-1);
        tracep->declQuad(c+173,"ysyx_041728 dCache io_cacheIn_data_read", false,-1, 63,0);
        tracep->declQuad(c+129,"ysyx_041728 dCache io_cacheIn_data_write", false,-1, 63,0);
        tracep->declBit(c+131,"ysyx_041728 dCache io_cacheIn_wen", false,-1);
        tracep->declBus(c+132,"ysyx_041728 dCache io_cacheIn_addr", false,-1, 31,0);
        tracep->declBus(c+133,"ysyx_041728 dCache io_cacheIn_rsize", false,-1, 1,0);
        tracep->declBus(c+134,"ysyx_041728 dCache io_cacheIn_mask", false,-1, 7,0);
        tracep->declBit(c+15,"ysyx_041728 dCache io_SRAMIO_0_cen", false,-1);
        tracep->declBit(c+16,"ysyx_041728 dCache io_SRAMIO_0_wen", false,-1);
        tracep->declArray(c+99,"ysyx_041728 dCache io_SRAMIO_0_wdata", false,-1, 127,0);
        tracep->declBus(c+178,"ysyx_041728 dCache io_SRAMIO_0_addr", false,-1, 5,0);
        tracep->declArray(c+17,"ysyx_041728 dCache io_SRAMIO_0_wmask", false,-1, 127,0);
        tracep->declArray(c+179,"ysyx_041728 dCache io_SRAMIO_0_rdata", false,-1, 127,0);
        tracep->declBit(c+21,"ysyx_041728 dCache io_SRAMIO_1_cen", false,-1);
        tracep->declBit(c+22,"ysyx_041728 dCache io_SRAMIO_1_wen", false,-1);
        tracep->declArray(c+99,"ysyx_041728 dCache io_SRAMIO_1_wdata", false,-1, 127,0);
        tracep->declBus(c+178,"ysyx_041728 dCache io_SRAMIO_1_addr", false,-1, 5,0);
        tracep->declArray(c+23,"ysyx_041728 dCache io_SRAMIO_1_wmask", false,-1, 127,0);
        tracep->declArray(c+183,"ysyx_041728 dCache io_SRAMIO_1_rdata", false,-1, 127,0);
        tracep->declBit(c+27,"ysyx_041728 dCache io_SRAMIO_2_cen", false,-1);
        tracep->declBit(c+28,"ysyx_041728 dCache io_SRAMIO_2_wen", false,-1);
        tracep->declArray(c+99,"ysyx_041728 dCache io_SRAMIO_2_wdata", false,-1, 127,0);
        tracep->declBus(c+178,"ysyx_041728 dCache io_SRAMIO_2_addr", false,-1, 5,0);
        tracep->declArray(c+29,"ysyx_041728 dCache io_SRAMIO_2_wmask", false,-1, 127,0);
        tracep->declArray(c+187,"ysyx_041728 dCache io_SRAMIO_2_rdata", false,-1, 127,0);
        tracep->declBit(c+33,"ysyx_041728 dCache io_SRAMIO_3_cen", false,-1);
        tracep->declBit(c+34,"ysyx_041728 dCache io_SRAMIO_3_wen", false,-1);
        tracep->declArray(c+99,"ysyx_041728 dCache io_SRAMIO_3_wdata", false,-1, 127,0);
        tracep->declBus(c+178,"ysyx_041728 dCache io_SRAMIO_3_addr", false,-1, 5,0);
        tracep->declArray(c+35,"ysyx_041728 dCache io_SRAMIO_3_wmask", false,-1, 127,0);
        tracep->declArray(c+191,"ysyx_041728 dCache io_SRAMIO_3_rdata", false,-1, 127,0);
        tracep->declBit(c+137,"ysyx_041728 dCache io_block", false,-1);
        tracep->declBus(c+1578,"ysyx_041728 dCache offset", false,-1, 3,0);
        tracep->declBus(c+178,"ysyx_041728 dCache index", false,-1, 5,0);
        tracep->declBus(c+1579,"ysyx_041728 dCache tag", false,-1, 21,0);
        tracep->declBus(c+1580,"ysyx_041728 dCache cacheState", false,-1, 1,0);
        tracep->declBit(c+1581,"ysyx_041728 dCache vArrayWire_63_0_r", false,-1);
        tracep->declBit(c+1582,"ysyx_041728 dCache vArrayWire_62_0_r", false,-1);
        tracep->declBit(c+1583,"ysyx_041728 dCache vArrayWire_61_0_r", false,-1);
        tracep->declBit(c+1584,"ysyx_041728 dCache vArrayWire_60_0_r", false,-1);
        tracep->declBit(c+1585,"ysyx_041728 dCache vArrayWire_59_0_r", false,-1);
        tracep->declBit(c+1586,"ysyx_041728 dCache vArrayWire_58_0_r", false,-1);
        tracep->declBit(c+1587,"ysyx_041728 dCache vArrayWire_57_0_r", false,-1);
        tracep->declBit(c+1588,"ysyx_041728 dCache vArrayWire_56_0_r", false,-1);
        tracep->declBit(c+1589,"ysyx_041728 dCache vArrayWire_55_0_r", false,-1);
        tracep->declBit(c+1590,"ysyx_041728 dCache vArrayWire_54_0_r", false,-1);
        tracep->declBit(c+1591,"ysyx_041728 dCache vArrayWire_53_0_r", false,-1);
        tracep->declBit(c+1592,"ysyx_041728 dCache vArrayWire_52_0_r", false,-1);
        tracep->declBit(c+1593,"ysyx_041728 dCache vArrayWire_51_0_r", false,-1);
        tracep->declBit(c+1594,"ysyx_041728 dCache vArrayWire_50_0_r", false,-1);
        tracep->declBit(c+1595,"ysyx_041728 dCache vArrayWire_49_0_r", false,-1);
        tracep->declBit(c+1596,"ysyx_041728 dCache vArrayWire_48_0_r", false,-1);
        tracep->declBit(c+1597,"ysyx_041728 dCache vArrayWire_47_0_r", false,-1);
        tracep->declBit(c+1598,"ysyx_041728 dCache vArrayWire_46_0_r", false,-1);
        tracep->declBit(c+1599,"ysyx_041728 dCache vArrayWire_45_0_r", false,-1);
        tracep->declBit(c+1600,"ysyx_041728 dCache vArrayWire_44_0_r", false,-1);
        tracep->declBit(c+1601,"ysyx_041728 dCache vArrayWire_43_0_r", false,-1);
        tracep->declBit(c+1602,"ysyx_041728 dCache vArrayWire_42_0_r", false,-1);
        tracep->declBit(c+1603,"ysyx_041728 dCache vArrayWire_41_0_r", false,-1);
        tracep->declBit(c+1604,"ysyx_041728 dCache vArrayWire_40_0_r", false,-1);
        tracep->declBit(c+1605,"ysyx_041728 dCache vArrayWire_39_0_r", false,-1);
        tracep->declBit(c+1606,"ysyx_041728 dCache vArrayWire_38_0_r", false,-1);
        tracep->declBit(c+1607,"ysyx_041728 dCache vArrayWire_37_0_r", false,-1);
        tracep->declBit(c+1608,"ysyx_041728 dCache vArrayWire_36_0_r", false,-1);
        tracep->declBit(c+1609,"ysyx_041728 dCache vArrayWire_35_0_r", false,-1);
        tracep->declBit(c+1610,"ysyx_041728 dCache vArrayWire_34_0_r", false,-1);
        tracep->declBit(c+1611,"ysyx_041728 dCache vArrayWire_33_0_r", false,-1);
        tracep->declBit(c+1612,"ysyx_041728 dCache vArrayWire_32_0_r", false,-1);
        tracep->declBit(c+1613,"ysyx_041728 dCache vArrayWire_31_0_r", false,-1);
        tracep->declBit(c+1614,"ysyx_041728 dCache vArrayWire_30_0_r", false,-1);
        tracep->declBit(c+1615,"ysyx_041728 dCache vArrayWire_29_0_r", false,-1);
        tracep->declBit(c+1616,"ysyx_041728 dCache vArrayWire_28_0_r", false,-1);
        tracep->declBit(c+1617,"ysyx_041728 dCache vArrayWire_27_0_r", false,-1);
        tracep->declBit(c+1618,"ysyx_041728 dCache vArrayWire_26_0_r", false,-1);
        tracep->declBit(c+1619,"ysyx_041728 dCache vArrayWire_25_0_r", false,-1);
        tracep->declBit(c+1620,"ysyx_041728 dCache vArrayWire_24_0_r", false,-1);
        tracep->declBit(c+1621,"ysyx_041728 dCache vArrayWire_23_0_r", false,-1);
        tracep->declBit(c+1622,"ysyx_041728 dCache vArrayWire_22_0_r", false,-1);
        tracep->declBit(c+1623,"ysyx_041728 dCache vArrayWire_21_0_r", false,-1);
        tracep->declBit(c+1624,"ysyx_041728 dCache vArrayWire_20_0_r", false,-1);
        tracep->declBit(c+1625,"ysyx_041728 dCache vArrayWire_19_0_r", false,-1);
        tracep->declBit(c+1626,"ysyx_041728 dCache vArrayWire_18_0_r", false,-1);
        tracep->declBit(c+1627,"ysyx_041728 dCache vArrayWire_17_0_r", false,-1);
        tracep->declBit(c+1628,"ysyx_041728 dCache vArrayWire_16_0_r", false,-1);
        tracep->declBit(c+1629,"ysyx_041728 dCache vArrayWire_15_0_r", false,-1);
        tracep->declBit(c+1630,"ysyx_041728 dCache vArrayWire_14_0_r", false,-1);
        tracep->declBit(c+1631,"ysyx_041728 dCache vArrayWire_13_0_r", false,-1);
        tracep->declBit(c+1632,"ysyx_041728 dCache vArrayWire_12_0_r", false,-1);
        tracep->declBit(c+1633,"ysyx_041728 dCache vArrayWire_11_0_r", false,-1);
        tracep->declBit(c+1634,"ysyx_041728 dCache vArrayWire_10_0_r", false,-1);
        tracep->declBit(c+1635,"ysyx_041728 dCache vArrayWire_9_0_r", false,-1);
        tracep->declBit(c+1636,"ysyx_041728 dCache vArrayWire_8_0_r", false,-1);
        tracep->declBit(c+1637,"ysyx_041728 dCache vArrayWire_7_0_r", false,-1);
        tracep->declBit(c+1638,"ysyx_041728 dCache vArrayWire_6_0_r", false,-1);
        tracep->declBit(c+1639,"ysyx_041728 dCache vArrayWire_5_0_r", false,-1);
        tracep->declBit(c+1640,"ysyx_041728 dCache vArrayWire_4_0_r", false,-1);
        tracep->declBit(c+1641,"ysyx_041728 dCache vArrayWire_3_0_r", false,-1);
        tracep->declBit(c+1642,"ysyx_041728 dCache vArrayWire_2_0_r", false,-1);
        tracep->declBit(c+1643,"ysyx_041728 dCache vArrayWire_1_0_r", false,-1);
        tracep->declBit(c+1644,"ysyx_041728 dCache vArrayWire_0_0_r", false,-1);
        tracep->declBit(c+1645,"ysyx_041728 dCache vMuxOut_0", false,-1);
        tracep->declBus(c+1646,"ysyx_041728 dCache tagArrayWire_63_0_r", false,-1, 21,0);
        tracep->declBus(c+1647,"ysyx_041728 dCache tagArrayWire_62_0_r", false,-1, 21,0);
        tracep->declBus(c+1648,"ysyx_041728 dCache tagArrayWire_61_0_r", false,-1, 21,0);
        tracep->declBus(c+1649,"ysyx_041728 dCache tagArrayWire_60_0_r", false,-1, 21,0);
        tracep->declBus(c+1650,"ysyx_041728 dCache tagArrayWire_59_0_r", false,-1, 21,0);
        tracep->declBus(c+1651,"ysyx_041728 dCache tagArrayWire_58_0_r", false,-1, 21,0);
        tracep->declBus(c+1652,"ysyx_041728 dCache tagArrayWire_57_0_r", false,-1, 21,0);
        tracep->declBus(c+1653,"ysyx_041728 dCache tagArrayWire_56_0_r", false,-1, 21,0);
        tracep->declBus(c+1654,"ysyx_041728 dCache tagArrayWire_55_0_r", false,-1, 21,0);
        tracep->declBus(c+1655,"ysyx_041728 dCache tagArrayWire_54_0_r", false,-1, 21,0);
        tracep->declBus(c+1656,"ysyx_041728 dCache tagArrayWire_53_0_r", false,-1, 21,0);
        tracep->declBus(c+1657,"ysyx_041728 dCache tagArrayWire_52_0_r", false,-1, 21,0);
        tracep->declBus(c+1658,"ysyx_041728 dCache tagArrayWire_51_0_r", false,-1, 21,0);
        tracep->declBus(c+1659,"ysyx_041728 dCache tagArrayWire_50_0_r", false,-1, 21,0);
        tracep->declBus(c+1660,"ysyx_041728 dCache tagArrayWire_49_0_r", false,-1, 21,0);
        tracep->declBus(c+1661,"ysyx_041728 dCache tagArrayWire_48_0_r", false,-1, 21,0);
        tracep->declBus(c+1662,"ysyx_041728 dCache tagArrayWire_47_0_r", false,-1, 21,0);
        tracep->declBus(c+1663,"ysyx_041728 dCache tagArrayWire_46_0_r", false,-1, 21,0);
        tracep->declBus(c+1664,"ysyx_041728 dCache tagArrayWire_45_0_r", false,-1, 21,0);
        tracep->declBus(c+1665,"ysyx_041728 dCache tagArrayWire_44_0_r", false,-1, 21,0);
        tracep->declBus(c+1666,"ysyx_041728 dCache tagArrayWire_43_0_r", false,-1, 21,0);
        tracep->declBus(c+1667,"ysyx_041728 dCache tagArrayWire_42_0_r", false,-1, 21,0);
        tracep->declBus(c+1668,"ysyx_041728 dCache tagArrayWire_41_0_r", false,-1, 21,0);
        tracep->declBus(c+1669,"ysyx_041728 dCache tagArrayWire_40_0_r", false,-1, 21,0);
        tracep->declBus(c+1670,"ysyx_041728 dCache tagArrayWire_39_0_r", false,-1, 21,0);
        tracep->declBus(c+1671,"ysyx_041728 dCache tagArrayWire_38_0_r", false,-1, 21,0);
        tracep->declBus(c+1672,"ysyx_041728 dCache tagArrayWire_37_0_r", false,-1, 21,0);
        tracep->declBus(c+1673,"ysyx_041728 dCache tagArrayWire_36_0_r", false,-1, 21,0);
        tracep->declBus(c+1674,"ysyx_041728 dCache tagArrayWire_35_0_r", false,-1, 21,0);
        tracep->declBus(c+1675,"ysyx_041728 dCache tagArrayWire_34_0_r", false,-1, 21,0);
        tracep->declBus(c+1676,"ysyx_041728 dCache tagArrayWire_33_0_r", false,-1, 21,0);
        tracep->declBus(c+1677,"ysyx_041728 dCache tagArrayWire_32_0_r", false,-1, 21,0);
        tracep->declBus(c+1678,"ysyx_041728 dCache tagArrayWire_31_0_r", false,-1, 21,0);
        tracep->declBus(c+1679,"ysyx_041728 dCache tagArrayWire_30_0_r", false,-1, 21,0);
        tracep->declBus(c+1680,"ysyx_041728 dCache tagArrayWire_29_0_r", false,-1, 21,0);
        tracep->declBus(c+1681,"ysyx_041728 dCache tagArrayWire_28_0_r", false,-1, 21,0);
        tracep->declBus(c+1682,"ysyx_041728 dCache tagArrayWire_27_0_r", false,-1, 21,0);
        tracep->declBus(c+1683,"ysyx_041728 dCache tagArrayWire_26_0_r", false,-1, 21,0);
        tracep->declBus(c+1684,"ysyx_041728 dCache tagArrayWire_25_0_r", false,-1, 21,0);
        tracep->declBus(c+1685,"ysyx_041728 dCache tagArrayWire_24_0_r", false,-1, 21,0);
        tracep->declBus(c+1686,"ysyx_041728 dCache tagArrayWire_23_0_r", false,-1, 21,0);
        tracep->declBus(c+1687,"ysyx_041728 dCache tagArrayWire_22_0_r", false,-1, 21,0);
        tracep->declBus(c+1688,"ysyx_041728 dCache tagArrayWire_21_0_r", false,-1, 21,0);
        tracep->declBus(c+1689,"ysyx_041728 dCache tagArrayWire_20_0_r", false,-1, 21,0);
        tracep->declBus(c+1690,"ysyx_041728 dCache tagArrayWire_19_0_r", false,-1, 21,0);
        tracep->declBus(c+1691,"ysyx_041728 dCache tagArrayWire_18_0_r", false,-1, 21,0);
        tracep->declBus(c+1692,"ysyx_041728 dCache tagArrayWire_17_0_r", false,-1, 21,0);
        tracep->declBus(c+1693,"ysyx_041728 dCache tagArrayWire_16_0_r", false,-1, 21,0);
        tracep->declBus(c+1694,"ysyx_041728 dCache tagArrayWire_15_0_r", false,-1, 21,0);
        tracep->declBus(c+1695,"ysyx_041728 dCache tagArrayWire_14_0_r", false,-1, 21,0);
        tracep->declBus(c+1696,"ysyx_041728 dCache tagArrayWire_13_0_r", false,-1, 21,0);
        tracep->declBus(c+1697,"ysyx_041728 dCache tagArrayWire_12_0_r", false,-1, 21,0);
        tracep->declBus(c+1698,"ysyx_041728 dCache tagArrayWire_11_0_r", false,-1, 21,0);
        tracep->declBus(c+1699,"ysyx_041728 dCache tagArrayWire_10_0_r", false,-1, 21,0);
        tracep->declBus(c+1700,"ysyx_041728 dCache tagArrayWire_9_0_r", false,-1, 21,0);
        tracep->declBus(c+1701,"ysyx_041728 dCache tagArrayWire_8_0_r", false,-1, 21,0);
        tracep->declBus(c+1702,"ysyx_041728 dCache tagArrayWire_7_0_r", false,-1, 21,0);
        tracep->declBus(c+1703,"ysyx_041728 dCache tagArrayWire_6_0_r", false,-1, 21,0);
        tracep->declBus(c+1704,"ysyx_041728 dCache tagArrayWire_5_0_r", false,-1, 21,0);
        tracep->declBus(c+1705,"ysyx_041728 dCache tagArrayWire_4_0_r", false,-1, 21,0);
        tracep->declBus(c+1706,"ysyx_041728 dCache tagArrayWire_3_0_r", false,-1, 21,0);
        tracep->declBus(c+1707,"ysyx_041728 dCache tagArrayWire_2_0_r", false,-1, 21,0);
        tracep->declBus(c+1708,"ysyx_041728 dCache tagArrayWire_1_0_r", false,-1, 21,0);
        tracep->declBus(c+1709,"ysyx_041728 dCache tagArrayWire_0_0_r", false,-1, 21,0);
        tracep->declBus(c+1710,"ysyx_041728 dCache tagMuxOut_0", false,-1, 21,0);
        tracep->declBit(c+1711,"ysyx_041728 dCache hitArray_0", false,-1);
        tracep->declBit(c+1712,"ysyx_041728 dCache vArrayWire_63_1_r", false,-1);
        tracep->declBit(c+1713,"ysyx_041728 dCache vArrayWire_62_1_r", false,-1);
        tracep->declBit(c+1714,"ysyx_041728 dCache vArrayWire_61_1_r", false,-1);
        tracep->declBit(c+1715,"ysyx_041728 dCache vArrayWire_60_1_r", false,-1);
        tracep->declBit(c+1716,"ysyx_041728 dCache vArrayWire_59_1_r", false,-1);
        tracep->declBit(c+1717,"ysyx_041728 dCache vArrayWire_58_1_r", false,-1);
        tracep->declBit(c+1718,"ysyx_041728 dCache vArrayWire_57_1_r", false,-1);
        tracep->declBit(c+1719,"ysyx_041728 dCache vArrayWire_56_1_r", false,-1);
        tracep->declBit(c+1720,"ysyx_041728 dCache vArrayWire_55_1_r", false,-1);
        tracep->declBit(c+1721,"ysyx_041728 dCache vArrayWire_54_1_r", false,-1);
        tracep->declBit(c+1722,"ysyx_041728 dCache vArrayWire_53_1_r", false,-1);
        tracep->declBit(c+1723,"ysyx_041728 dCache vArrayWire_52_1_r", false,-1);
        tracep->declBit(c+1724,"ysyx_041728 dCache vArrayWire_51_1_r", false,-1);
        tracep->declBit(c+1725,"ysyx_041728 dCache vArrayWire_50_1_r", false,-1);
        tracep->declBit(c+1726,"ysyx_041728 dCache vArrayWire_49_1_r", false,-1);
        tracep->declBit(c+1727,"ysyx_041728 dCache vArrayWire_48_1_r", false,-1);
        tracep->declBit(c+1728,"ysyx_041728 dCache vArrayWire_47_1_r", false,-1);
        tracep->declBit(c+1729,"ysyx_041728 dCache vArrayWire_46_1_r", false,-1);
        tracep->declBit(c+1730,"ysyx_041728 dCache vArrayWire_45_1_r", false,-1);
        tracep->declBit(c+1731,"ysyx_041728 dCache vArrayWire_44_1_r", false,-1);
        tracep->declBit(c+1732,"ysyx_041728 dCache vArrayWire_43_1_r", false,-1);
        tracep->declBit(c+1733,"ysyx_041728 dCache vArrayWire_42_1_r", false,-1);
        tracep->declBit(c+1734,"ysyx_041728 dCache vArrayWire_41_1_r", false,-1);
        tracep->declBit(c+1735,"ysyx_041728 dCache vArrayWire_40_1_r", false,-1);
        tracep->declBit(c+1736,"ysyx_041728 dCache vArrayWire_39_1_r", false,-1);
        tracep->declBit(c+1737,"ysyx_041728 dCache vArrayWire_38_1_r", false,-1);
        tracep->declBit(c+1738,"ysyx_041728 dCache vArrayWire_37_1_r", false,-1);
        tracep->declBit(c+1739,"ysyx_041728 dCache vArrayWire_36_1_r", false,-1);
        tracep->declBit(c+1740,"ysyx_041728 dCache vArrayWire_35_1_r", false,-1);
        tracep->declBit(c+1741,"ysyx_041728 dCache vArrayWire_34_1_r", false,-1);
        tracep->declBit(c+1742,"ysyx_041728 dCache vArrayWire_33_1_r", false,-1);
        tracep->declBit(c+1743,"ysyx_041728 dCache vArrayWire_32_1_r", false,-1);
        tracep->declBit(c+1744,"ysyx_041728 dCache vArrayWire_31_1_r", false,-1);
        tracep->declBit(c+1745,"ysyx_041728 dCache vArrayWire_30_1_r", false,-1);
        tracep->declBit(c+1746,"ysyx_041728 dCache vArrayWire_29_1_r", false,-1);
        tracep->declBit(c+1747,"ysyx_041728 dCache vArrayWire_28_1_r", false,-1);
        tracep->declBit(c+1748,"ysyx_041728 dCache vArrayWire_27_1_r", false,-1);
        tracep->declBit(c+1749,"ysyx_041728 dCache vArrayWire_26_1_r", false,-1);
        tracep->declBit(c+1750,"ysyx_041728 dCache vArrayWire_25_1_r", false,-1);
        tracep->declBit(c+1751,"ysyx_041728 dCache vArrayWire_24_1_r", false,-1);
        tracep->declBit(c+1752,"ysyx_041728 dCache vArrayWire_23_1_r", false,-1);
        tracep->declBit(c+1753,"ysyx_041728 dCache vArrayWire_22_1_r", false,-1);
        tracep->declBit(c+1754,"ysyx_041728 dCache vArrayWire_21_1_r", false,-1);
        tracep->declBit(c+1755,"ysyx_041728 dCache vArrayWire_20_1_r", false,-1);
        tracep->declBit(c+1756,"ysyx_041728 dCache vArrayWire_19_1_r", false,-1);
        tracep->declBit(c+1757,"ysyx_041728 dCache vArrayWire_18_1_r", false,-1);
        tracep->declBit(c+1758,"ysyx_041728 dCache vArrayWire_17_1_r", false,-1);
        tracep->declBit(c+1759,"ysyx_041728 dCache vArrayWire_16_1_r", false,-1);
        tracep->declBit(c+1760,"ysyx_041728 dCache vArrayWire_15_1_r", false,-1);
        tracep->declBit(c+1761,"ysyx_041728 dCache vArrayWire_14_1_r", false,-1);
        tracep->declBit(c+1762,"ysyx_041728 dCache vArrayWire_13_1_r", false,-1);
        tracep->declBit(c+1763,"ysyx_041728 dCache vArrayWire_12_1_r", false,-1);
        tracep->declBit(c+1764,"ysyx_041728 dCache vArrayWire_11_1_r", false,-1);
        tracep->declBit(c+1765,"ysyx_041728 dCache vArrayWire_10_1_r", false,-1);
        tracep->declBit(c+1766,"ysyx_041728 dCache vArrayWire_9_1_r", false,-1);
        tracep->declBit(c+1767,"ysyx_041728 dCache vArrayWire_8_1_r", false,-1);
        tracep->declBit(c+1768,"ysyx_041728 dCache vArrayWire_7_1_r", false,-1);
        tracep->declBit(c+1769,"ysyx_041728 dCache vArrayWire_6_1_r", false,-1);
        tracep->declBit(c+1770,"ysyx_041728 dCache vArrayWire_5_1_r", false,-1);
        tracep->declBit(c+1771,"ysyx_041728 dCache vArrayWire_4_1_r", false,-1);
        tracep->declBit(c+1772,"ysyx_041728 dCache vArrayWire_3_1_r", false,-1);
        tracep->declBit(c+1773,"ysyx_041728 dCache vArrayWire_2_1_r", false,-1);
        tracep->declBit(c+1774,"ysyx_041728 dCache vArrayWire_1_1_r", false,-1);
        tracep->declBit(c+1775,"ysyx_041728 dCache vArrayWire_0_1_r", false,-1);
        tracep->declBit(c+1776,"ysyx_041728 dCache vMuxOut_1", false,-1);
        tracep->declBus(c+1777,"ysyx_041728 dCache tagArrayWire_63_1_r", false,-1, 21,0);
        tracep->declBus(c+1778,"ysyx_041728 dCache tagArrayWire_62_1_r", false,-1, 21,0);
        tracep->declBus(c+1779,"ysyx_041728 dCache tagArrayWire_61_1_r", false,-1, 21,0);
        tracep->declBus(c+1780,"ysyx_041728 dCache tagArrayWire_60_1_r", false,-1, 21,0);
        tracep->declBus(c+1781,"ysyx_041728 dCache tagArrayWire_59_1_r", false,-1, 21,0);
        tracep->declBus(c+1782,"ysyx_041728 dCache tagArrayWire_58_1_r", false,-1, 21,0);
        tracep->declBus(c+1783,"ysyx_041728 dCache tagArrayWire_57_1_r", false,-1, 21,0);
        tracep->declBus(c+1784,"ysyx_041728 dCache tagArrayWire_56_1_r", false,-1, 21,0);
        tracep->declBus(c+1785,"ysyx_041728 dCache tagArrayWire_55_1_r", false,-1, 21,0);
        tracep->declBus(c+1786,"ysyx_041728 dCache tagArrayWire_54_1_r", false,-1, 21,0);
        tracep->declBus(c+1787,"ysyx_041728 dCache tagArrayWire_53_1_r", false,-1, 21,0);
        tracep->declBus(c+1788,"ysyx_041728 dCache tagArrayWire_52_1_r", false,-1, 21,0);
        tracep->declBus(c+1789,"ysyx_041728 dCache tagArrayWire_51_1_r", false,-1, 21,0);
        tracep->declBus(c+1790,"ysyx_041728 dCache tagArrayWire_50_1_r", false,-1, 21,0);
        tracep->declBus(c+1791,"ysyx_041728 dCache tagArrayWire_49_1_r", false,-1, 21,0);
        tracep->declBus(c+1792,"ysyx_041728 dCache tagArrayWire_48_1_r", false,-1, 21,0);
        tracep->declBus(c+1793,"ysyx_041728 dCache tagArrayWire_47_1_r", false,-1, 21,0);
        tracep->declBus(c+1794,"ysyx_041728 dCache tagArrayWire_46_1_r", false,-1, 21,0);
        tracep->declBus(c+1795,"ysyx_041728 dCache tagArrayWire_45_1_r", false,-1, 21,0);
        tracep->declBus(c+1796,"ysyx_041728 dCache tagArrayWire_44_1_r", false,-1, 21,0);
        tracep->declBus(c+1797,"ysyx_041728 dCache tagArrayWire_43_1_r", false,-1, 21,0);
        tracep->declBus(c+1798,"ysyx_041728 dCache tagArrayWire_42_1_r", false,-1, 21,0);
        tracep->declBus(c+1799,"ysyx_041728 dCache tagArrayWire_41_1_r", false,-1, 21,0);
        tracep->declBus(c+1800,"ysyx_041728 dCache tagArrayWire_40_1_r", false,-1, 21,0);
        tracep->declBus(c+1801,"ysyx_041728 dCache tagArrayWire_39_1_r", false,-1, 21,0);
        tracep->declBus(c+1802,"ysyx_041728 dCache tagArrayWire_38_1_r", false,-1, 21,0);
        tracep->declBus(c+1803,"ysyx_041728 dCache tagArrayWire_37_1_r", false,-1, 21,0);
        tracep->declBus(c+1804,"ysyx_041728 dCache tagArrayWire_36_1_r", false,-1, 21,0);
        tracep->declBus(c+1805,"ysyx_041728 dCache tagArrayWire_35_1_r", false,-1, 21,0);
        tracep->declBus(c+1806,"ysyx_041728 dCache tagArrayWire_34_1_r", false,-1, 21,0);
        tracep->declBus(c+1807,"ysyx_041728 dCache tagArrayWire_33_1_r", false,-1, 21,0);
        tracep->declBus(c+1808,"ysyx_041728 dCache tagArrayWire_32_1_r", false,-1, 21,0);
        tracep->declBus(c+1809,"ysyx_041728 dCache tagArrayWire_31_1_r", false,-1, 21,0);
        tracep->declBus(c+1810,"ysyx_041728 dCache tagArrayWire_30_1_r", false,-1, 21,0);
        tracep->declBus(c+1811,"ysyx_041728 dCache tagArrayWire_29_1_r", false,-1, 21,0);
        tracep->declBus(c+1812,"ysyx_041728 dCache tagArrayWire_28_1_r", false,-1, 21,0);
        tracep->declBus(c+1813,"ysyx_041728 dCache tagArrayWire_27_1_r", false,-1, 21,0);
        tracep->declBus(c+1814,"ysyx_041728 dCache tagArrayWire_26_1_r", false,-1, 21,0);
        tracep->declBus(c+1815,"ysyx_041728 dCache tagArrayWire_25_1_r", false,-1, 21,0);
        tracep->declBus(c+1816,"ysyx_041728 dCache tagArrayWire_24_1_r", false,-1, 21,0);
        tracep->declBus(c+1817,"ysyx_041728 dCache tagArrayWire_23_1_r", false,-1, 21,0);
        tracep->declBus(c+1818,"ysyx_041728 dCache tagArrayWire_22_1_r", false,-1, 21,0);
        tracep->declBus(c+1819,"ysyx_041728 dCache tagArrayWire_21_1_r", false,-1, 21,0);
        tracep->declBus(c+1820,"ysyx_041728 dCache tagArrayWire_20_1_r", false,-1, 21,0);
        tracep->declBus(c+1821,"ysyx_041728 dCache tagArrayWire_19_1_r", false,-1, 21,0);
        tracep->declBus(c+1822,"ysyx_041728 dCache tagArrayWire_18_1_r", false,-1, 21,0);
        tracep->declBus(c+1823,"ysyx_041728 dCache tagArrayWire_17_1_r", false,-1, 21,0);
        tracep->declBus(c+1824,"ysyx_041728 dCache tagArrayWire_16_1_r", false,-1, 21,0);
        tracep->declBus(c+1825,"ysyx_041728 dCache tagArrayWire_15_1_r", false,-1, 21,0);
        tracep->declBus(c+1826,"ysyx_041728 dCache tagArrayWire_14_1_r", false,-1, 21,0);
        tracep->declBus(c+1827,"ysyx_041728 dCache tagArrayWire_13_1_r", false,-1, 21,0);
        tracep->declBus(c+1828,"ysyx_041728 dCache tagArrayWire_12_1_r", false,-1, 21,0);
        tracep->declBus(c+1829,"ysyx_041728 dCache tagArrayWire_11_1_r", false,-1, 21,0);
        tracep->declBus(c+1830,"ysyx_041728 dCache tagArrayWire_10_1_r", false,-1, 21,0);
        tracep->declBus(c+1831,"ysyx_041728 dCache tagArrayWire_9_1_r", false,-1, 21,0);
        tracep->declBus(c+1832,"ysyx_041728 dCache tagArrayWire_8_1_r", false,-1, 21,0);
        tracep->declBus(c+1833,"ysyx_041728 dCache tagArrayWire_7_1_r", false,-1, 21,0);
        tracep->declBus(c+1834,"ysyx_041728 dCache tagArrayWire_6_1_r", false,-1, 21,0);
        tracep->declBus(c+1835,"ysyx_041728 dCache tagArrayWire_5_1_r", false,-1, 21,0);
        tracep->declBus(c+1836,"ysyx_041728 dCache tagArrayWire_4_1_r", false,-1, 21,0);
        tracep->declBus(c+1837,"ysyx_041728 dCache tagArrayWire_3_1_r", false,-1, 21,0);
        tracep->declBus(c+1838,"ysyx_041728 dCache tagArrayWire_2_1_r", false,-1, 21,0);
        tracep->declBus(c+1839,"ysyx_041728 dCache tagArrayWire_1_1_r", false,-1, 21,0);
        tracep->declBus(c+1840,"ysyx_041728 dCache tagArrayWire_0_1_r", false,-1, 21,0);
        tracep->declBus(c+1841,"ysyx_041728 dCache tagMuxOut_1", false,-1, 21,0);
        tracep->declBit(c+1842,"ysyx_041728 dCache hitArray_1", false,-1);
        tracep->declBit(c+1843,"ysyx_041728 dCache vArrayWire_63_2_r", false,-1);
        tracep->declBit(c+1844,"ysyx_041728 dCache vArrayWire_62_2_r", false,-1);
        tracep->declBit(c+1845,"ysyx_041728 dCache vArrayWire_61_2_r", false,-1);
        tracep->declBit(c+1846,"ysyx_041728 dCache vArrayWire_60_2_r", false,-1);
        tracep->declBit(c+1847,"ysyx_041728 dCache vArrayWire_59_2_r", false,-1);
        tracep->declBit(c+1848,"ysyx_041728 dCache vArrayWire_58_2_r", false,-1);
        tracep->declBit(c+1849,"ysyx_041728 dCache vArrayWire_57_2_r", false,-1);
        tracep->declBit(c+1850,"ysyx_041728 dCache vArrayWire_56_2_r", false,-1);
        tracep->declBit(c+1851,"ysyx_041728 dCache vArrayWire_55_2_r", false,-1);
        tracep->declBit(c+1852,"ysyx_041728 dCache vArrayWire_54_2_r", false,-1);
        tracep->declBit(c+1853,"ysyx_041728 dCache vArrayWire_53_2_r", false,-1);
        tracep->declBit(c+1854,"ysyx_041728 dCache vArrayWire_52_2_r", false,-1);
        tracep->declBit(c+1855,"ysyx_041728 dCache vArrayWire_51_2_r", false,-1);
        tracep->declBit(c+1856,"ysyx_041728 dCache vArrayWire_50_2_r", false,-1);
        tracep->declBit(c+1857,"ysyx_041728 dCache vArrayWire_49_2_r", false,-1);
        tracep->declBit(c+1858,"ysyx_041728 dCache vArrayWire_48_2_r", false,-1);
        tracep->declBit(c+1859,"ysyx_041728 dCache vArrayWire_47_2_r", false,-1);
        tracep->declBit(c+1860,"ysyx_041728 dCache vArrayWire_46_2_r", false,-1);
        tracep->declBit(c+1861,"ysyx_041728 dCache vArrayWire_45_2_r", false,-1);
        tracep->declBit(c+1862,"ysyx_041728 dCache vArrayWire_44_2_r", false,-1);
        tracep->declBit(c+1863,"ysyx_041728 dCache vArrayWire_43_2_r", false,-1);
        tracep->declBit(c+1864,"ysyx_041728 dCache vArrayWire_42_2_r", false,-1);
        tracep->declBit(c+1865,"ysyx_041728 dCache vArrayWire_41_2_r", false,-1);
        tracep->declBit(c+1866,"ysyx_041728 dCache vArrayWire_40_2_r", false,-1);
        tracep->declBit(c+1867,"ysyx_041728 dCache vArrayWire_39_2_r", false,-1);
        tracep->declBit(c+1868,"ysyx_041728 dCache vArrayWire_38_2_r", false,-1);
        tracep->declBit(c+1869,"ysyx_041728 dCache vArrayWire_37_2_r", false,-1);
        tracep->declBit(c+1870,"ysyx_041728 dCache vArrayWire_36_2_r", false,-1);
        tracep->declBit(c+1871,"ysyx_041728 dCache vArrayWire_35_2_r", false,-1);
        tracep->declBit(c+1872,"ysyx_041728 dCache vArrayWire_34_2_r", false,-1);
        tracep->declBit(c+1873,"ysyx_041728 dCache vArrayWire_33_2_r", false,-1);
        tracep->declBit(c+1874,"ysyx_041728 dCache vArrayWire_32_2_r", false,-1);
        tracep->declBit(c+1875,"ysyx_041728 dCache vArrayWire_31_2_r", false,-1);
        tracep->declBit(c+1876,"ysyx_041728 dCache vArrayWire_30_2_r", false,-1);
        tracep->declBit(c+1877,"ysyx_041728 dCache vArrayWire_29_2_r", false,-1);
        tracep->declBit(c+1878,"ysyx_041728 dCache vArrayWire_28_2_r", false,-1);
        tracep->declBit(c+1879,"ysyx_041728 dCache vArrayWire_27_2_r", false,-1);
        tracep->declBit(c+1880,"ysyx_041728 dCache vArrayWire_26_2_r", false,-1);
        tracep->declBit(c+1881,"ysyx_041728 dCache vArrayWire_25_2_r", false,-1);
        tracep->declBit(c+1882,"ysyx_041728 dCache vArrayWire_24_2_r", false,-1);
        tracep->declBit(c+1883,"ysyx_041728 dCache vArrayWire_23_2_r", false,-1);
        tracep->declBit(c+1884,"ysyx_041728 dCache vArrayWire_22_2_r", false,-1);
        tracep->declBit(c+1885,"ysyx_041728 dCache vArrayWire_21_2_r", false,-1);
        tracep->declBit(c+1886,"ysyx_041728 dCache vArrayWire_20_2_r", false,-1);
        tracep->declBit(c+1887,"ysyx_041728 dCache vArrayWire_19_2_r", false,-1);
        tracep->declBit(c+1888,"ysyx_041728 dCache vArrayWire_18_2_r", false,-1);
        tracep->declBit(c+1889,"ysyx_041728 dCache vArrayWire_17_2_r", false,-1);
        tracep->declBit(c+1890,"ysyx_041728 dCache vArrayWire_16_2_r", false,-1);
        tracep->declBit(c+1891,"ysyx_041728 dCache vArrayWire_15_2_r", false,-1);
        tracep->declBit(c+1892,"ysyx_041728 dCache vArrayWire_14_2_r", false,-1);
        tracep->declBit(c+1893,"ysyx_041728 dCache vArrayWire_13_2_r", false,-1);
        tracep->declBit(c+1894,"ysyx_041728 dCache vArrayWire_12_2_r", false,-1);
        tracep->declBit(c+1895,"ysyx_041728 dCache vArrayWire_11_2_r", false,-1);
        tracep->declBit(c+1896,"ysyx_041728 dCache vArrayWire_10_2_r", false,-1);
        tracep->declBit(c+1897,"ysyx_041728 dCache vArrayWire_9_2_r", false,-1);
        tracep->declBit(c+1898,"ysyx_041728 dCache vArrayWire_8_2_r", false,-1);
        tracep->declBit(c+1899,"ysyx_041728 dCache vArrayWire_7_2_r", false,-1);
        tracep->declBit(c+1900,"ysyx_041728 dCache vArrayWire_6_2_r", false,-1);
        tracep->declBit(c+1901,"ysyx_041728 dCache vArrayWire_5_2_r", false,-1);
        tracep->declBit(c+1902,"ysyx_041728 dCache vArrayWire_4_2_r", false,-1);
        tracep->declBit(c+1903,"ysyx_041728 dCache vArrayWire_3_2_r", false,-1);
        tracep->declBit(c+1904,"ysyx_041728 dCache vArrayWire_2_2_r", false,-1);
        tracep->declBit(c+1905,"ysyx_041728 dCache vArrayWire_1_2_r", false,-1);
        tracep->declBit(c+1906,"ysyx_041728 dCache vArrayWire_0_2_r", false,-1);
        tracep->declBit(c+1907,"ysyx_041728 dCache vMuxOut_2", false,-1);
        tracep->declBus(c+1908,"ysyx_041728 dCache tagArrayWire_63_2_r", false,-1, 21,0);
        tracep->declBus(c+1909,"ysyx_041728 dCache tagArrayWire_62_2_r", false,-1, 21,0);
        tracep->declBus(c+1910,"ysyx_041728 dCache tagArrayWire_61_2_r", false,-1, 21,0);
        tracep->declBus(c+1911,"ysyx_041728 dCache tagArrayWire_60_2_r", false,-1, 21,0);
        tracep->declBus(c+1912,"ysyx_041728 dCache tagArrayWire_59_2_r", false,-1, 21,0);
        tracep->declBus(c+1913,"ysyx_041728 dCache tagArrayWire_58_2_r", false,-1, 21,0);
        tracep->declBus(c+1914,"ysyx_041728 dCache tagArrayWire_57_2_r", false,-1, 21,0);
        tracep->declBus(c+1915,"ysyx_041728 dCache tagArrayWire_56_2_r", false,-1, 21,0);
        tracep->declBus(c+1916,"ysyx_041728 dCache tagArrayWire_55_2_r", false,-1, 21,0);
        tracep->declBus(c+1917,"ysyx_041728 dCache tagArrayWire_54_2_r", false,-1, 21,0);
        tracep->declBus(c+1918,"ysyx_041728 dCache tagArrayWire_53_2_r", false,-1, 21,0);
        tracep->declBus(c+1919,"ysyx_041728 dCache tagArrayWire_52_2_r", false,-1, 21,0);
        tracep->declBus(c+1920,"ysyx_041728 dCache tagArrayWire_51_2_r", false,-1, 21,0);
        tracep->declBus(c+1921,"ysyx_041728 dCache tagArrayWire_50_2_r", false,-1, 21,0);
        tracep->declBus(c+1922,"ysyx_041728 dCache tagArrayWire_49_2_r", false,-1, 21,0);
        tracep->declBus(c+1923,"ysyx_041728 dCache tagArrayWire_48_2_r", false,-1, 21,0);
        tracep->declBus(c+1924,"ysyx_041728 dCache tagArrayWire_47_2_r", false,-1, 21,0);
        tracep->declBus(c+1925,"ysyx_041728 dCache tagArrayWire_46_2_r", false,-1, 21,0);
        tracep->declBus(c+1926,"ysyx_041728 dCache tagArrayWire_45_2_r", false,-1, 21,0);
        tracep->declBus(c+1927,"ysyx_041728 dCache tagArrayWire_44_2_r", false,-1, 21,0);
        tracep->declBus(c+1928,"ysyx_041728 dCache tagArrayWire_43_2_r", false,-1, 21,0);
        tracep->declBus(c+1929,"ysyx_041728 dCache tagArrayWire_42_2_r", false,-1, 21,0);
        tracep->declBus(c+1930,"ysyx_041728 dCache tagArrayWire_41_2_r", false,-1, 21,0);
        tracep->declBus(c+1931,"ysyx_041728 dCache tagArrayWire_40_2_r", false,-1, 21,0);
        tracep->declBus(c+1932,"ysyx_041728 dCache tagArrayWire_39_2_r", false,-1, 21,0);
        tracep->declBus(c+1933,"ysyx_041728 dCache tagArrayWire_38_2_r", false,-1, 21,0);
        tracep->declBus(c+1934,"ysyx_041728 dCache tagArrayWire_37_2_r", false,-1, 21,0);
        tracep->declBus(c+1935,"ysyx_041728 dCache tagArrayWire_36_2_r", false,-1, 21,0);
        tracep->declBus(c+1936,"ysyx_041728 dCache tagArrayWire_35_2_r", false,-1, 21,0);
        tracep->declBus(c+1937,"ysyx_041728 dCache tagArrayWire_34_2_r", false,-1, 21,0);
        tracep->declBus(c+1938,"ysyx_041728 dCache tagArrayWire_33_2_r", false,-1, 21,0);
        tracep->declBus(c+1939,"ysyx_041728 dCache tagArrayWire_32_2_r", false,-1, 21,0);
        tracep->declBus(c+1940,"ysyx_041728 dCache tagArrayWire_31_2_r", false,-1, 21,0);
        tracep->declBus(c+1941,"ysyx_041728 dCache tagArrayWire_30_2_r", false,-1, 21,0);
        tracep->declBus(c+1942,"ysyx_041728 dCache tagArrayWire_29_2_r", false,-1, 21,0);
        tracep->declBus(c+1943,"ysyx_041728 dCache tagArrayWire_28_2_r", false,-1, 21,0);
        tracep->declBus(c+1944,"ysyx_041728 dCache tagArrayWire_27_2_r", false,-1, 21,0);
        tracep->declBus(c+1945,"ysyx_041728 dCache tagArrayWire_26_2_r", false,-1, 21,0);
        tracep->declBus(c+1946,"ysyx_041728 dCache tagArrayWire_25_2_r", false,-1, 21,0);
        tracep->declBus(c+1947,"ysyx_041728 dCache tagArrayWire_24_2_r", false,-1, 21,0);
        tracep->declBus(c+1948,"ysyx_041728 dCache tagArrayWire_23_2_r", false,-1, 21,0);
        tracep->declBus(c+1949,"ysyx_041728 dCache tagArrayWire_22_2_r", false,-1, 21,0);
        tracep->declBus(c+1950,"ysyx_041728 dCache tagArrayWire_21_2_r", false,-1, 21,0);
        tracep->declBus(c+1951,"ysyx_041728 dCache tagArrayWire_20_2_r", false,-1, 21,0);
        tracep->declBus(c+1952,"ysyx_041728 dCache tagArrayWire_19_2_r", false,-1, 21,0);
        tracep->declBus(c+1953,"ysyx_041728 dCache tagArrayWire_18_2_r", false,-1, 21,0);
        tracep->declBus(c+1954,"ysyx_041728 dCache tagArrayWire_17_2_r", false,-1, 21,0);
        tracep->declBus(c+1955,"ysyx_041728 dCache tagArrayWire_16_2_r", false,-1, 21,0);
        tracep->declBus(c+1956,"ysyx_041728 dCache tagArrayWire_15_2_r", false,-1, 21,0);
        tracep->declBus(c+1957,"ysyx_041728 dCache tagArrayWire_14_2_r", false,-1, 21,0);
        tracep->declBus(c+1958,"ysyx_041728 dCache tagArrayWire_13_2_r", false,-1, 21,0);
        tracep->declBus(c+1959,"ysyx_041728 dCache tagArrayWire_12_2_r", false,-1, 21,0);
        tracep->declBus(c+1960,"ysyx_041728 dCache tagArrayWire_11_2_r", false,-1, 21,0);
        tracep->declBus(c+1961,"ysyx_041728 dCache tagArrayWire_10_2_r", false,-1, 21,0);
        tracep->declBus(c+1962,"ysyx_041728 dCache tagArrayWire_9_2_r", false,-1, 21,0);
        tracep->declBus(c+1963,"ysyx_041728 dCache tagArrayWire_8_2_r", false,-1, 21,0);
        tracep->declBus(c+1964,"ysyx_041728 dCache tagArrayWire_7_2_r", false,-1, 21,0);
        tracep->declBus(c+1965,"ysyx_041728 dCache tagArrayWire_6_2_r", false,-1, 21,0);
        tracep->declBus(c+1966,"ysyx_041728 dCache tagArrayWire_5_2_r", false,-1, 21,0);
        tracep->declBus(c+1967,"ysyx_041728 dCache tagArrayWire_4_2_r", false,-1, 21,0);
        tracep->declBus(c+1968,"ysyx_041728 dCache tagArrayWire_3_2_r", false,-1, 21,0);
        tracep->declBus(c+1969,"ysyx_041728 dCache tagArrayWire_2_2_r", false,-1, 21,0);
        tracep->declBus(c+1970,"ysyx_041728 dCache tagArrayWire_1_2_r", false,-1, 21,0);
        tracep->declBus(c+1971,"ysyx_041728 dCache tagArrayWire_0_2_r", false,-1, 21,0);
        tracep->declBus(c+1972,"ysyx_041728 dCache tagMuxOut_2", false,-1, 21,0);
        tracep->declBit(c+1973,"ysyx_041728 dCache hitArray_2", false,-1);
        tracep->declBit(c+1974,"ysyx_041728 dCache vArrayWire_63_3_r", false,-1);
        tracep->declBit(c+1975,"ysyx_041728 dCache vArrayWire_62_3_r", false,-1);
        tracep->declBit(c+1976,"ysyx_041728 dCache vArrayWire_61_3_r", false,-1);
        tracep->declBit(c+1977,"ysyx_041728 dCache vArrayWire_60_3_r", false,-1);
        tracep->declBit(c+1978,"ysyx_041728 dCache vArrayWire_59_3_r", false,-1);
        tracep->declBit(c+1979,"ysyx_041728 dCache vArrayWire_58_3_r", false,-1);
        tracep->declBit(c+1980,"ysyx_041728 dCache vArrayWire_57_3_r", false,-1);
        tracep->declBit(c+1981,"ysyx_041728 dCache vArrayWire_56_3_r", false,-1);
        tracep->declBit(c+1982,"ysyx_041728 dCache vArrayWire_55_3_r", false,-1);
        tracep->declBit(c+1983,"ysyx_041728 dCache vArrayWire_54_3_r", false,-1);
        tracep->declBit(c+1984,"ysyx_041728 dCache vArrayWire_53_3_r", false,-1);
        tracep->declBit(c+1985,"ysyx_041728 dCache vArrayWire_52_3_r", false,-1);
        tracep->declBit(c+1986,"ysyx_041728 dCache vArrayWire_51_3_r", false,-1);
        tracep->declBit(c+1987,"ysyx_041728 dCache vArrayWire_50_3_r", false,-1);
        tracep->declBit(c+1988,"ysyx_041728 dCache vArrayWire_49_3_r", false,-1);
        tracep->declBit(c+1989,"ysyx_041728 dCache vArrayWire_48_3_r", false,-1);
        tracep->declBit(c+1990,"ysyx_041728 dCache vArrayWire_47_3_r", false,-1);
        tracep->declBit(c+1991,"ysyx_041728 dCache vArrayWire_46_3_r", false,-1);
        tracep->declBit(c+1992,"ysyx_041728 dCache vArrayWire_45_3_r", false,-1);
        tracep->declBit(c+1993,"ysyx_041728 dCache vArrayWire_44_3_r", false,-1);
        tracep->declBit(c+1994,"ysyx_041728 dCache vArrayWire_43_3_r", false,-1);
        tracep->declBit(c+1995,"ysyx_041728 dCache vArrayWire_42_3_r", false,-1);
        tracep->declBit(c+1996,"ysyx_041728 dCache vArrayWire_41_3_r", false,-1);
        tracep->declBit(c+1997,"ysyx_041728 dCache vArrayWire_40_3_r", false,-1);
        tracep->declBit(c+1998,"ysyx_041728 dCache vArrayWire_39_3_r", false,-1);
        tracep->declBit(c+1999,"ysyx_041728 dCache vArrayWire_38_3_r", false,-1);
        tracep->declBit(c+2000,"ysyx_041728 dCache vArrayWire_37_3_r", false,-1);
        tracep->declBit(c+2001,"ysyx_041728 dCache vArrayWire_36_3_r", false,-1);
        tracep->declBit(c+2002,"ysyx_041728 dCache vArrayWire_35_3_r", false,-1);
        tracep->declBit(c+2003,"ysyx_041728 dCache vArrayWire_34_3_r", false,-1);
        tracep->declBit(c+2004,"ysyx_041728 dCache vArrayWire_33_3_r", false,-1);
        tracep->declBit(c+2005,"ysyx_041728 dCache vArrayWire_32_3_r", false,-1);
        tracep->declBit(c+2006,"ysyx_041728 dCache vArrayWire_31_3_r", false,-1);
        tracep->declBit(c+2007,"ysyx_041728 dCache vArrayWire_30_3_r", false,-1);
        tracep->declBit(c+2008,"ysyx_041728 dCache vArrayWire_29_3_r", false,-1);
        tracep->declBit(c+2009,"ysyx_041728 dCache vArrayWire_28_3_r", false,-1);
        tracep->declBit(c+2010,"ysyx_041728 dCache vArrayWire_27_3_r", false,-1);
        tracep->declBit(c+2011,"ysyx_041728 dCache vArrayWire_26_3_r", false,-1);
        tracep->declBit(c+2012,"ysyx_041728 dCache vArrayWire_25_3_r", false,-1);
        tracep->declBit(c+2013,"ysyx_041728 dCache vArrayWire_24_3_r", false,-1);
        tracep->declBit(c+2014,"ysyx_041728 dCache vArrayWire_23_3_r", false,-1);
        tracep->declBit(c+2015,"ysyx_041728 dCache vArrayWire_22_3_r", false,-1);
        tracep->declBit(c+2016,"ysyx_041728 dCache vArrayWire_21_3_r", false,-1);
        tracep->declBit(c+2017,"ysyx_041728 dCache vArrayWire_20_3_r", false,-1);
        tracep->declBit(c+2018,"ysyx_041728 dCache vArrayWire_19_3_r", false,-1);
        tracep->declBit(c+2019,"ysyx_041728 dCache vArrayWire_18_3_r", false,-1);
        tracep->declBit(c+2020,"ysyx_041728 dCache vArrayWire_17_3_r", false,-1);
        tracep->declBit(c+2021,"ysyx_041728 dCache vArrayWire_16_3_r", false,-1);
        tracep->declBit(c+2022,"ysyx_041728 dCache vArrayWire_15_3_r", false,-1);
        tracep->declBit(c+2023,"ysyx_041728 dCache vArrayWire_14_3_r", false,-1);
        tracep->declBit(c+2024,"ysyx_041728 dCache vArrayWire_13_3_r", false,-1);
        tracep->declBit(c+2025,"ysyx_041728 dCache vArrayWire_12_3_r", false,-1);
        tracep->declBit(c+2026,"ysyx_041728 dCache vArrayWire_11_3_r", false,-1);
        tracep->declBit(c+2027,"ysyx_041728 dCache vArrayWire_10_3_r", false,-1);
        tracep->declBit(c+2028,"ysyx_041728 dCache vArrayWire_9_3_r", false,-1);
        tracep->declBit(c+2029,"ysyx_041728 dCache vArrayWire_8_3_r", false,-1);
        tracep->declBit(c+2030,"ysyx_041728 dCache vArrayWire_7_3_r", false,-1);
        tracep->declBit(c+2031,"ysyx_041728 dCache vArrayWire_6_3_r", false,-1);
        tracep->declBit(c+2032,"ysyx_041728 dCache vArrayWire_5_3_r", false,-1);
        tracep->declBit(c+2033,"ysyx_041728 dCache vArrayWire_4_3_r", false,-1);
        tracep->declBit(c+2034,"ysyx_041728 dCache vArrayWire_3_3_r", false,-1);
        tracep->declBit(c+2035,"ysyx_041728 dCache vArrayWire_2_3_r", false,-1);
        tracep->declBit(c+2036,"ysyx_041728 dCache vArrayWire_1_3_r", false,-1);
        tracep->declBit(c+2037,"ysyx_041728 dCache vArrayWire_0_3_r", false,-1);
        tracep->declBit(c+2038,"ysyx_041728 dCache vMuxOut_3", false,-1);
        tracep->declBus(c+2039,"ysyx_041728 dCache tagArrayWire_63_3_r", false,-1, 21,0);
        tracep->declBus(c+2040,"ysyx_041728 dCache tagArrayWire_62_3_r", false,-1, 21,0);
        tracep->declBus(c+2041,"ysyx_041728 dCache tagArrayWire_61_3_r", false,-1, 21,0);
        tracep->declBus(c+2042,"ysyx_041728 dCache tagArrayWire_60_3_r", false,-1, 21,0);
        tracep->declBus(c+2043,"ysyx_041728 dCache tagArrayWire_59_3_r", false,-1, 21,0);
        tracep->declBus(c+2044,"ysyx_041728 dCache tagArrayWire_58_3_r", false,-1, 21,0);
        tracep->declBus(c+2045,"ysyx_041728 dCache tagArrayWire_57_3_r", false,-1, 21,0);
        tracep->declBus(c+2046,"ysyx_041728 dCache tagArrayWire_56_3_r", false,-1, 21,0);
        tracep->declBus(c+2047,"ysyx_041728 dCache tagArrayWire_55_3_r", false,-1, 21,0);
        tracep->declBus(c+2048,"ysyx_041728 dCache tagArrayWire_54_3_r", false,-1, 21,0);
        tracep->declBus(c+2049,"ysyx_041728 dCache tagArrayWire_53_3_r", false,-1, 21,0);
        tracep->declBus(c+2050,"ysyx_041728 dCache tagArrayWire_52_3_r", false,-1, 21,0);
        tracep->declBus(c+2051,"ysyx_041728 dCache tagArrayWire_51_3_r", false,-1, 21,0);
        tracep->declBus(c+2052,"ysyx_041728 dCache tagArrayWire_50_3_r", false,-1, 21,0);
        tracep->declBus(c+2053,"ysyx_041728 dCache tagArrayWire_49_3_r", false,-1, 21,0);
        tracep->declBus(c+2054,"ysyx_041728 dCache tagArrayWire_48_3_r", false,-1, 21,0);
        tracep->declBus(c+2055,"ysyx_041728 dCache tagArrayWire_47_3_r", false,-1, 21,0);
        tracep->declBus(c+2056,"ysyx_041728 dCache tagArrayWire_46_3_r", false,-1, 21,0);
        tracep->declBus(c+2057,"ysyx_041728 dCache tagArrayWire_45_3_r", false,-1, 21,0);
        tracep->declBus(c+2058,"ysyx_041728 dCache tagArrayWire_44_3_r", false,-1, 21,0);
        tracep->declBus(c+2059,"ysyx_041728 dCache tagArrayWire_43_3_r", false,-1, 21,0);
        tracep->declBus(c+2060,"ysyx_041728 dCache tagArrayWire_42_3_r", false,-1, 21,0);
        tracep->declBus(c+2061,"ysyx_041728 dCache tagArrayWire_41_3_r", false,-1, 21,0);
        tracep->declBus(c+2062,"ysyx_041728 dCache tagArrayWire_40_3_r", false,-1, 21,0);
        tracep->declBus(c+2063,"ysyx_041728 dCache tagArrayWire_39_3_r", false,-1, 21,0);
        tracep->declBus(c+2064,"ysyx_041728 dCache tagArrayWire_38_3_r", false,-1, 21,0);
        tracep->declBus(c+2065,"ysyx_041728 dCache tagArrayWire_37_3_r", false,-1, 21,0);
        tracep->declBus(c+2066,"ysyx_041728 dCache tagArrayWire_36_3_r", false,-1, 21,0);
        tracep->declBus(c+2067,"ysyx_041728 dCache tagArrayWire_35_3_r", false,-1, 21,0);
        tracep->declBus(c+2068,"ysyx_041728 dCache tagArrayWire_34_3_r", false,-1, 21,0);
        tracep->declBus(c+2069,"ysyx_041728 dCache tagArrayWire_33_3_r", false,-1, 21,0);
        tracep->declBus(c+2070,"ysyx_041728 dCache tagArrayWire_32_3_r", false,-1, 21,0);
        tracep->declBus(c+2071,"ysyx_041728 dCache tagArrayWire_31_3_r", false,-1, 21,0);
        tracep->declBus(c+2072,"ysyx_041728 dCache tagArrayWire_30_3_r", false,-1, 21,0);
        tracep->declBus(c+2073,"ysyx_041728 dCache tagArrayWire_29_3_r", false,-1, 21,0);
        tracep->declBus(c+2074,"ysyx_041728 dCache tagArrayWire_28_3_r", false,-1, 21,0);
        tracep->declBus(c+2075,"ysyx_041728 dCache tagArrayWire_27_3_r", false,-1, 21,0);
        tracep->declBus(c+2076,"ysyx_041728 dCache tagArrayWire_26_3_r", false,-1, 21,0);
        tracep->declBus(c+2077,"ysyx_041728 dCache tagArrayWire_25_3_r", false,-1, 21,0);
        tracep->declBus(c+2078,"ysyx_041728 dCache tagArrayWire_24_3_r", false,-1, 21,0);
        tracep->declBus(c+2079,"ysyx_041728 dCache tagArrayWire_23_3_r", false,-1, 21,0);
        tracep->declBus(c+2080,"ysyx_041728 dCache tagArrayWire_22_3_r", false,-1, 21,0);
        tracep->declBus(c+2081,"ysyx_041728 dCache tagArrayWire_21_3_r", false,-1, 21,0);
        tracep->declBus(c+2082,"ysyx_041728 dCache tagArrayWire_20_3_r", false,-1, 21,0);
        tracep->declBus(c+2083,"ysyx_041728 dCache tagArrayWire_19_3_r", false,-1, 21,0);
        tracep->declBus(c+2084,"ysyx_041728 dCache tagArrayWire_18_3_r", false,-1, 21,0);
        tracep->declBus(c+2085,"ysyx_041728 dCache tagArrayWire_17_3_r", false,-1, 21,0);
        tracep->declBus(c+2086,"ysyx_041728 dCache tagArrayWire_16_3_r", false,-1, 21,0);
        tracep->declBus(c+2087,"ysyx_041728 dCache tagArrayWire_15_3_r", false,-1, 21,0);
        tracep->declBus(c+2088,"ysyx_041728 dCache tagArrayWire_14_3_r", false,-1, 21,0);
        tracep->declBus(c+2089,"ysyx_041728 dCache tagArrayWire_13_3_r", false,-1, 21,0);
        tracep->declBus(c+2090,"ysyx_041728 dCache tagArrayWire_12_3_r", false,-1, 21,0);
        tracep->declBus(c+2091,"ysyx_041728 dCache tagArrayWire_11_3_r", false,-1, 21,0);
        tracep->declBus(c+2092,"ysyx_041728 dCache tagArrayWire_10_3_r", false,-1, 21,0);
        tracep->declBus(c+2093,"ysyx_041728 dCache tagArrayWire_9_3_r", false,-1, 21,0);
        tracep->declBus(c+2094,"ysyx_041728 dCache tagArrayWire_8_3_r", false,-1, 21,0);
        tracep->declBus(c+2095,"ysyx_041728 dCache tagArrayWire_7_3_r", false,-1, 21,0);
        tracep->declBus(c+2096,"ysyx_041728 dCache tagArrayWire_6_3_r", false,-1, 21,0);
        tracep->declBus(c+2097,"ysyx_041728 dCache tagArrayWire_5_3_r", false,-1, 21,0);
        tracep->declBus(c+2098,"ysyx_041728 dCache tagArrayWire_4_3_r", false,-1, 21,0);
        tracep->declBus(c+2099,"ysyx_041728 dCache tagArrayWire_3_3_r", false,-1, 21,0);
        tracep->declBus(c+2100,"ysyx_041728 dCache tagArrayWire_2_3_r", false,-1, 21,0);
        tracep->declBus(c+2101,"ysyx_041728 dCache tagArrayWire_1_3_r", false,-1, 21,0);
        tracep->declBus(c+2102,"ysyx_041728 dCache tagArrayWire_0_3_r", false,-1, 21,0);
        tracep->declBus(c+2103,"ysyx_041728 dCache tagMuxOut_3", false,-1, 21,0);
        tracep->declBit(c+2104,"ysyx_041728 dCache hitArray_3", false,-1);
        tracep->declBit(c+2105,"ysyx_041728 dCache hit", false,-1);
        tracep->declBus(c+108,"ysyx_041728 dCache IdleMux", false,-1, 1,0);
        tracep->declBus(c+4302,"ysyx_041728 dCache missMux", false,-1, 1,0);
        tracep->declBit(c+2106,"ysyx_041728 dCache isIdle", false,-1);
        tracep->declBit(c+175,"ysyx_041728 dCache isMiss", false,-1);
        tracep->declBit(c+2107,"ysyx_041728 dCache isWrite", false,-1);
        tracep->declBit(c+2108,"ysyx_041728 dCache isBlock", false,-1);
        tracep->declArray(c+2109,"ysyx_041728 dCache waysel", false,-1, 127,0);
        tracep->declBus(c+2113,"ysyx_041728 dCache selArrayWire_1_r", false,-1, 1,0);
        tracep->declBus(c+2114,"ysyx_041728 dCache selArrayWire_0_r", false,-1, 1,0);
        tracep->declBus(c+2115,"ysyx_041728 dCache selArrayWire_2_r", false,-1, 1,0);
        tracep->declBus(c+2116,"ysyx_041728 dCache selArrayWire_3_r", false,-1, 1,0);
        tracep->declBus(c+2117,"ysyx_041728 dCache selArrayWire_4_r", false,-1, 1,0);
        tracep->declBus(c+2118,"ysyx_041728 dCache selArrayWire_5_r", false,-1, 1,0);
        tracep->declBus(c+2119,"ysyx_041728 dCache selArrayWire_6_r", false,-1, 1,0);
        tracep->declBus(c+2120,"ysyx_041728 dCache selArrayWire_7_r", false,-1, 1,0);
        tracep->declBus(c+2121,"ysyx_041728 dCache selArrayWire_8_r", false,-1, 1,0);
        tracep->declBus(c+2122,"ysyx_041728 dCache selArrayWire_9_r", false,-1, 1,0);
        tracep->declBus(c+2123,"ysyx_041728 dCache selArrayWire_10_r", false,-1, 1,0);
        tracep->declBus(c+2124,"ysyx_041728 dCache selArrayWire_11_r", false,-1, 1,0);
        tracep->declBus(c+2125,"ysyx_041728 dCache selArrayWire_12_r", false,-1, 1,0);
        tracep->declBus(c+2126,"ysyx_041728 dCache selArrayWire_13_r", false,-1, 1,0);
        tracep->declBus(c+2127,"ysyx_041728 dCache selArrayWire_14_r", false,-1, 1,0);
        tracep->declBus(c+2128,"ysyx_041728 dCache selArrayWire_15_r", false,-1, 1,0);
        tracep->declBus(c+2129,"ysyx_041728 dCache selArrayWire_16_r", false,-1, 1,0);
        tracep->declBus(c+2130,"ysyx_041728 dCache selArrayWire_17_r", false,-1, 1,0);
        tracep->declBus(c+2131,"ysyx_041728 dCache selArrayWire_18_r", false,-1, 1,0);
        tracep->declBus(c+2132,"ysyx_041728 dCache selArrayWire_19_r", false,-1, 1,0);
        tracep->declBus(c+2133,"ysyx_041728 dCache selArrayWire_20_r", false,-1, 1,0);
        tracep->declBus(c+2134,"ysyx_041728 dCache selArrayWire_21_r", false,-1, 1,0);
        tracep->declBus(c+2135,"ysyx_041728 dCache selArrayWire_22_r", false,-1, 1,0);
        tracep->declBus(c+2136,"ysyx_041728 dCache selArrayWire_23_r", false,-1, 1,0);
        tracep->declBus(c+2137,"ysyx_041728 dCache selArrayWire_24_r", false,-1, 1,0);
        tracep->declBus(c+2138,"ysyx_041728 dCache selArrayWire_25_r", false,-1, 1,0);
        tracep->declBus(c+2139,"ysyx_041728 dCache selArrayWire_26_r", false,-1, 1,0);
        tracep->declBus(c+2140,"ysyx_041728 dCache selArrayWire_27_r", false,-1, 1,0);
        tracep->declBus(c+2141,"ysyx_041728 dCache selArrayWire_28_r", false,-1, 1,0);
        tracep->declBus(c+2142,"ysyx_041728 dCache selArrayWire_29_r", false,-1, 1,0);
        tracep->declBus(c+2143,"ysyx_041728 dCache selArrayWire_30_r", false,-1, 1,0);
        tracep->declBus(c+2144,"ysyx_041728 dCache selArrayWire_31_r", false,-1, 1,0);
        tracep->declBus(c+2145,"ysyx_041728 dCache selArrayWire_32_r", false,-1, 1,0);
        tracep->declBus(c+2146,"ysyx_041728 dCache selArrayWire_33_r", false,-1, 1,0);
        tracep->declBus(c+2147,"ysyx_041728 dCache selArrayWire_34_r", false,-1, 1,0);
        tracep->declBus(c+2148,"ysyx_041728 dCache selArrayWire_35_r", false,-1, 1,0);
        tracep->declBus(c+2149,"ysyx_041728 dCache selArrayWire_36_r", false,-1, 1,0);
        tracep->declBus(c+2150,"ysyx_041728 dCache selArrayWire_37_r", false,-1, 1,0);
        tracep->declBus(c+2151,"ysyx_041728 dCache selArrayWire_38_r", false,-1, 1,0);
        tracep->declBus(c+2152,"ysyx_041728 dCache selArrayWire_39_r", false,-1, 1,0);
        tracep->declBus(c+2153,"ysyx_041728 dCache selArrayWire_40_r", false,-1, 1,0);
        tracep->declBus(c+2154,"ysyx_041728 dCache selArrayWire_41_r", false,-1, 1,0);
        tracep->declBus(c+2155,"ysyx_041728 dCache selArrayWire_42_r", false,-1, 1,0);
        tracep->declBus(c+2156,"ysyx_041728 dCache selArrayWire_43_r", false,-1, 1,0);
        tracep->declBus(c+2157,"ysyx_041728 dCache selArrayWire_44_r", false,-1, 1,0);
        tracep->declBus(c+2158,"ysyx_041728 dCache selArrayWire_45_r", false,-1, 1,0);
        tracep->declBus(c+2159,"ysyx_041728 dCache selArrayWire_46_r", false,-1, 1,0);
        tracep->declBus(c+2160,"ysyx_041728 dCache selArrayWire_47_r", false,-1, 1,0);
        tracep->declBus(c+2161,"ysyx_041728 dCache selArrayWire_48_r", false,-1, 1,0);
        tracep->declBus(c+2162,"ysyx_041728 dCache selArrayWire_49_r", false,-1, 1,0);
        tracep->declBus(c+2163,"ysyx_041728 dCache selArrayWire_50_r", false,-1, 1,0);
        tracep->declBus(c+2164,"ysyx_041728 dCache selArrayWire_51_r", false,-1, 1,0);
        tracep->declBus(c+2165,"ysyx_041728 dCache selArrayWire_52_r", false,-1, 1,0);
        tracep->declBus(c+2166,"ysyx_041728 dCache selArrayWire_53_r", false,-1, 1,0);
        tracep->declBus(c+2167,"ysyx_041728 dCache selArrayWire_54_r", false,-1, 1,0);
        tracep->declBus(c+2168,"ysyx_041728 dCache selArrayWire_55_r", false,-1, 1,0);
        tracep->declBus(c+2169,"ysyx_041728 dCache selArrayWire_56_r", false,-1, 1,0);
        tracep->declBus(c+2170,"ysyx_041728 dCache selArrayWire_57_r", false,-1, 1,0);
        tracep->declBus(c+2171,"ysyx_041728 dCache selArrayWire_58_r", false,-1, 1,0);
        tracep->declBus(c+2172,"ysyx_041728 dCache selArrayWire_59_r", false,-1, 1,0);
        tracep->declBus(c+2173,"ysyx_041728 dCache selArrayWire_60_r", false,-1, 1,0);
        tracep->declBus(c+2174,"ysyx_041728 dCache selArrayWire_61_r", false,-1, 1,0);
        tracep->declBus(c+2175,"ysyx_041728 dCache selArrayWire_62_r", false,-1, 1,0);
        tracep->declBus(c+2176,"ysyx_041728 dCache selArrayWire_63_r", false,-1, 1,0);
        tracep->declBus(c+2177,"ysyx_041728 dCache sramSel", false,-1, 1,0);
        tracep->declBus(c+2178,"ysyx_041728 dCache io_cacheOut_ar_addr_o_hi", false,-1, 27,0);
        tracep->declBus(c+2179,"ysyx_041728 dCache maskWrite_0", false,-1, 7,0);
        tracep->declBus(c+2180,"ysyx_041728 dCache maskWrite_1", false,-1, 7,0);
        tracep->declBus(c+2181,"ysyx_041728 dCache maskWrite_2", false,-1, 7,0);
        tracep->declBus(c+2182,"ysyx_041728 dCache maskWrite_3", false,-1, 7,0);
        tracep->declBus(c+2183,"ysyx_041728 dCache maskWrite_4", false,-1, 7,0);
        tracep->declBus(c+2184,"ysyx_041728 dCache maskWrite_5", false,-1, 7,0);
        tracep->declBus(c+2185,"ysyx_041728 dCache maskWrite_6", false,-1, 7,0);
        tracep->declBus(c+2186,"ysyx_041728 dCache maskWrite_7", false,-1, 7,0);
        tracep->declArray(c+2187,"ysyx_041728 dCache ramMaskWrite", false,-1, 127,0);
        tracep->declBit(c+4248,"ysyx_041728 clintIns clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 clintIns reset", false,-1);
        tracep->declBit(c+95,"ysyx_041728 clintIns io_clintIO_valid", false,-1);
        tracep->declQuad(c+171,"ysyx_041728 clintIns io_clintIO_data_read", false,-1, 63,0);
        tracep->declQuad(c+129,"ysyx_041728 clintIns io_clintIO_data_write", false,-1, 63,0);
        tracep->declBit(c+131,"ysyx_041728 clintIns io_clintIO_wen", false,-1);
        tracep->declBus(c+132,"ysyx_041728 clintIns io_clintIO_addr", false,-1, 31,0);
        tracep->declBit(c+135,"ysyx_041728 clintIns intrTimeCnt_0", false,-1);
        tracep->declBit(c+136,"ysyx_041728 clintIns startTimeCnt_0", false,-1);
        tracep->declQuad(c+2191,"ysyx_041728 clintIns mtime_r", false,-1, 63,0);
        tracep->declQuad(c+2193,"ysyx_041728 clintIns mtimecmp_r", false,-1, 63,0);
        tracep->declBit(c+135,"ysyx_041728 clintIns intrTimeCnt", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 axiDIO clock", false,-1);
        tracep->declBit(c+4249,"ysyx_041728 axiDIO reset", false,-1);
        tracep->declBit(c+4250,"ysyx_041728 axiDIO io_axiIO_awready", false,-1);
        tracep->declBit(c+195,"ysyx_041728 axiDIO io_axiIO_awvalid", false,-1);
        tracep->declBus(c+196,"ysyx_041728 axiDIO io_axiIO_awaddr", false,-1, 31,0);
        tracep->declBus(c+197,"ysyx_041728 axiDIO io_axiIO_awsize", false,-1, 2,0);
        tracep->declBit(c+4257,"ysyx_041728 axiDIO io_axiIO_wready", false,-1);
        tracep->declBit(c+198,"ysyx_041728 axiDIO io_axiIO_wvalid", false,-1);
        tracep->declQuad(c+199,"ysyx_041728 axiDIO io_axiIO_wdata", false,-1, 63,0);
        tracep->declBus(c+201,"ysyx_041728 axiDIO io_axiIO_wstrb", false,-1, 7,0);
        tracep->declBit(c+198,"ysyx_041728 axiDIO io_axiIO_wlast", false,-1);
        tracep->declBit(c+202,"ysyx_041728 axiDIO io_axiIO_bready", false,-1);
        tracep->declBit(c+4264,"ysyx_041728 axiDIO io_axiIO_bvalid", false,-1);
        tracep->declBit(c+4267,"ysyx_041728 axiDIO io_axiIO_arready", false,-1);
        tracep->declBit(c+203,"ysyx_041728 axiDIO io_axiIO_arvalid", false,-1);
        tracep->declBus(c+204,"ysyx_041728 axiDIO io_axiIO_araddr", false,-1, 31,0);
        tracep->declBus(c+205,"ysyx_041728 axiDIO io_axiIO_arlen", false,-1, 7,0);
        tracep->declBus(c+206,"ysyx_041728 axiDIO io_axiIO_arsize", false,-1, 2,0);
        tracep->declBus(c+207,"ysyx_041728 axiDIO io_axiIO_arburst", false,-1, 1,0);
        tracep->declBit(c+208,"ysyx_041728 axiDIO io_axiIO_rready", false,-1);
        tracep->declBit(c+4275,"ysyx_041728 axiDIO io_axiIO_rvalid", false,-1);
        tracep->declQuad(c+4278,"ysyx_041728 axiDIO io_axiIO_rdata", false,-1, 63,0);
        tracep->declBit(c+4280,"ysyx_041728 axiDIO io_axiIO_rlast", false,-1);
        tracep->declBit(c+175,"ysyx_041728 axiDIO io_cache_ar_valid_o", false,-1);
        tracep->declBus(c+176,"ysyx_041728 axiDIO io_cache_ar_addr_o", false,-1, 31,0);
        tracep->declBus(c+177,"ysyx_041728 axiDIO io_cache_ar_len_o", false,-1, 7,0);
        tracep->declBit(c+4275,"ysyx_041728 axiDIO io_cache_r_valid_i", false,-1);
        tracep->declQuad(c+4278,"ysyx_041728 axiDIO io_cache_r_data_i", false,-1, 63,0);
        tracep->declBit(c+4280,"ysyx_041728 axiDIO io_cache_r_last_i", false,-1);
        tracep->declBit(c+98,"ysyx_041728 axiDIO io_cache_w_valid_o", false,-1);
        tracep->declBit(c+14,"ysyx_041728 axiDIO io_cache_w_ready_i", false,-1);
        tracep->declQuad(c+129,"ysyx_041728 axiDIO io_cache_w_data_o", false,-1, 63,0);
        tracep->declBus(c+132,"ysyx_041728 axiDIO io_cache_w_addr_o", false,-1, 31,0);
        tracep->declBus(c+134,"ysyx_041728 axiDIO io_cache_w_mask_o", false,-1, 7,0);
        tracep->declBus(c+133,"ysyx_041728 axiDIO io_cache_wsize", false,-1, 1,0);
        tracep->declBus(c+2195,"ysyx_041728 axiDIO rd_state", false,-1, 1,0);
        tracep->declBus(c+2196,"ysyx_041728 axiDIO r_idle_st", false,-1, 1,0);
        tracep->declBit(c+203,"ysyx_041728 axiDIO isReq", false,-1);
        tracep->declBit(c+2197,"ysyx_041728 axiDIO isData", false,-1);
        tracep->declBus(c+58,"ysyx_041728 axiDIO valid_c", false,-1, 1,0);
        tracep->declBus(c+2198,"ysyx_041728 axiDIO w_state", false,-1, 1,0);
        tracep->declBus(c+109,"ysyx_041728 axiDIO w_idle_st", false,-1, 1,0);
        tracep->declBus(c+59,"ysyx_041728 axiDIO w_req_st", false,-1, 1,0);
        tracep->declBit(c+195,"ysyx_041728 axiDIO isWReq", false,-1);
        tracep->declBit(c+2199,"ysyx_041728 axiDIO isWData", false,-1);
        tracep->declBit(c+202,"ysyx_041728 axiDIO isWB", false,-1);
        tracep->declBit(c+4248,"ysyx_041728 imem clock", false,-1);
        tracep->declBit(c+4,"ysyx_041728 imem io_memIO_cen", false,-1);
        tracep->declBit(c+5,"ysyx_041728 imem io_memIO_wen", false,-1);
        tracep->declArray(c+4293,"ysyx_041728 imem io_memIO_wdata", false,-1, 127,0);
        tracep->declBus(c+141,"ysyx_041728 imem io_memIO_addr", false,-1, 5,0);
        tracep->declArray(c+4297,"ysyx_041728 imem io_memIO_wmask", false,-1, 127,0);
        tracep->declArray(c+142,"ysyx_041728 imem io_memIO_rdata", false,-1, 127,0);
        tracep->declBit(c+61,"ysyx_041728 imem cen", false,-1);
        tracep->declArray(c+4303,"ysyx_041728 imem bwen", false,-1, 127,0);
        tracep->declBit(c+62,"ysyx_041728 imem wen", false,-1);
        tracep->declArray(c+2200,"ysyx_041728 imem ramWire_0_r", false,-1, 127,0);
        tracep->declArray(c+2204,"ysyx_041728 imem ramWire_1_r", false,-1, 127,0);
        tracep->declArray(c+2208,"ysyx_041728 imem ramWire_2_r", false,-1, 127,0);
        tracep->declArray(c+2212,"ysyx_041728 imem ramWire_3_r", false,-1, 127,0);
        tracep->declArray(c+2216,"ysyx_041728 imem ramWire_4_r", false,-1, 127,0);
        tracep->declArray(c+2220,"ysyx_041728 imem ramWire_5_r", false,-1, 127,0);
        tracep->declArray(c+2224,"ysyx_041728 imem ramWire_6_r", false,-1, 127,0);
        tracep->declArray(c+2228,"ysyx_041728 imem ramWire_7_r", false,-1, 127,0);
        tracep->declArray(c+2232,"ysyx_041728 imem ramWire_8_r", false,-1, 127,0);
        tracep->declArray(c+2236,"ysyx_041728 imem ramWire_9_r", false,-1, 127,0);
        tracep->declArray(c+2240,"ysyx_041728 imem ramWire_10_r", false,-1, 127,0);
        tracep->declArray(c+2244,"ysyx_041728 imem ramWire_11_r", false,-1, 127,0);
        tracep->declArray(c+2248,"ysyx_041728 imem ramWire_12_r", false,-1, 127,0);
        tracep->declArray(c+2252,"ysyx_041728 imem ramWire_13_r", false,-1, 127,0);
        tracep->declArray(c+2256,"ysyx_041728 imem ramWire_14_r", false,-1, 127,0);
        tracep->declArray(c+2260,"ysyx_041728 imem ramWire_15_r", false,-1, 127,0);
        tracep->declArray(c+2264,"ysyx_041728 imem ramWire_16_r", false,-1, 127,0);
        tracep->declArray(c+2268,"ysyx_041728 imem ramWire_17_r", false,-1, 127,0);
        tracep->declArray(c+2272,"ysyx_041728 imem ramWire_18_r", false,-1, 127,0);
        tracep->declArray(c+2276,"ysyx_041728 imem ramWire_19_r", false,-1, 127,0);
        tracep->declArray(c+2280,"ysyx_041728 imem ramWire_20_r", false,-1, 127,0);
        tracep->declArray(c+2284,"ysyx_041728 imem ramWire_21_r", false,-1, 127,0);
        tracep->declArray(c+2288,"ysyx_041728 imem ramWire_22_r", false,-1, 127,0);
        tracep->declArray(c+2292,"ysyx_041728 imem ramWire_23_r", false,-1, 127,0);
        tracep->declArray(c+2296,"ysyx_041728 imem ramWire_24_r", false,-1, 127,0);
        tracep->declArray(c+2300,"ysyx_041728 imem ramWire_25_r", false,-1, 127,0);
        tracep->declArray(c+2304,"ysyx_041728 imem ramWire_26_r", false,-1, 127,0);
        tracep->declArray(c+2308,"ysyx_041728 imem ramWire_27_r", false,-1, 127,0);
        tracep->declArray(c+2312,"ysyx_041728 imem ramWire_28_r", false,-1, 127,0);
        tracep->declArray(c+2316,"ysyx_041728 imem ramWire_29_r", false,-1, 127,0);
        tracep->declArray(c+2320,"ysyx_041728 imem ramWire_30_r", false,-1, 127,0);
        tracep->declArray(c+2324,"ysyx_041728 imem ramWire_31_r", false,-1, 127,0);
        tracep->declArray(c+2328,"ysyx_041728 imem ramWire_32_r", false,-1, 127,0);
        tracep->declArray(c+2332,"ysyx_041728 imem ramWire_33_r", false,-1, 127,0);
        tracep->declArray(c+2336,"ysyx_041728 imem ramWire_34_r", false,-1, 127,0);
        tracep->declArray(c+2340,"ysyx_041728 imem ramWire_35_r", false,-1, 127,0);
        tracep->declArray(c+2344,"ysyx_041728 imem ramWire_36_r", false,-1, 127,0);
        tracep->declArray(c+2348,"ysyx_041728 imem ramWire_37_r", false,-1, 127,0);
        tracep->declArray(c+2352,"ysyx_041728 imem ramWire_38_r", false,-1, 127,0);
        tracep->declArray(c+2356,"ysyx_041728 imem ramWire_39_r", false,-1, 127,0);
        tracep->declArray(c+2360,"ysyx_041728 imem ramWire_40_r", false,-1, 127,0);
        tracep->declArray(c+2364,"ysyx_041728 imem ramWire_41_r", false,-1, 127,0);
        tracep->declArray(c+2368,"ysyx_041728 imem ramWire_42_r", false,-1, 127,0);
        tracep->declArray(c+2372,"ysyx_041728 imem ramWire_43_r", false,-1, 127,0);
        tracep->declArray(c+2376,"ysyx_041728 imem ramWire_44_r", false,-1, 127,0);
        tracep->declArray(c+2380,"ysyx_041728 imem ramWire_45_r", false,-1, 127,0);
        tracep->declArray(c+2384,"ysyx_041728 imem ramWire_46_r", false,-1, 127,0);
        tracep->declArray(c+2388,"ysyx_041728 imem ramWire_47_r", false,-1, 127,0);
        tracep->declArray(c+2392,"ysyx_041728 imem ramWire_48_r", false,-1, 127,0);
        tracep->declArray(c+2396,"ysyx_041728 imem ramWire_49_r", false,-1, 127,0);
        tracep->declArray(c+2400,"ysyx_041728 imem ramWire_50_r", false,-1, 127,0);
        tracep->declArray(c+2404,"ysyx_041728 imem ramWire_51_r", false,-1, 127,0);
        tracep->declArray(c+2408,"ysyx_041728 imem ramWire_52_r", false,-1, 127,0);
        tracep->declArray(c+2412,"ysyx_041728 imem ramWire_53_r", false,-1, 127,0);
        tracep->declArray(c+2416,"ysyx_041728 imem ramWire_54_r", false,-1, 127,0);
        tracep->declArray(c+2420,"ysyx_041728 imem ramWire_55_r", false,-1, 127,0);
        tracep->declArray(c+2424,"ysyx_041728 imem ramWire_56_r", false,-1, 127,0);
        tracep->declArray(c+2428,"ysyx_041728 imem ramWire_57_r", false,-1, 127,0);
        tracep->declArray(c+2432,"ysyx_041728 imem ramWire_58_r", false,-1, 127,0);
        tracep->declArray(c+2436,"ysyx_041728 imem ramWire_59_r", false,-1, 127,0);
        tracep->declArray(c+2440,"ysyx_041728 imem ramWire_60_r", false,-1, 127,0);
        tracep->declArray(c+2444,"ysyx_041728 imem ramWire_61_r", false,-1, 127,0);
        tracep->declArray(c+2448,"ysyx_041728 imem ramWire_62_r", false,-1, 127,0);
        tracep->declArray(c+2452,"ysyx_041728 imem ramWire_63_r", false,-1, 127,0);
        tracep->declBit(c+4248,"ysyx_041728 dmem clock", false,-1);
        tracep->declBit(c+15,"ysyx_041728 dmem io_memIO_cen", false,-1);
        tracep->declBit(c+16,"ysyx_041728 dmem io_memIO_wen", false,-1);
        tracep->declArray(c+99,"ysyx_041728 dmem io_memIO_wdata", false,-1, 127,0);
        tracep->declBus(c+178,"ysyx_041728 dmem io_memIO_addr", false,-1, 5,0);
        tracep->declArray(c+17,"ysyx_041728 dmem io_memIO_wmask", false,-1, 127,0);
        tracep->declArray(c+179,"ysyx_041728 dmem io_memIO_rdata", false,-1, 127,0);
        tracep->declBit(c+63,"ysyx_041728 dmem cen", false,-1);
        tracep->declArray(c+64,"ysyx_041728 dmem bwen", false,-1, 127,0);
        tracep->declBit(c+68,"ysyx_041728 dmem wen", false,-1);
        tracep->declArray(c+2456,"ysyx_041728 dmem ramWire_0_r", false,-1, 127,0);
        tracep->declArray(c+2460,"ysyx_041728 dmem ramWire_1_r", false,-1, 127,0);
        tracep->declArray(c+2464,"ysyx_041728 dmem ramWire_2_r", false,-1, 127,0);
        tracep->declArray(c+2468,"ysyx_041728 dmem ramWire_3_r", false,-1, 127,0);
        tracep->declArray(c+2472,"ysyx_041728 dmem ramWire_4_r", false,-1, 127,0);
        tracep->declArray(c+2476,"ysyx_041728 dmem ramWire_5_r", false,-1, 127,0);
        tracep->declArray(c+2480,"ysyx_041728 dmem ramWire_6_r", false,-1, 127,0);
        tracep->declArray(c+2484,"ysyx_041728 dmem ramWire_7_r", false,-1, 127,0);
        tracep->declArray(c+2488,"ysyx_041728 dmem ramWire_8_r", false,-1, 127,0);
        tracep->declArray(c+2492,"ysyx_041728 dmem ramWire_9_r", false,-1, 127,0);
        tracep->declArray(c+2496,"ysyx_041728 dmem ramWire_10_r", false,-1, 127,0);
        tracep->declArray(c+2500,"ysyx_041728 dmem ramWire_11_r", false,-1, 127,0);
        tracep->declArray(c+2504,"ysyx_041728 dmem ramWire_12_r", false,-1, 127,0);
        tracep->declArray(c+2508,"ysyx_041728 dmem ramWire_13_r", false,-1, 127,0);
        tracep->declArray(c+2512,"ysyx_041728 dmem ramWire_14_r", false,-1, 127,0);
        tracep->declArray(c+2516,"ysyx_041728 dmem ramWire_15_r", false,-1, 127,0);
        tracep->declArray(c+2520,"ysyx_041728 dmem ramWire_16_r", false,-1, 127,0);
        tracep->declArray(c+2524,"ysyx_041728 dmem ramWire_17_r", false,-1, 127,0);
        tracep->declArray(c+2528,"ysyx_041728 dmem ramWire_18_r", false,-1, 127,0);
        tracep->declArray(c+2532,"ysyx_041728 dmem ramWire_19_r", false,-1, 127,0);
        tracep->declArray(c+2536,"ysyx_041728 dmem ramWire_20_r", false,-1, 127,0);
        tracep->declArray(c+2540,"ysyx_041728 dmem ramWire_21_r", false,-1, 127,0);
        tracep->declArray(c+2544,"ysyx_041728 dmem ramWire_22_r", false,-1, 127,0);
        tracep->declArray(c+2548,"ysyx_041728 dmem ramWire_23_r", false,-1, 127,0);
        tracep->declArray(c+2552,"ysyx_041728 dmem ramWire_24_r", false,-1, 127,0);
        tracep->declArray(c+2556,"ysyx_041728 dmem ramWire_25_r", false,-1, 127,0);
        tracep->declArray(c+2560,"ysyx_041728 dmem ramWire_26_r", false,-1, 127,0);
        tracep->declArray(c+2564,"ysyx_041728 dmem ramWire_27_r", false,-1, 127,0);
        tracep->declArray(c+2568,"ysyx_041728 dmem ramWire_28_r", false,-1, 127,0);
        tracep->declArray(c+2572,"ysyx_041728 dmem ramWire_29_r", false,-1, 127,0);
        tracep->declArray(c+2576,"ysyx_041728 dmem ramWire_30_r", false,-1, 127,0);
        tracep->declArray(c+2580,"ysyx_041728 dmem ramWire_31_r", false,-1, 127,0);
        tracep->declArray(c+2584,"ysyx_041728 dmem ramWire_32_r", false,-1, 127,0);
        tracep->declArray(c+2588,"ysyx_041728 dmem ramWire_33_r", false,-1, 127,0);
        tracep->declArray(c+2592,"ysyx_041728 dmem ramWire_34_r", false,-1, 127,0);
        tracep->declArray(c+2596,"ysyx_041728 dmem ramWire_35_r", false,-1, 127,0);
        tracep->declArray(c+2600,"ysyx_041728 dmem ramWire_36_r", false,-1, 127,0);
        tracep->declArray(c+2604,"ysyx_041728 dmem ramWire_37_r", false,-1, 127,0);
        tracep->declArray(c+2608,"ysyx_041728 dmem ramWire_38_r", false,-1, 127,0);
        tracep->declArray(c+2612,"ysyx_041728 dmem ramWire_39_r", false,-1, 127,0);
        tracep->declArray(c+2616,"ysyx_041728 dmem ramWire_40_r", false,-1, 127,0);
        tracep->declArray(c+2620,"ysyx_041728 dmem ramWire_41_r", false,-1, 127,0);
        tracep->declArray(c+2624,"ysyx_041728 dmem ramWire_42_r", false,-1, 127,0);
        tracep->declArray(c+2628,"ysyx_041728 dmem ramWire_43_r", false,-1, 127,0);
        tracep->declArray(c+2632,"ysyx_041728 dmem ramWire_44_r", false,-1, 127,0);
        tracep->declArray(c+2636,"ysyx_041728 dmem ramWire_45_r", false,-1, 127,0);
        tracep->declArray(c+2640,"ysyx_041728 dmem ramWire_46_r", false,-1, 127,0);
        tracep->declArray(c+2644,"ysyx_041728 dmem ramWire_47_r", false,-1, 127,0);
        tracep->declArray(c+2648,"ysyx_041728 dmem ramWire_48_r", false,-1, 127,0);
        tracep->declArray(c+2652,"ysyx_041728 dmem ramWire_49_r", false,-1, 127,0);
        tracep->declArray(c+2656,"ysyx_041728 dmem ramWire_50_r", false,-1, 127,0);
        tracep->declArray(c+2660,"ysyx_041728 dmem ramWire_51_r", false,-1, 127,0);
        tracep->declArray(c+2664,"ysyx_041728 dmem ramWire_52_r", false,-1, 127,0);
        tracep->declArray(c+2668,"ysyx_041728 dmem ramWire_53_r", false,-1, 127,0);
        tracep->declArray(c+2672,"ysyx_041728 dmem ramWire_54_r", false,-1, 127,0);
        tracep->declArray(c+2676,"ysyx_041728 dmem ramWire_55_r", false,-1, 127,0);
        tracep->declArray(c+2680,"ysyx_041728 dmem ramWire_56_r", false,-1, 127,0);
        tracep->declArray(c+2684,"ysyx_041728 dmem ramWire_57_r", false,-1, 127,0);
        tracep->declArray(c+2688,"ysyx_041728 dmem ramWire_58_r", false,-1, 127,0);
        tracep->declArray(c+2692,"ysyx_041728 dmem ramWire_59_r", false,-1, 127,0);
        tracep->declArray(c+2696,"ysyx_041728 dmem ramWire_60_r", false,-1, 127,0);
        tracep->declArray(c+2700,"ysyx_041728 dmem ramWire_61_r", false,-1, 127,0);
        tracep->declArray(c+2704,"ysyx_041728 dmem ramWire_62_r", false,-1, 127,0);
        tracep->declArray(c+2708,"ysyx_041728 dmem ramWire_63_r", false,-1, 127,0);
        tracep->declBit(c+4248,"ysyx_041728 imem_1 clock", false,-1);
        tracep->declBit(c+6,"ysyx_041728 imem_1 io_memIO_cen", false,-1);
        tracep->declBit(c+7,"ysyx_041728 imem_1 io_memIO_wen", false,-1);
        tracep->declArray(c+4293,"ysyx_041728 imem_1 io_memIO_wdata", false,-1, 127,0);
        tracep->declBus(c+141,"ysyx_041728 imem_1 io_memIO_addr", false,-1, 5,0);
        tracep->declArray(c+4297,"ysyx_041728 imem_1 io_memIO_wmask", false,-1, 127,0);
        tracep->declArray(c+146,"ysyx_041728 imem_1 io_memIO_rdata", false,-1, 127,0);
        tracep->declBit(c+69,"ysyx_041728 imem_1 cen", false,-1);
        tracep->declArray(c+4303,"ysyx_041728 imem_1 bwen", false,-1, 127,0);
        tracep->declBit(c+70,"ysyx_041728 imem_1 wen", false,-1);
        tracep->declArray(c+2712,"ysyx_041728 imem_1 ramWire_0_r", false,-1, 127,0);
        tracep->declArray(c+2716,"ysyx_041728 imem_1 ramWire_1_r", false,-1, 127,0);
        tracep->declArray(c+2720,"ysyx_041728 imem_1 ramWire_2_r", false,-1, 127,0);
        tracep->declArray(c+2724,"ysyx_041728 imem_1 ramWire_3_r", false,-1, 127,0);
        tracep->declArray(c+2728,"ysyx_041728 imem_1 ramWire_4_r", false,-1, 127,0);
        tracep->declArray(c+2732,"ysyx_041728 imem_1 ramWire_5_r", false,-1, 127,0);
        tracep->declArray(c+2736,"ysyx_041728 imem_1 ramWire_6_r", false,-1, 127,0);
        tracep->declArray(c+2740,"ysyx_041728 imem_1 ramWire_7_r", false,-1, 127,0);
        tracep->declArray(c+2744,"ysyx_041728 imem_1 ramWire_8_r", false,-1, 127,0);
        tracep->declArray(c+2748,"ysyx_041728 imem_1 ramWire_9_r", false,-1, 127,0);
        tracep->declArray(c+2752,"ysyx_041728 imem_1 ramWire_10_r", false,-1, 127,0);
        tracep->declArray(c+2756,"ysyx_041728 imem_1 ramWire_11_r", false,-1, 127,0);
        tracep->declArray(c+2760,"ysyx_041728 imem_1 ramWire_12_r", false,-1, 127,0);
        tracep->declArray(c+2764,"ysyx_041728 imem_1 ramWire_13_r", false,-1, 127,0);
        tracep->declArray(c+2768,"ysyx_041728 imem_1 ramWire_14_r", false,-1, 127,0);
        tracep->declArray(c+2772,"ysyx_041728 imem_1 ramWire_15_r", false,-1, 127,0);
        tracep->declArray(c+2776,"ysyx_041728 imem_1 ramWire_16_r", false,-1, 127,0);
        tracep->declArray(c+2780,"ysyx_041728 imem_1 ramWire_17_r", false,-1, 127,0);
        tracep->declArray(c+2784,"ysyx_041728 imem_1 ramWire_18_r", false,-1, 127,0);
        tracep->declArray(c+2788,"ysyx_041728 imem_1 ramWire_19_r", false,-1, 127,0);
        tracep->declArray(c+2792,"ysyx_041728 imem_1 ramWire_20_r", false,-1, 127,0);
        tracep->declArray(c+2796,"ysyx_041728 imem_1 ramWire_21_r", false,-1, 127,0);
        tracep->declArray(c+2800,"ysyx_041728 imem_1 ramWire_22_r", false,-1, 127,0);
        tracep->declArray(c+2804,"ysyx_041728 imem_1 ramWire_23_r", false,-1, 127,0);
        tracep->declArray(c+2808,"ysyx_041728 imem_1 ramWire_24_r", false,-1, 127,0);
        tracep->declArray(c+2812,"ysyx_041728 imem_1 ramWire_25_r", false,-1, 127,0);
        tracep->declArray(c+2816,"ysyx_041728 imem_1 ramWire_26_r", false,-1, 127,0);
        tracep->declArray(c+2820,"ysyx_041728 imem_1 ramWire_27_r", false,-1, 127,0);
        tracep->declArray(c+2824,"ysyx_041728 imem_1 ramWire_28_r", false,-1, 127,0);
        tracep->declArray(c+2828,"ysyx_041728 imem_1 ramWire_29_r", false,-1, 127,0);
        tracep->declArray(c+2832,"ysyx_041728 imem_1 ramWire_30_r", false,-1, 127,0);
        tracep->declArray(c+2836,"ysyx_041728 imem_1 ramWire_31_r", false,-1, 127,0);
        tracep->declArray(c+2840,"ysyx_041728 imem_1 ramWire_32_r", false,-1, 127,0);
        tracep->declArray(c+2844,"ysyx_041728 imem_1 ramWire_33_r", false,-1, 127,0);
        tracep->declArray(c+2848,"ysyx_041728 imem_1 ramWire_34_r", false,-1, 127,0);
        tracep->declArray(c+2852,"ysyx_041728 imem_1 ramWire_35_r", false,-1, 127,0);
        tracep->declArray(c+2856,"ysyx_041728 imem_1 ramWire_36_r", false,-1, 127,0);
        tracep->declArray(c+2860,"ysyx_041728 imem_1 ramWire_37_r", false,-1, 127,0);
        tracep->declArray(c+2864,"ysyx_041728 imem_1 ramWire_38_r", false,-1, 127,0);
        tracep->declArray(c+2868,"ysyx_041728 imem_1 ramWire_39_r", false,-1, 127,0);
        tracep->declArray(c+2872,"ysyx_041728 imem_1 ramWire_40_r", false,-1, 127,0);
        tracep->declArray(c+2876,"ysyx_041728 imem_1 ramWire_41_r", false,-1, 127,0);
        tracep->declArray(c+2880,"ysyx_041728 imem_1 ramWire_42_r", false,-1, 127,0);
        tracep->declArray(c+2884,"ysyx_041728 imem_1 ramWire_43_r", false,-1, 127,0);
        tracep->declArray(c+2888,"ysyx_041728 imem_1 ramWire_44_r", false,-1, 127,0);
        tracep->declArray(c+2892,"ysyx_041728 imem_1 ramWire_45_r", false,-1, 127,0);
        tracep->declArray(c+2896,"ysyx_041728 imem_1 ramWire_46_r", false,-1, 127,0);
        tracep->declArray(c+2900,"ysyx_041728 imem_1 ramWire_47_r", false,-1, 127,0);
        tracep->declArray(c+2904,"ysyx_041728 imem_1 ramWire_48_r", false,-1, 127,0);
        tracep->declArray(c+2908,"ysyx_041728 imem_1 ramWire_49_r", false,-1, 127,0);
        tracep->declArray(c+2912,"ysyx_041728 imem_1 ramWire_50_r", false,-1, 127,0);
        tracep->declArray(c+2916,"ysyx_041728 imem_1 ramWire_51_r", false,-1, 127,0);
        tracep->declArray(c+2920,"ysyx_041728 imem_1 ramWire_52_r", false,-1, 127,0);
        tracep->declArray(c+2924,"ysyx_041728 imem_1 ramWire_53_r", false,-1, 127,0);
        tracep->declArray(c+2928,"ysyx_041728 imem_1 ramWire_54_r", false,-1, 127,0);
        tracep->declArray(c+2932,"ysyx_041728 imem_1 ramWire_55_r", false,-1, 127,0);
        tracep->declArray(c+2936,"ysyx_041728 imem_1 ramWire_56_r", false,-1, 127,0);
        tracep->declArray(c+2940,"ysyx_041728 imem_1 ramWire_57_r", false,-1, 127,0);
        tracep->declArray(c+2944,"ysyx_041728 imem_1 ramWire_58_r", false,-1, 127,0);
        tracep->declArray(c+2948,"ysyx_041728 imem_1 ramWire_59_r", false,-1, 127,0);
        tracep->declArray(c+2952,"ysyx_041728 imem_1 ramWire_60_r", false,-1, 127,0);
        tracep->declArray(c+2956,"ysyx_041728 imem_1 ramWire_61_r", false,-1, 127,0);
        tracep->declArray(c+2960,"ysyx_041728 imem_1 ramWire_62_r", false,-1, 127,0);
        tracep->declArray(c+2964,"ysyx_041728 imem_1 ramWire_63_r", false,-1, 127,0);
        tracep->declBit(c+4248,"ysyx_041728 dmem_1 clock", false,-1);
        tracep->declBit(c+21,"ysyx_041728 dmem_1 io_memIO_cen", false,-1);
        tracep->declBit(c+22,"ysyx_041728 dmem_1 io_memIO_wen", false,-1);
        tracep->declArray(c+99,"ysyx_041728 dmem_1 io_memIO_wdata", false,-1, 127,0);
        tracep->declBus(c+178,"ysyx_041728 dmem_1 io_memIO_addr", false,-1, 5,0);
        tracep->declArray(c+23,"ysyx_041728 dmem_1 io_memIO_wmask", false,-1, 127,0);
        tracep->declArray(c+183,"ysyx_041728 dmem_1 io_memIO_rdata", false,-1, 127,0);
        tracep->declBit(c+71,"ysyx_041728 dmem_1 cen", false,-1);
        tracep->declArray(c+72,"ysyx_041728 dmem_1 bwen", false,-1, 127,0);
        tracep->declBit(c+76,"ysyx_041728 dmem_1 wen", false,-1);
        tracep->declArray(c+2968,"ysyx_041728 dmem_1 ramWire_0_r", false,-1, 127,0);
        tracep->declArray(c+2972,"ysyx_041728 dmem_1 ramWire_1_r", false,-1, 127,0);
        tracep->declArray(c+2976,"ysyx_041728 dmem_1 ramWire_2_r", false,-1, 127,0);
        tracep->declArray(c+2980,"ysyx_041728 dmem_1 ramWire_3_r", false,-1, 127,0);
        tracep->declArray(c+2984,"ysyx_041728 dmem_1 ramWire_4_r", false,-1, 127,0);
        tracep->declArray(c+2988,"ysyx_041728 dmem_1 ramWire_5_r", false,-1, 127,0);
        tracep->declArray(c+2992,"ysyx_041728 dmem_1 ramWire_6_r", false,-1, 127,0);
        tracep->declArray(c+2996,"ysyx_041728 dmem_1 ramWire_7_r", false,-1, 127,0);
        tracep->declArray(c+3000,"ysyx_041728 dmem_1 ramWire_8_r", false,-1, 127,0);
        tracep->declArray(c+3004,"ysyx_041728 dmem_1 ramWire_9_r", false,-1, 127,0);
        tracep->declArray(c+3008,"ysyx_041728 dmem_1 ramWire_10_r", false,-1, 127,0);
        tracep->declArray(c+3012,"ysyx_041728 dmem_1 ramWire_11_r", false,-1, 127,0);
        tracep->declArray(c+3016,"ysyx_041728 dmem_1 ramWire_12_r", false,-1, 127,0);
        tracep->declArray(c+3020,"ysyx_041728 dmem_1 ramWire_13_r", false,-1, 127,0);
        tracep->declArray(c+3024,"ysyx_041728 dmem_1 ramWire_14_r", false,-1, 127,0);
        tracep->declArray(c+3028,"ysyx_041728 dmem_1 ramWire_15_r", false,-1, 127,0);
        tracep->declArray(c+3032,"ysyx_041728 dmem_1 ramWire_16_r", false,-1, 127,0);
        tracep->declArray(c+3036,"ysyx_041728 dmem_1 ramWire_17_r", false,-1, 127,0);
        tracep->declArray(c+3040,"ysyx_041728 dmem_1 ramWire_18_r", false,-1, 127,0);
        tracep->declArray(c+3044,"ysyx_041728 dmem_1 ramWire_19_r", false,-1, 127,0);
        tracep->declArray(c+3048,"ysyx_041728 dmem_1 ramWire_20_r", false,-1, 127,0);
        tracep->declArray(c+3052,"ysyx_041728 dmem_1 ramWire_21_r", false,-1, 127,0);
        tracep->declArray(c+3056,"ysyx_041728 dmem_1 ramWire_22_r", false,-1, 127,0);
        tracep->declArray(c+3060,"ysyx_041728 dmem_1 ramWire_23_r", false,-1, 127,0);
        tracep->declArray(c+3064,"ysyx_041728 dmem_1 ramWire_24_r", false,-1, 127,0);
        tracep->declArray(c+3068,"ysyx_041728 dmem_1 ramWire_25_r", false,-1, 127,0);
        tracep->declArray(c+3072,"ysyx_041728 dmem_1 ramWire_26_r", false,-1, 127,0);
        tracep->declArray(c+3076,"ysyx_041728 dmem_1 ramWire_27_r", false,-1, 127,0);
        tracep->declArray(c+3080,"ysyx_041728 dmem_1 ramWire_28_r", false,-1, 127,0);
        tracep->declArray(c+3084,"ysyx_041728 dmem_1 ramWire_29_r", false,-1, 127,0);
        tracep->declArray(c+3088,"ysyx_041728 dmem_1 ramWire_30_r", false,-1, 127,0);
        tracep->declArray(c+3092,"ysyx_041728 dmem_1 ramWire_31_r", false,-1, 127,0);
        tracep->declArray(c+3096,"ysyx_041728 dmem_1 ramWire_32_r", false,-1, 127,0);
        tracep->declArray(c+3100,"ysyx_041728 dmem_1 ramWire_33_r", false,-1, 127,0);
        tracep->declArray(c+3104,"ysyx_041728 dmem_1 ramWire_34_r", false,-1, 127,0);
        tracep->declArray(c+3108,"ysyx_041728 dmem_1 ramWire_35_r", false,-1, 127,0);
        tracep->declArray(c+3112,"ysyx_041728 dmem_1 ramWire_36_r", false,-1, 127,0);
        tracep->declArray(c+3116,"ysyx_041728 dmem_1 ramWire_37_r", false,-1, 127,0);
        tracep->declArray(c+3120,"ysyx_041728 dmem_1 ramWire_38_r", false,-1, 127,0);
        tracep->declArray(c+3124,"ysyx_041728 dmem_1 ramWire_39_r", false,-1, 127,0);
        tracep->declArray(c+3128,"ysyx_041728 dmem_1 ramWire_40_r", false,-1, 127,0);
        tracep->declArray(c+3132,"ysyx_041728 dmem_1 ramWire_41_r", false,-1, 127,0);
        tracep->declArray(c+3136,"ysyx_041728 dmem_1 ramWire_42_r", false,-1, 127,0);
        tracep->declArray(c+3140,"ysyx_041728 dmem_1 ramWire_43_r", false,-1, 127,0);
        tracep->declArray(c+3144,"ysyx_041728 dmem_1 ramWire_44_r", false,-1, 127,0);
        tracep->declArray(c+3148,"ysyx_041728 dmem_1 ramWire_45_r", false,-1, 127,0);
        tracep->declArray(c+3152,"ysyx_041728 dmem_1 ramWire_46_r", false,-1, 127,0);
        tracep->declArray(c+3156,"ysyx_041728 dmem_1 ramWire_47_r", false,-1, 127,0);
        tracep->declArray(c+3160,"ysyx_041728 dmem_1 ramWire_48_r", false,-1, 127,0);
        tracep->declArray(c+3164,"ysyx_041728 dmem_1 ramWire_49_r", false,-1, 127,0);
        tracep->declArray(c+3168,"ysyx_041728 dmem_1 ramWire_50_r", false,-1, 127,0);
        tracep->declArray(c+3172,"ysyx_041728 dmem_1 ramWire_51_r", false,-1, 127,0);
        tracep->declArray(c+3176,"ysyx_041728 dmem_1 ramWire_52_r", false,-1, 127,0);
        tracep->declArray(c+3180,"ysyx_041728 dmem_1 ramWire_53_r", false,-1, 127,0);
        tracep->declArray(c+3184,"ysyx_041728 dmem_1 ramWire_54_r", false,-1, 127,0);
        tracep->declArray(c+3188,"ysyx_041728 dmem_1 ramWire_55_r", false,-1, 127,0);
        tracep->declArray(c+3192,"ysyx_041728 dmem_1 ramWire_56_r", false,-1, 127,0);
        tracep->declArray(c+3196,"ysyx_041728 dmem_1 ramWire_57_r", false,-1, 127,0);
        tracep->declArray(c+3200,"ysyx_041728 dmem_1 ramWire_58_r", false,-1, 127,0);
        tracep->declArray(c+3204,"ysyx_041728 dmem_1 ramWire_59_r", false,-1, 127,0);
        tracep->declArray(c+3208,"ysyx_041728 dmem_1 ramWire_60_r", false,-1, 127,0);
        tracep->declArray(c+3212,"ysyx_041728 dmem_1 ramWire_61_r", false,-1, 127,0);
        tracep->declArray(c+3216,"ysyx_041728 dmem_1 ramWire_62_r", false,-1, 127,0);
        tracep->declArray(c+3220,"ysyx_041728 dmem_1 ramWire_63_r", false,-1, 127,0);
        tracep->declBit(c+4248,"ysyx_041728 imem_2 clock", false,-1);
        tracep->declBit(c+8,"ysyx_041728 imem_2 io_memIO_cen", false,-1);
        tracep->declBit(c+9,"ysyx_041728 imem_2 io_memIO_wen", false,-1);
        tracep->declArray(c+4293,"ysyx_041728 imem_2 io_memIO_wdata", false,-1, 127,0);
        tracep->declBus(c+141,"ysyx_041728 imem_2 io_memIO_addr", false,-1, 5,0);
        tracep->declArray(c+4297,"ysyx_041728 imem_2 io_memIO_wmask", false,-1, 127,0);
        tracep->declArray(c+150,"ysyx_041728 imem_2 io_memIO_rdata", false,-1, 127,0);
        tracep->declBit(c+77,"ysyx_041728 imem_2 cen", false,-1);
        tracep->declArray(c+4303,"ysyx_041728 imem_2 bwen", false,-1, 127,0);
        tracep->declBit(c+78,"ysyx_041728 imem_2 wen", false,-1);
        tracep->declArray(c+3224,"ysyx_041728 imem_2 ramWire_0_r", false,-1, 127,0);
        tracep->declArray(c+3228,"ysyx_041728 imem_2 ramWire_1_r", false,-1, 127,0);
        tracep->declArray(c+3232,"ysyx_041728 imem_2 ramWire_2_r", false,-1, 127,0);
        tracep->declArray(c+3236,"ysyx_041728 imem_2 ramWire_3_r", false,-1, 127,0);
        tracep->declArray(c+3240,"ysyx_041728 imem_2 ramWire_4_r", false,-1, 127,0);
        tracep->declArray(c+3244,"ysyx_041728 imem_2 ramWire_5_r", false,-1, 127,0);
        tracep->declArray(c+3248,"ysyx_041728 imem_2 ramWire_6_r", false,-1, 127,0);
        tracep->declArray(c+3252,"ysyx_041728 imem_2 ramWire_7_r", false,-1, 127,0);
        tracep->declArray(c+3256,"ysyx_041728 imem_2 ramWire_8_r", false,-1, 127,0);
        tracep->declArray(c+3260,"ysyx_041728 imem_2 ramWire_9_r", false,-1, 127,0);
        tracep->declArray(c+3264,"ysyx_041728 imem_2 ramWire_10_r", false,-1, 127,0);
        tracep->declArray(c+3268,"ysyx_041728 imem_2 ramWire_11_r", false,-1, 127,0);
        tracep->declArray(c+3272,"ysyx_041728 imem_2 ramWire_12_r", false,-1, 127,0);
        tracep->declArray(c+3276,"ysyx_041728 imem_2 ramWire_13_r", false,-1, 127,0);
        tracep->declArray(c+3280,"ysyx_041728 imem_2 ramWire_14_r", false,-1, 127,0);
        tracep->declArray(c+3284,"ysyx_041728 imem_2 ramWire_15_r", false,-1, 127,0);
        tracep->declArray(c+3288,"ysyx_041728 imem_2 ramWire_16_r", false,-1, 127,0);
        tracep->declArray(c+3292,"ysyx_041728 imem_2 ramWire_17_r", false,-1, 127,0);
        tracep->declArray(c+3296,"ysyx_041728 imem_2 ramWire_18_r", false,-1, 127,0);
        tracep->declArray(c+3300,"ysyx_041728 imem_2 ramWire_19_r", false,-1, 127,0);
        tracep->declArray(c+3304,"ysyx_041728 imem_2 ramWire_20_r", false,-1, 127,0);
        tracep->declArray(c+3308,"ysyx_041728 imem_2 ramWire_21_r", false,-1, 127,0);
        tracep->declArray(c+3312,"ysyx_041728 imem_2 ramWire_22_r", false,-1, 127,0);
        tracep->declArray(c+3316,"ysyx_041728 imem_2 ramWire_23_r", false,-1, 127,0);
        tracep->declArray(c+3320,"ysyx_041728 imem_2 ramWire_24_r", false,-1, 127,0);
        tracep->declArray(c+3324,"ysyx_041728 imem_2 ramWire_25_r", false,-1, 127,0);
        tracep->declArray(c+3328,"ysyx_041728 imem_2 ramWire_26_r", false,-1, 127,0);
        tracep->declArray(c+3332,"ysyx_041728 imem_2 ramWire_27_r", false,-1, 127,0);
        tracep->declArray(c+3336,"ysyx_041728 imem_2 ramWire_28_r", false,-1, 127,0);
        tracep->declArray(c+3340,"ysyx_041728 imem_2 ramWire_29_r", false,-1, 127,0);
        tracep->declArray(c+3344,"ysyx_041728 imem_2 ramWire_30_r", false,-1, 127,0);
        tracep->declArray(c+3348,"ysyx_041728 imem_2 ramWire_31_r", false,-1, 127,0);
        tracep->declArray(c+3352,"ysyx_041728 imem_2 ramWire_32_r", false,-1, 127,0);
        tracep->declArray(c+3356,"ysyx_041728 imem_2 ramWire_33_r", false,-1, 127,0);
        tracep->declArray(c+3360,"ysyx_041728 imem_2 ramWire_34_r", false,-1, 127,0);
        tracep->declArray(c+3364,"ysyx_041728 imem_2 ramWire_35_r", false,-1, 127,0);
        tracep->declArray(c+3368,"ysyx_041728 imem_2 ramWire_36_r", false,-1, 127,0);
        tracep->declArray(c+3372,"ysyx_041728 imem_2 ramWire_37_r", false,-1, 127,0);
        tracep->declArray(c+3376,"ysyx_041728 imem_2 ramWire_38_r", false,-1, 127,0);
        tracep->declArray(c+3380,"ysyx_041728 imem_2 ramWire_39_r", false,-1, 127,0);
        tracep->declArray(c+3384,"ysyx_041728 imem_2 ramWire_40_r", false,-1, 127,0);
        tracep->declArray(c+3388,"ysyx_041728 imem_2 ramWire_41_r", false,-1, 127,0);
        tracep->declArray(c+3392,"ysyx_041728 imem_2 ramWire_42_r", false,-1, 127,0);
        tracep->declArray(c+3396,"ysyx_041728 imem_2 ramWire_43_r", false,-1, 127,0);
        tracep->declArray(c+3400,"ysyx_041728 imem_2 ramWire_44_r", false,-1, 127,0);
        tracep->declArray(c+3404,"ysyx_041728 imem_2 ramWire_45_r", false,-1, 127,0);
        tracep->declArray(c+3408,"ysyx_041728 imem_2 ramWire_46_r", false,-1, 127,0);
        tracep->declArray(c+3412,"ysyx_041728 imem_2 ramWire_47_r", false,-1, 127,0);
        tracep->declArray(c+3416,"ysyx_041728 imem_2 ramWire_48_r", false,-1, 127,0);
        tracep->declArray(c+3420,"ysyx_041728 imem_2 ramWire_49_r", false,-1, 127,0);
        tracep->declArray(c+3424,"ysyx_041728 imem_2 ramWire_50_r", false,-1, 127,0);
        tracep->declArray(c+3428,"ysyx_041728 imem_2 ramWire_51_r", false,-1, 127,0);
        tracep->declArray(c+3432,"ysyx_041728 imem_2 ramWire_52_r", false,-1, 127,0);
        tracep->declArray(c+3436,"ysyx_041728 imem_2 ramWire_53_r", false,-1, 127,0);
        tracep->declArray(c+3440,"ysyx_041728 imem_2 ramWire_54_r", false,-1, 127,0);
        tracep->declArray(c+3444,"ysyx_041728 imem_2 ramWire_55_r", false,-1, 127,0);
        tracep->declArray(c+3448,"ysyx_041728 imem_2 ramWire_56_r", false,-1, 127,0);
        tracep->declArray(c+3452,"ysyx_041728 imem_2 ramWire_57_r", false,-1, 127,0);
        tracep->declArray(c+3456,"ysyx_041728 imem_2 ramWire_58_r", false,-1, 127,0);
        tracep->declArray(c+3460,"ysyx_041728 imem_2 ramWire_59_r", false,-1, 127,0);
        tracep->declArray(c+3464,"ysyx_041728 imem_2 ramWire_60_r", false,-1, 127,0);
        tracep->declArray(c+3468,"ysyx_041728 imem_2 ramWire_61_r", false,-1, 127,0);
        tracep->declArray(c+3472,"ysyx_041728 imem_2 ramWire_62_r", false,-1, 127,0);
        tracep->declArray(c+3476,"ysyx_041728 imem_2 ramWire_63_r", false,-1, 127,0);
        tracep->declBit(c+4248,"ysyx_041728 dmem_2 clock", false,-1);
        tracep->declBit(c+27,"ysyx_041728 dmem_2 io_memIO_cen", false,-1);
        tracep->declBit(c+28,"ysyx_041728 dmem_2 io_memIO_wen", false,-1);
        tracep->declArray(c+99,"ysyx_041728 dmem_2 io_memIO_wdata", false,-1, 127,0);
        tracep->declBus(c+178,"ysyx_041728 dmem_2 io_memIO_addr", false,-1, 5,0);
        tracep->declArray(c+29,"ysyx_041728 dmem_2 io_memIO_wmask", false,-1, 127,0);
        tracep->declArray(c+187,"ysyx_041728 dmem_2 io_memIO_rdata", false,-1, 127,0);
        tracep->declBit(c+79,"ysyx_041728 dmem_2 cen", false,-1);
        tracep->declArray(c+80,"ysyx_041728 dmem_2 bwen", false,-1, 127,0);
        tracep->declBit(c+84,"ysyx_041728 dmem_2 wen", false,-1);
        tracep->declArray(c+3480,"ysyx_041728 dmem_2 ramWire_0_r", false,-1, 127,0);
        tracep->declArray(c+3484,"ysyx_041728 dmem_2 ramWire_1_r", false,-1, 127,0);
        tracep->declArray(c+3488,"ysyx_041728 dmem_2 ramWire_2_r", false,-1, 127,0);
        tracep->declArray(c+3492,"ysyx_041728 dmem_2 ramWire_3_r", false,-1, 127,0);
        tracep->declArray(c+3496,"ysyx_041728 dmem_2 ramWire_4_r", false,-1, 127,0);
        tracep->declArray(c+3500,"ysyx_041728 dmem_2 ramWire_5_r", false,-1, 127,0);
        tracep->declArray(c+3504,"ysyx_041728 dmem_2 ramWire_6_r", false,-1, 127,0);
        tracep->declArray(c+3508,"ysyx_041728 dmem_2 ramWire_7_r", false,-1, 127,0);
        tracep->declArray(c+3512,"ysyx_041728 dmem_2 ramWire_8_r", false,-1, 127,0);
        tracep->declArray(c+3516,"ysyx_041728 dmem_2 ramWire_9_r", false,-1, 127,0);
        tracep->declArray(c+3520,"ysyx_041728 dmem_2 ramWire_10_r", false,-1, 127,0);
        tracep->declArray(c+3524,"ysyx_041728 dmem_2 ramWire_11_r", false,-1, 127,0);
        tracep->declArray(c+3528,"ysyx_041728 dmem_2 ramWire_12_r", false,-1, 127,0);
        tracep->declArray(c+3532,"ysyx_041728 dmem_2 ramWire_13_r", false,-1, 127,0);
        tracep->declArray(c+3536,"ysyx_041728 dmem_2 ramWire_14_r", false,-1, 127,0);
        tracep->declArray(c+3540,"ysyx_041728 dmem_2 ramWire_15_r", false,-1, 127,0);
        tracep->declArray(c+3544,"ysyx_041728 dmem_2 ramWire_16_r", false,-1, 127,0);
        tracep->declArray(c+3548,"ysyx_041728 dmem_2 ramWire_17_r", false,-1, 127,0);
        tracep->declArray(c+3552,"ysyx_041728 dmem_2 ramWire_18_r", false,-1, 127,0);
        tracep->declArray(c+3556,"ysyx_041728 dmem_2 ramWire_19_r", false,-1, 127,0);
        tracep->declArray(c+3560,"ysyx_041728 dmem_2 ramWire_20_r", false,-1, 127,0);
        tracep->declArray(c+3564,"ysyx_041728 dmem_2 ramWire_21_r", false,-1, 127,0);
        tracep->declArray(c+3568,"ysyx_041728 dmem_2 ramWire_22_r", false,-1, 127,0);
        tracep->declArray(c+3572,"ysyx_041728 dmem_2 ramWire_23_r", false,-1, 127,0);
        tracep->declArray(c+3576,"ysyx_041728 dmem_2 ramWire_24_r", false,-1, 127,0);
        tracep->declArray(c+3580,"ysyx_041728 dmem_2 ramWire_25_r", false,-1, 127,0);
        tracep->declArray(c+3584,"ysyx_041728 dmem_2 ramWire_26_r", false,-1, 127,0);
        tracep->declArray(c+3588,"ysyx_041728 dmem_2 ramWire_27_r", false,-1, 127,0);
        tracep->declArray(c+3592,"ysyx_041728 dmem_2 ramWire_28_r", false,-1, 127,0);
        tracep->declArray(c+3596,"ysyx_041728 dmem_2 ramWire_29_r", false,-1, 127,0);
        tracep->declArray(c+3600,"ysyx_041728 dmem_2 ramWire_30_r", false,-1, 127,0);
        tracep->declArray(c+3604,"ysyx_041728 dmem_2 ramWire_31_r", false,-1, 127,0);
        tracep->declArray(c+3608,"ysyx_041728 dmem_2 ramWire_32_r", false,-1, 127,0);
        tracep->declArray(c+3612,"ysyx_041728 dmem_2 ramWire_33_r", false,-1, 127,0);
        tracep->declArray(c+3616,"ysyx_041728 dmem_2 ramWire_34_r", false,-1, 127,0);
        tracep->declArray(c+3620,"ysyx_041728 dmem_2 ramWire_35_r", false,-1, 127,0);
        tracep->declArray(c+3624,"ysyx_041728 dmem_2 ramWire_36_r", false,-1, 127,0);
        tracep->declArray(c+3628,"ysyx_041728 dmem_2 ramWire_37_r", false,-1, 127,0);
        tracep->declArray(c+3632,"ysyx_041728 dmem_2 ramWire_38_r", false,-1, 127,0);
        tracep->declArray(c+3636,"ysyx_041728 dmem_2 ramWire_39_r", false,-1, 127,0);
        tracep->declArray(c+3640,"ysyx_041728 dmem_2 ramWire_40_r", false,-1, 127,0);
        tracep->declArray(c+3644,"ysyx_041728 dmem_2 ramWire_41_r", false,-1, 127,0);
        tracep->declArray(c+3648,"ysyx_041728 dmem_2 ramWire_42_r", false,-1, 127,0);
        tracep->declArray(c+3652,"ysyx_041728 dmem_2 ramWire_43_r", false,-1, 127,0);
        tracep->declArray(c+3656,"ysyx_041728 dmem_2 ramWire_44_r", false,-1, 127,0);
        tracep->declArray(c+3660,"ysyx_041728 dmem_2 ramWire_45_r", false,-1, 127,0);
        tracep->declArray(c+3664,"ysyx_041728 dmem_2 ramWire_46_r", false,-1, 127,0);
        tracep->declArray(c+3668,"ysyx_041728 dmem_2 ramWire_47_r", false,-1, 127,0);
        tracep->declArray(c+3672,"ysyx_041728 dmem_2 ramWire_48_r", false,-1, 127,0);
        tracep->declArray(c+3676,"ysyx_041728 dmem_2 ramWire_49_r", false,-1, 127,0);
        tracep->declArray(c+3680,"ysyx_041728 dmem_2 ramWire_50_r", false,-1, 127,0);
        tracep->declArray(c+3684,"ysyx_041728 dmem_2 ramWire_51_r", false,-1, 127,0);
        tracep->declArray(c+3688,"ysyx_041728 dmem_2 ramWire_52_r", false,-1, 127,0);
        tracep->declArray(c+3692,"ysyx_041728 dmem_2 ramWire_53_r", false,-1, 127,0);
        tracep->declArray(c+3696,"ysyx_041728 dmem_2 ramWire_54_r", false,-1, 127,0);
        tracep->declArray(c+3700,"ysyx_041728 dmem_2 ramWire_55_r", false,-1, 127,0);
        tracep->declArray(c+3704,"ysyx_041728 dmem_2 ramWire_56_r", false,-1, 127,0);
        tracep->declArray(c+3708,"ysyx_041728 dmem_2 ramWire_57_r", false,-1, 127,0);
        tracep->declArray(c+3712,"ysyx_041728 dmem_2 ramWire_58_r", false,-1, 127,0);
        tracep->declArray(c+3716,"ysyx_041728 dmem_2 ramWire_59_r", false,-1, 127,0);
        tracep->declArray(c+3720,"ysyx_041728 dmem_2 ramWire_60_r", false,-1, 127,0);
        tracep->declArray(c+3724,"ysyx_041728 dmem_2 ramWire_61_r", false,-1, 127,0);
        tracep->declArray(c+3728,"ysyx_041728 dmem_2 ramWire_62_r", false,-1, 127,0);
        tracep->declArray(c+3732,"ysyx_041728 dmem_2 ramWire_63_r", false,-1, 127,0);
        tracep->declBit(c+4248,"ysyx_041728 imem_3 clock", false,-1);
        tracep->declBit(c+10,"ysyx_041728 imem_3 io_memIO_cen", false,-1);
        tracep->declBit(c+11,"ysyx_041728 imem_3 io_memIO_wen", false,-1);
        tracep->declArray(c+4293,"ysyx_041728 imem_3 io_memIO_wdata", false,-1, 127,0);
        tracep->declBus(c+141,"ysyx_041728 imem_3 io_memIO_addr", false,-1, 5,0);
        tracep->declArray(c+4297,"ysyx_041728 imem_3 io_memIO_wmask", false,-1, 127,0);
        tracep->declArray(c+154,"ysyx_041728 imem_3 io_memIO_rdata", false,-1, 127,0);
        tracep->declBit(c+85,"ysyx_041728 imem_3 cen", false,-1);
        tracep->declArray(c+4303,"ysyx_041728 imem_3 bwen", false,-1, 127,0);
        tracep->declBit(c+86,"ysyx_041728 imem_3 wen", false,-1);
        tracep->declArray(c+3736,"ysyx_041728 imem_3 ramWire_0_r", false,-1, 127,0);
        tracep->declArray(c+3740,"ysyx_041728 imem_3 ramWire_1_r", false,-1, 127,0);
        tracep->declArray(c+3744,"ysyx_041728 imem_3 ramWire_2_r", false,-1, 127,0);
        tracep->declArray(c+3748,"ysyx_041728 imem_3 ramWire_3_r", false,-1, 127,0);
        tracep->declArray(c+3752,"ysyx_041728 imem_3 ramWire_4_r", false,-1, 127,0);
        tracep->declArray(c+3756,"ysyx_041728 imem_3 ramWire_5_r", false,-1, 127,0);
        tracep->declArray(c+3760,"ysyx_041728 imem_3 ramWire_6_r", false,-1, 127,0);
        tracep->declArray(c+3764,"ysyx_041728 imem_3 ramWire_7_r", false,-1, 127,0);
        tracep->declArray(c+3768,"ysyx_041728 imem_3 ramWire_8_r", false,-1, 127,0);
        tracep->declArray(c+3772,"ysyx_041728 imem_3 ramWire_9_r", false,-1, 127,0);
        tracep->declArray(c+3776,"ysyx_041728 imem_3 ramWire_10_r", false,-1, 127,0);
        tracep->declArray(c+3780,"ysyx_041728 imem_3 ramWire_11_r", false,-1, 127,0);
        tracep->declArray(c+3784,"ysyx_041728 imem_3 ramWire_12_r", false,-1, 127,0);
        tracep->declArray(c+3788,"ysyx_041728 imem_3 ramWire_13_r", false,-1, 127,0);
        tracep->declArray(c+3792,"ysyx_041728 imem_3 ramWire_14_r", false,-1, 127,0);
        tracep->declArray(c+3796,"ysyx_041728 imem_3 ramWire_15_r", false,-1, 127,0);
        tracep->declArray(c+3800,"ysyx_041728 imem_3 ramWire_16_r", false,-1, 127,0);
        tracep->declArray(c+3804,"ysyx_041728 imem_3 ramWire_17_r", false,-1, 127,0);
        tracep->declArray(c+3808,"ysyx_041728 imem_3 ramWire_18_r", false,-1, 127,0);
        tracep->declArray(c+3812,"ysyx_041728 imem_3 ramWire_19_r", false,-1, 127,0);
        tracep->declArray(c+3816,"ysyx_041728 imem_3 ramWire_20_r", false,-1, 127,0);
        tracep->declArray(c+3820,"ysyx_041728 imem_3 ramWire_21_r", false,-1, 127,0);
        tracep->declArray(c+3824,"ysyx_041728 imem_3 ramWire_22_r", false,-1, 127,0);
        tracep->declArray(c+3828,"ysyx_041728 imem_3 ramWire_23_r", false,-1, 127,0);
        tracep->declArray(c+3832,"ysyx_041728 imem_3 ramWire_24_r", false,-1, 127,0);
        tracep->declArray(c+3836,"ysyx_041728 imem_3 ramWire_25_r", false,-1, 127,0);
        tracep->declArray(c+3840,"ysyx_041728 imem_3 ramWire_26_r", false,-1, 127,0);
        tracep->declArray(c+3844,"ysyx_041728 imem_3 ramWire_27_r", false,-1, 127,0);
        tracep->declArray(c+3848,"ysyx_041728 imem_3 ramWire_28_r", false,-1, 127,0);
        tracep->declArray(c+3852,"ysyx_041728 imem_3 ramWire_29_r", false,-1, 127,0);
        tracep->declArray(c+3856,"ysyx_041728 imem_3 ramWire_30_r", false,-1, 127,0);
        tracep->declArray(c+3860,"ysyx_041728 imem_3 ramWire_31_r", false,-1, 127,0);
        tracep->declArray(c+3864,"ysyx_041728 imem_3 ramWire_32_r", false,-1, 127,0);
        tracep->declArray(c+3868,"ysyx_041728 imem_3 ramWire_33_r", false,-1, 127,0);
        tracep->declArray(c+3872,"ysyx_041728 imem_3 ramWire_34_r", false,-1, 127,0);
        tracep->declArray(c+3876,"ysyx_041728 imem_3 ramWire_35_r", false,-1, 127,0);
        tracep->declArray(c+3880,"ysyx_041728 imem_3 ramWire_36_r", false,-1, 127,0);
        tracep->declArray(c+3884,"ysyx_041728 imem_3 ramWire_37_r", false,-1, 127,0);
        tracep->declArray(c+3888,"ysyx_041728 imem_3 ramWire_38_r", false,-1, 127,0);
        tracep->declArray(c+3892,"ysyx_041728 imem_3 ramWire_39_r", false,-1, 127,0);
        tracep->declArray(c+3896,"ysyx_041728 imem_3 ramWire_40_r", false,-1, 127,0);
        tracep->declArray(c+3900,"ysyx_041728 imem_3 ramWire_41_r", false,-1, 127,0);
        tracep->declArray(c+3904,"ysyx_041728 imem_3 ramWire_42_r", false,-1, 127,0);
        tracep->declArray(c+3908,"ysyx_041728 imem_3 ramWire_43_r", false,-1, 127,0);
        tracep->declArray(c+3912,"ysyx_041728 imem_3 ramWire_44_r", false,-1, 127,0);
        tracep->declArray(c+3916,"ysyx_041728 imem_3 ramWire_45_r", false,-1, 127,0);
        tracep->declArray(c+3920,"ysyx_041728 imem_3 ramWire_46_r", false,-1, 127,0);
        tracep->declArray(c+3924,"ysyx_041728 imem_3 ramWire_47_r", false,-1, 127,0);
        tracep->declArray(c+3928,"ysyx_041728 imem_3 ramWire_48_r", false,-1, 127,0);
        tracep->declArray(c+3932,"ysyx_041728 imem_3 ramWire_49_r", false,-1, 127,0);
        tracep->declArray(c+3936,"ysyx_041728 imem_3 ramWire_50_r", false,-1, 127,0);
        tracep->declArray(c+3940,"ysyx_041728 imem_3 ramWire_51_r", false,-1, 127,0);
        tracep->declArray(c+3944,"ysyx_041728 imem_3 ramWire_52_r", false,-1, 127,0);
        tracep->declArray(c+3948,"ysyx_041728 imem_3 ramWire_53_r", false,-1, 127,0);
        tracep->declArray(c+3952,"ysyx_041728 imem_3 ramWire_54_r", false,-1, 127,0);
        tracep->declArray(c+3956,"ysyx_041728 imem_3 ramWire_55_r", false,-1, 127,0);
        tracep->declArray(c+3960,"ysyx_041728 imem_3 ramWire_56_r", false,-1, 127,0);
        tracep->declArray(c+3964,"ysyx_041728 imem_3 ramWire_57_r", false,-1, 127,0);
        tracep->declArray(c+3968,"ysyx_041728 imem_3 ramWire_58_r", false,-1, 127,0);
        tracep->declArray(c+3972,"ysyx_041728 imem_3 ramWire_59_r", false,-1, 127,0);
        tracep->declArray(c+3976,"ysyx_041728 imem_3 ramWire_60_r", false,-1, 127,0);
        tracep->declArray(c+3980,"ysyx_041728 imem_3 ramWire_61_r", false,-1, 127,0);
        tracep->declArray(c+3984,"ysyx_041728 imem_3 ramWire_62_r", false,-1, 127,0);
        tracep->declArray(c+3988,"ysyx_041728 imem_3 ramWire_63_r", false,-1, 127,0);
        tracep->declBit(c+4248,"ysyx_041728 dmem_3 clock", false,-1);
        tracep->declBit(c+33,"ysyx_041728 dmem_3 io_memIO_cen", false,-1);
        tracep->declBit(c+34,"ysyx_041728 dmem_3 io_memIO_wen", false,-1);
        tracep->declArray(c+99,"ysyx_041728 dmem_3 io_memIO_wdata", false,-1, 127,0);
        tracep->declBus(c+178,"ysyx_041728 dmem_3 io_memIO_addr", false,-1, 5,0);
        tracep->declArray(c+35,"ysyx_041728 dmem_3 io_memIO_wmask", false,-1, 127,0);
        tracep->declArray(c+191,"ysyx_041728 dmem_3 io_memIO_rdata", false,-1, 127,0);
        tracep->declBit(c+87,"ysyx_041728 dmem_3 cen", false,-1);
        tracep->declArray(c+88,"ysyx_041728 dmem_3 bwen", false,-1, 127,0);
        tracep->declBit(c+92,"ysyx_041728 dmem_3 wen", false,-1);
        tracep->declArray(c+3992,"ysyx_041728 dmem_3 ramWire_0_r", false,-1, 127,0);
        tracep->declArray(c+3996,"ysyx_041728 dmem_3 ramWire_1_r", false,-1, 127,0);
        tracep->declArray(c+4000,"ysyx_041728 dmem_3 ramWire_2_r", false,-1, 127,0);
        tracep->declArray(c+4004,"ysyx_041728 dmem_3 ramWire_3_r", false,-1, 127,0);
        tracep->declArray(c+4008,"ysyx_041728 dmem_3 ramWire_4_r", false,-1, 127,0);
        tracep->declArray(c+4012,"ysyx_041728 dmem_3 ramWire_5_r", false,-1, 127,0);
        tracep->declArray(c+4016,"ysyx_041728 dmem_3 ramWire_6_r", false,-1, 127,0);
        tracep->declArray(c+4020,"ysyx_041728 dmem_3 ramWire_7_r", false,-1, 127,0);
        tracep->declArray(c+4024,"ysyx_041728 dmem_3 ramWire_8_r", false,-1, 127,0);
        tracep->declArray(c+4028,"ysyx_041728 dmem_3 ramWire_9_r", false,-1, 127,0);
        tracep->declArray(c+4032,"ysyx_041728 dmem_3 ramWire_10_r", false,-1, 127,0);
        tracep->declArray(c+4036,"ysyx_041728 dmem_3 ramWire_11_r", false,-1, 127,0);
        tracep->declArray(c+4040,"ysyx_041728 dmem_3 ramWire_12_r", false,-1, 127,0);
        tracep->declArray(c+4044,"ysyx_041728 dmem_3 ramWire_13_r", false,-1, 127,0);
        tracep->declArray(c+4048,"ysyx_041728 dmem_3 ramWire_14_r", false,-1, 127,0);
        tracep->declArray(c+4052,"ysyx_041728 dmem_3 ramWire_15_r", false,-1, 127,0);
        tracep->declArray(c+4056,"ysyx_041728 dmem_3 ramWire_16_r", false,-1, 127,0);
        tracep->declArray(c+4060,"ysyx_041728 dmem_3 ramWire_17_r", false,-1, 127,0);
        tracep->declArray(c+4064,"ysyx_041728 dmem_3 ramWire_18_r", false,-1, 127,0);
        tracep->declArray(c+4068,"ysyx_041728 dmem_3 ramWire_19_r", false,-1, 127,0);
        tracep->declArray(c+4072,"ysyx_041728 dmem_3 ramWire_20_r", false,-1, 127,0);
        tracep->declArray(c+4076,"ysyx_041728 dmem_3 ramWire_21_r", false,-1, 127,0);
        tracep->declArray(c+4080,"ysyx_041728 dmem_3 ramWire_22_r", false,-1, 127,0);
        tracep->declArray(c+4084,"ysyx_041728 dmem_3 ramWire_23_r", false,-1, 127,0);
        tracep->declArray(c+4088,"ysyx_041728 dmem_3 ramWire_24_r", false,-1, 127,0);
        tracep->declArray(c+4092,"ysyx_041728 dmem_3 ramWire_25_r", false,-1, 127,0);
        tracep->declArray(c+4096,"ysyx_041728 dmem_3 ramWire_26_r", false,-1, 127,0);
        tracep->declArray(c+4100,"ysyx_041728 dmem_3 ramWire_27_r", false,-1, 127,0);
        tracep->declArray(c+4104,"ysyx_041728 dmem_3 ramWire_28_r", false,-1, 127,0);
        tracep->declArray(c+4108,"ysyx_041728 dmem_3 ramWire_29_r", false,-1, 127,0);
        tracep->declArray(c+4112,"ysyx_041728 dmem_3 ramWire_30_r", false,-1, 127,0);
        tracep->declArray(c+4116,"ysyx_041728 dmem_3 ramWire_31_r", false,-1, 127,0);
        tracep->declArray(c+4120,"ysyx_041728 dmem_3 ramWire_32_r", false,-1, 127,0);
        tracep->declArray(c+4124,"ysyx_041728 dmem_3 ramWire_33_r", false,-1, 127,0);
        tracep->declArray(c+4128,"ysyx_041728 dmem_3 ramWire_34_r", false,-1, 127,0);
        tracep->declArray(c+4132,"ysyx_041728 dmem_3 ramWire_35_r", false,-1, 127,0);
        tracep->declArray(c+4136,"ysyx_041728 dmem_3 ramWire_36_r", false,-1, 127,0);
        tracep->declArray(c+4140,"ysyx_041728 dmem_3 ramWire_37_r", false,-1, 127,0);
        tracep->declArray(c+4144,"ysyx_041728 dmem_3 ramWire_38_r", false,-1, 127,0);
        tracep->declArray(c+4148,"ysyx_041728 dmem_3 ramWire_39_r", false,-1, 127,0);
        tracep->declArray(c+4152,"ysyx_041728 dmem_3 ramWire_40_r", false,-1, 127,0);
        tracep->declArray(c+4156,"ysyx_041728 dmem_3 ramWire_41_r", false,-1, 127,0);
        tracep->declArray(c+4160,"ysyx_041728 dmem_3 ramWire_42_r", false,-1, 127,0);
        tracep->declArray(c+4164,"ysyx_041728 dmem_3 ramWire_43_r", false,-1, 127,0);
        tracep->declArray(c+4168,"ysyx_041728 dmem_3 ramWire_44_r", false,-1, 127,0);
        tracep->declArray(c+4172,"ysyx_041728 dmem_3 ramWire_45_r", false,-1, 127,0);
        tracep->declArray(c+4176,"ysyx_041728 dmem_3 ramWire_46_r", false,-1, 127,0);
        tracep->declArray(c+4180,"ysyx_041728 dmem_3 ramWire_47_r", false,-1, 127,0);
        tracep->declArray(c+4184,"ysyx_041728 dmem_3 ramWire_48_r", false,-1, 127,0);
        tracep->declArray(c+4188,"ysyx_041728 dmem_3 ramWire_49_r", false,-1, 127,0);
        tracep->declArray(c+4192,"ysyx_041728 dmem_3 ramWire_50_r", false,-1, 127,0);
        tracep->declArray(c+4196,"ysyx_041728 dmem_3 ramWire_51_r", false,-1, 127,0);
        tracep->declArray(c+4200,"ysyx_041728 dmem_3 ramWire_52_r", false,-1, 127,0);
        tracep->declArray(c+4204,"ysyx_041728 dmem_3 ramWire_53_r", false,-1, 127,0);
        tracep->declArray(c+4208,"ysyx_041728 dmem_3 ramWire_54_r", false,-1, 127,0);
        tracep->declArray(c+4212,"ysyx_041728 dmem_3 ramWire_55_r", false,-1, 127,0);
        tracep->declArray(c+4216,"ysyx_041728 dmem_3 ramWire_56_r", false,-1, 127,0);
        tracep->declArray(c+4220,"ysyx_041728 dmem_3 ramWire_57_r", false,-1, 127,0);
        tracep->declArray(c+4224,"ysyx_041728 dmem_3 ramWire_58_r", false,-1, 127,0);
        tracep->declArray(c+4228,"ysyx_041728 dmem_3 ramWire_59_r", false,-1, 127,0);
        tracep->declArray(c+4232,"ysyx_041728 dmem_3 ramWire_60_r", false,-1, 127,0);
        tracep->declArray(c+4236,"ysyx_041728 dmem_3 ramWire_61_r", false,-1, 127,0);
        tracep->declArray(c+4240,"ysyx_041728 dmem_3 ramWire_62_r", false,-1, 127,0);
        tracep->declArray(c+4244,"ysyx_041728 dmem_3 ramWire_63_r", false,-1, 127,0);
    }
}

void Vysyx_041728___024root__traceFullTop0(void* voidSelf, VerilatedVcd* tracep) VL_ATTR_COLD;
void Vysyx_041728___024root__traceChgTop0(void* voidSelf, VerilatedVcd* tracep);
void Vysyx_041728___024root__traceCleanup(void* voidSelf, VerilatedVcd* /*unused*/);

void Vysyx_041728___024root__traceRegister(Vysyx_041728___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vysyx_041728__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    // Body
    {
        tracep->addFullCb(&Vysyx_041728___024root__traceFullTop0, vlSelf);
        tracep->addChgCb(&Vysyx_041728___024root__traceChgTop0, vlSelf);
        tracep->addCleanupCb(&Vysyx_041728___024root__traceCleanup, vlSelf);
    }
}

void Vysyx_041728___024root__traceFullSub0(Vysyx_041728___024root* vlSelf, VerilatedVcd* tracep) VL_ATTR_COLD;

void Vysyx_041728___024root__traceFullTop0(void* voidSelf, VerilatedVcd* tracep) {
    Vysyx_041728___024root* const __restrict vlSelf = static_cast<Vysyx_041728___024root*>(voidSelf);
    Vysyx_041728__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    // Body
    {
        Vysyx_041728___024root__traceFullSub0((&vlSymsp->TOP), tracep);
    }
}

void Vysyx_041728___024root__traceFullSub0(Vysyx_041728___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vysyx_041728__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VlWide<4>/*127:0*/ __Vtemp818;
    VlWide<4>/*127:0*/ __Vtemp819;
    VlWide<4>/*127:0*/ __Vtemp820;
    VlWide<4>/*127:0*/ __Vtemp821;
    VlWide<4>/*127:0*/ __Vtemp823;
    VlWide<4>/*127:0*/ __Vtemp839;
    VlWide<4>/*127:0*/ __Vtemp845;
    VlWide<4>/*127:0*/ __Vtemp861;
    VlWide<4>/*127:0*/ __Vtemp867;
    VlWide<4>/*127:0*/ __Vtemp883;
    VlWide<4>/*127:0*/ __Vtemp889;
    VlWide<4>/*127:0*/ __Vtemp905;
    VlWide<4>/*127:0*/ __Vtemp911;
    VlWide<4>/*127:0*/ __Vtemp923;
    VlWide<4>/*127:0*/ __Vtemp933;
    VlWide<4>/*127:0*/ __Vtemp945;
    VlWide<4>/*127:0*/ __Vtemp955;
    VlWide<4>/*127:0*/ __Vtemp967;
    VlWide<4>/*127:0*/ __Vtemp977;
    VlWide<4>/*127:0*/ __Vtemp989;
    VlWide<4>/*127:0*/ __Vtemp999;
    VlWide<4>/*127:0*/ __Vtemp1000;
    VlWide<4>/*127:0*/ __Vtemp1001;
    VlWide<4>/*127:0*/ __Vtemp1006;
    VlWide<3>/*95:0*/ __Vtemp1007;
    VlWide<4>/*127:0*/ __Vtemp1008;
    VlWide<3>/*95:0*/ __Vtemp1011;
    VlWide<4>/*127:0*/ __Vtemp1012;
    VlWide<5>/*159:0*/ __Vtemp1043;
    VlWide<5>/*159:0*/ __Vtemp1075;
    VlWide<5>/*159:0*/ __Vtemp1076;
    VlWide<5>/*159:0*/ __Vtemp1077;
    VlWide<5>/*159:0*/ __Vtemp1078;
    VlWide<5>/*159:0*/ __Vtemp1079;
    VlWide<5>/*159:0*/ __Vtemp1080;
    VlWide<3>/*95:0*/ __Vtemp1081;
    VlWide<3>/*95:0*/ __Vtemp1082;
    VlWide<3>/*95:0*/ __Vtemp1085;
    VlWide<5>/*159:0*/ __Vtemp1088;
    VlWide<5>/*159:0*/ __Vtemp1092;
    VlWide<5>/*159:0*/ __Vtemp1124;
    VlWide<5>/*159:0*/ __Vtemp1125;
    VlWide<5>/*159:0*/ __Vtemp1126;
    VlWide<5>/*159:0*/ __Vtemp1127;
    VlWide<5>/*159:0*/ __Vtemp1128;
    VlWide<5>/*159:0*/ __Vtemp1129;
    VlWide<5>/*159:0*/ __Vtemp1130;
    VlWide<4>/*127:0*/ __Vtemp1132;
    VlWide<4>/*127:0*/ __Vtemp1133;
    VlWide<4>/*127:0*/ __Vtemp1136;
    VlWide<4>/*127:0*/ __Vtemp1140;
    vluint32_t* const oldp = tracep->oldp(vlSymsp->__Vm_baseCode);
    if (false && oldp) {}  // Prevent unused
    // Body
    {
        tracep->fullBit(oldp+1,(vlSelf->ysyx_041728__DOT__dmaIns__DOT__blockDMA));
        tracep->fullBit(oldp+2,(vlSelf->ysyx_041728__DOT__riscvIns_io_instIO_valid));
        tracep->fullBit(oldp+3,(vlSelf->ysyx_041728__DOT__riscvIns_io_dataIO_valid));
        tracep->fullBit(oldp+4,(vlSelf->ysyx_041728__DOT__iCache_io_SRAMIO_0_cen));
        tracep->fullBit(oldp+5,((1U & (~ (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT___io_SRAMIO_0_cen_T_2)))));
        tracep->fullBit(oldp+6,(vlSelf->ysyx_041728__DOT__iCache_io_SRAMIO_1_cen));
        tracep->fullBit(oldp+7,((1U & (~ (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT___io_SRAMIO_1_cen_T_2)))));
        tracep->fullBit(oldp+8,(vlSelf->ysyx_041728__DOT__iCache_io_SRAMIO_2_cen));
        tracep->fullBit(oldp+9,((1U & (~ (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT___io_SRAMIO_2_cen_T_2)))));
        tracep->fullBit(oldp+10,(vlSelf->ysyx_041728__DOT__iCache_io_SRAMIO_3_cen));
        tracep->fullBit(oldp+11,((1U & (~ (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT___io_SRAMIO_3_cen_T_2)))));
        tracep->fullBit(oldp+12,(vlSelf->ysyx_041728__DOT__dArbIns_io_arbMMIO_valid));
        tracep->fullBit(oldp+13,(vlSelf->ysyx_041728__DOT__dArbIns_io_arbDCache_valid));
        tracep->fullBit(oldp+14,(vlSelf->ysyx_041728__DOT__axiDIO_io_cache_w_ready_i));
        tracep->fullBit(oldp+15,(vlSelf->ysyx_041728__DOT__dCache_io_SRAMIO_0_cen));
        tracep->fullBit(oldp+16,(vlSelf->ysyx_041728__DOT__dCache_io_SRAMIO_0_wen));
        tracep->fullWData(oldp+17,(vlSelf->ysyx_041728__DOT__dCache_io_SRAMIO_0_wmask),128);
        tracep->fullBit(oldp+21,(vlSelf->ysyx_041728__DOT__dCache_io_SRAMIO_1_cen));
        tracep->fullBit(oldp+22,(vlSelf->ysyx_041728__DOT__dCache_io_SRAMIO_1_wen));
        tracep->fullWData(oldp+23,(vlSelf->ysyx_041728__DOT__dCache_io_SRAMIO_1_wmask),128);
        tracep->fullBit(oldp+27,(vlSelf->ysyx_041728__DOT__dCache_io_SRAMIO_2_cen));
        tracep->fullBit(oldp+28,(vlSelf->ysyx_041728__DOT__dCache_io_SRAMIO_2_wen));
        tracep->fullWData(oldp+29,(vlSelf->ysyx_041728__DOT__dCache_io_SRAMIO_2_wmask),128);
        tracep->fullBit(oldp+33,(vlSelf->ysyx_041728__DOT__dCache_io_SRAMIO_3_cen));
        tracep->fullBit(oldp+34,(vlSelf->ysyx_041728__DOT__dCache_io_SRAMIO_3_wen));
        tracep->fullWData(oldp+35,(vlSelf->ysyx_041728__DOT__dCache_io_SRAMIO_3_wmask),128);
        tracep->fullBit(oldp+39,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__block23));
        tracep->fullBit(oldp+40,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipBlock));
        tracep->fullBit(oldp+41,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_0_io_cen));
        tracep->fullBit(oldp+42,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_1_io_cen));
        tracep->fullBit(oldp+43,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_2_io_cen));
        tracep->fullBit(oldp+44,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_3_io_cen));
        tracep->fullBit(oldp+45,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_4_io_cen));
        tracep->fullBit(oldp+46,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_5_io_cen));
        tracep->fullBit(oldp+47,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_6_io_cen));
        tracep->fullBit(oldp+48,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_7_io_cen));
        tracep->fullBit(oldp+49,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_8_io_cen));
        tracep->fullBit(oldp+50,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_9_io_cen));
        tracep->fullBit(oldp+51,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_10_io_cen));
        tracep->fullBit(oldp+52,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_11_io_cen));
        tracep->fullBit(oldp+53,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_12_io_cen));
        tracep->fullBit(oldp+54,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_13_io_cen));
        tracep->fullBit(oldp+55,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_14_io_cen));
        tracep->fullBit(oldp+56,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_15_io_cen));
        tracep->fullBit(oldp+57,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__block));
        tracep->fullCData(oldp+58,(vlSelf->ysyx_041728__DOT__axiIIO__DOT__valid_c),2);
        tracep->fullCData(oldp+59,(((3U == (IData)(vlSelf->ysyx_041728__DOT__axiIIO__DOT__valid_c))
                                     ? 3U : ((2U == (IData)(vlSelf->ysyx_041728__DOT__axiIIO__DOT__valid_c))
                                              ? 2U : 1U))),2);
        tracep->fullCData(oldp+60,(((IData)(vlSelf->ysyx_041728__DOT__dArbIns_io_arbMMIO_valid)
                                     ? 1U : 0U)),2);
        tracep->fullBit(oldp+61,((1U & (~ (IData)(vlSelf->ysyx_041728__DOT__iCache_io_SRAMIO_0_cen)))));
        tracep->fullBit(oldp+62,(vlSelf->ysyx_041728__DOT__iCache__DOT___io_SRAMIO_0_cen_T_2));
        tracep->fullBit(oldp+63,((1U & (~ (IData)(vlSelf->ysyx_041728__DOT__dCache_io_SRAMIO_0_cen)))));
        __Vtemp818[0U] = (~ vlSelf->ysyx_041728__DOT__dCache_io_SRAMIO_0_wmask[0U]);
        __Vtemp818[1U] = (~ vlSelf->ysyx_041728__DOT__dCache_io_SRAMIO_0_wmask[1U]);
        __Vtemp818[2U] = (~ vlSelf->ysyx_041728__DOT__dCache_io_SRAMIO_0_wmask[2U]);
        __Vtemp818[3U] = (~ vlSelf->ysyx_041728__DOT__dCache_io_SRAMIO_0_wmask[3U]);
        tracep->fullWData(oldp+64,(__Vtemp818),128);
        tracep->fullBit(oldp+68,((1U & (~ (IData)(vlSelf->ysyx_041728__DOT__dCache_io_SRAMIO_0_wen)))));
        tracep->fullBit(oldp+69,((1U & (~ (IData)(vlSelf->ysyx_041728__DOT__iCache_io_SRAMIO_1_cen)))));
        tracep->fullBit(oldp+70,(vlSelf->ysyx_041728__DOT__iCache__DOT___io_SRAMIO_1_cen_T_2));
        tracep->fullBit(oldp+71,((1U & (~ (IData)(vlSelf->ysyx_041728__DOT__dCache_io_SRAMIO_1_cen)))));
        __Vtemp819[0U] = (~ vlSelf->ysyx_041728__DOT__dCache_io_SRAMIO_1_wmask[0U]);
        __Vtemp819[1U] = (~ vlSelf->ysyx_041728__DOT__dCache_io_SRAMIO_1_wmask[1U]);
        __Vtemp819[2U] = (~ vlSelf->ysyx_041728__DOT__dCache_io_SRAMIO_1_wmask[2U]);
        __Vtemp819[3U] = (~ vlSelf->ysyx_041728__DOT__dCache_io_SRAMIO_1_wmask[3U]);
        tracep->fullWData(oldp+72,(__Vtemp819),128);
        tracep->fullBit(oldp+76,((1U & (~ (IData)(vlSelf->ysyx_041728__DOT__dCache_io_SRAMIO_1_wen)))));
        tracep->fullBit(oldp+77,((1U & (~ (IData)(vlSelf->ysyx_041728__DOT__iCache_io_SRAMIO_2_cen)))));
        tracep->fullBit(oldp+78,(vlSelf->ysyx_041728__DOT__iCache__DOT___io_SRAMIO_2_cen_T_2));
        tracep->fullBit(oldp+79,((1U & (~ (IData)(vlSelf->ysyx_041728__DOT__dCache_io_SRAMIO_2_cen)))));
        __Vtemp820[0U] = (~ vlSelf->ysyx_041728__DOT__dCache_io_SRAMIO_2_wmask[0U]);
        __Vtemp820[1U] = (~ vlSelf->ysyx_041728__DOT__dCache_io_SRAMIO_2_wmask[1U]);
        __Vtemp820[2U] = (~ vlSelf->ysyx_041728__DOT__dCache_io_SRAMIO_2_wmask[2U]);
        __Vtemp820[3U] = (~ vlSelf->ysyx_041728__DOT__dCache_io_SRAMIO_2_wmask[3U]);
        tracep->fullWData(oldp+80,(__Vtemp820),128);
        tracep->fullBit(oldp+84,((1U & (~ (IData)(vlSelf->ysyx_041728__DOT__dCache_io_SRAMIO_2_wen)))));
        tracep->fullBit(oldp+85,((1U & (~ (IData)(vlSelf->ysyx_041728__DOT__iCache_io_SRAMIO_3_cen)))));
        tracep->fullBit(oldp+86,(vlSelf->ysyx_041728__DOT__iCache__DOT___io_SRAMIO_3_cen_T_2));
        tracep->fullBit(oldp+87,((1U & (~ (IData)(vlSelf->ysyx_041728__DOT__dCache_io_SRAMIO_3_cen)))));
        __Vtemp821[0U] = (~ vlSelf->ysyx_041728__DOT__dCache_io_SRAMIO_3_wmask[0U]);
        __Vtemp821[1U] = (~ vlSelf->ysyx_041728__DOT__dCache_io_SRAMIO_3_wmask[1U]);
        __Vtemp821[2U] = (~ vlSelf->ysyx_041728__DOT__dCache_io_SRAMIO_3_wmask[2U]);
        __Vtemp821[3U] = (~ vlSelf->ysyx_041728__DOT__dCache_io_SRAMIO_3_wmask[3U]);
        tracep->fullWData(oldp+88,(__Vtemp821),128);
        tracep->fullBit(oldp+92,((1U & (~ (IData)(vlSelf->ysyx_041728__DOT__dCache_io_SRAMIO_3_wen)))));
        tracep->fullBit(oldp+93,((((IData)(vlSelf->ysyx_041728__DOT__dArbIns__DOT__clinitV) 
                                   | ((IData)(vlSelf->ysyx_041728__DOT__dArbIns__DOT__dCacheV) 
                                      & ((((2U == (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__cacheState)) 
                                           & (IData)(vlSelf->ysyx_041728__DOT__axiDIO_io_cache_w_ready_i)) 
                                          | (3U == (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__cacheState))) 
                                         | (((0U == (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__cacheState)) 
                                             & (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__hit)) 
                                            & (~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                                  >> 6U)))))) 
                                  | (((~ (IData)(vlSelf->ysyx_041728__DOT__dArbIns__DOT__clinitV)) 
                                      & (~ (IData)(vlSelf->ysyx_041728__DOT__dArbIns__DOT__dCacheV))) 
                                     & (2U == (IData)(vlSelf->ysyx_041728__DOT__mmioDCache__DOT__state))))));
        tracep->fullBit(oldp+94,((1U & (((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                          >> 2U) & 
                                         (~ (IData)(vlSelf->ysyx_041728__DOT__clintIns__DOT__intrTimeCnt))) 
                                        & (~ (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipBlock))))));
        tracep->fullBit(oldp+95,(((IData)(vlSelf->ysyx_041728__DOT__dArbIns__DOT__clinitV) 
                                  & (IData)(vlSelf->ysyx_041728__DOT__riscvIns_io_dataIO_valid))));
        tracep->fullBit(oldp+96,(((((2U == (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__cacheState)) 
                                    & (IData)(vlSelf->ysyx_041728__DOT__axiDIO_io_cache_w_ready_i)) 
                                   | (3U == (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__cacheState))) 
                                  | (((0U == (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__cacheState)) 
                                      & (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__hit)) 
                                     & (~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                           >> 6U))))));
        tracep->fullBit(oldp+97,(((0U == (IData)(vlSelf->ysyx_041728__DOT__mmioDCache__DOT__state)) 
                                  & (IData)(vlSelf->ysyx_041728__DOT__dArbIns_io_arbMMIO_valid))));
        tracep->fullBit(oldp+98,((((IData)(vlSelf->ysyx_041728__DOT__dCache__DOT___IdleMux_T_1) 
                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                      >> 6U)) & (0U 
                                                 == (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__cacheState)))));
        if ((1U == (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__cacheState))) {
            __Vtemp823[0U] = vlSelf->ysyx_041728__DOT__dCache__DOT___io_SRAMIO_0_wdata_T_2[0U];
            __Vtemp823[1U] = vlSelf->ysyx_041728__DOT__dCache__DOT___io_SRAMIO_0_wdata_T_2[1U];
            __Vtemp823[2U] = vlSelf->ysyx_041728__DOT__dCache__DOT___io_SRAMIO_0_wdata_T_2[2U];
            __Vtemp823[3U] = vlSelf->ysyx_041728__DOT__dCache__DOT___io_SRAMIO_0_wdata_T_2[3U];
        } else {
            __Vtemp823[0U] = vlSelf->ysyx_041728__DOT__dCache__DOT___io_SRAMIO_0_wdata_T_6[0U];
            __Vtemp823[1U] = vlSelf->ysyx_041728__DOT__dCache__DOT___io_SRAMIO_0_wdata_T_6[1U];
            __Vtemp823[2U] = vlSelf->ysyx_041728__DOT__dCache__DOT___io_SRAMIO_0_wdata_T_6[2U];
            __Vtemp823[3U] = vlSelf->ysyx_041728__DOT__dCache__DOT___io_SRAMIO_0_wdata_T_6[3U];
        }
        tracep->fullWData(oldp+99,(__Vtemp823),128);
        tracep->fullBit(oldp+103,((1U & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[5U] 
                                          >> 0xdU) 
                                         & (~ (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipBlock))))));
        tracep->fullBit(oldp+104,((1U & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[0U] 
                                          >> 1U) & 
                                         (~ (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipBlock))))));
        tracep->fullBit(oldp+105,((((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__block1) 
                                    | (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__block23)) 
                                   | (IData)(vlSelf->ysyx_041728__DOT__dmaIns__DOT__blockDMA))));
        tracep->fullBit(oldp+106,((1U & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                          >> 0xfU) 
                                         & (~ (((IData)(vlSelf->ysyx_041728__DOT__dArbIns__DOT__clinitV) 
                                                | ((IData)(vlSelf->ysyx_041728__DOT__dArbIns__DOT__dCacheV) 
                                                   & ((((2U 
                                                         == (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__cacheState)) 
                                                        & (IData)(vlSelf->ysyx_041728__DOT__axiDIO_io_cache_w_ready_i)) 
                                                       | (3U 
                                                          == (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__cacheState))) 
                                                      | (((0U 
                                                           == (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__cacheState)) 
                                                          & (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__hit)) 
                                                         & (~ 
                                                            (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                                             >> 6U)))))) 
                                               | (((~ (IData)(vlSelf->ysyx_041728__DOT__dArbIns__DOT__clinitV)) 
                                                   & (~ (IData)(vlSelf->ysyx_041728__DOT__dArbIns__DOT__dCacheV))) 
                                                  & (2U 
                                                     == (IData)(vlSelf->ysyx_041728__DOT__mmioDCache__DOT__state)))))))));
        tracep->fullBit(oldp+107,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns_io_instIO_valid) 
                                   & (~ (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__hit)))));
        tracep->fullCData(oldp+108,(((IData)(vlSelf->ysyx_041728__DOT__dCache__DOT___IdleMux_T_1)
                                      ? ((0x40U & vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U])
                                          ? 2U : ((IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__hit)
                                                   ? 0U
                                                   : 1U))
                                      : 0U)),2);
        tracep->fullCData(oldp+109,(((((IData)(vlSelf->ysyx_041728__DOT__dCache__DOT___IdleMux_T_1) 
                                       & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                          >> 6U)) & 
                                      (0U == (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__cacheState)))
                                      ? 1U : 0U)),2);
        tracep->fullBit(oldp+110,((1U == (IData)(vlSelf->ysyx_041728__DOT__dmaIns__DOT__rState))));
        tracep->fullIData(oldp+111,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__dmaCtrl[0U]),32);
        tracep->fullCData(oldp+112,((0xffU & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__dmaCtrl[4U])),8);
        tracep->fullBit(oldp+113,(((1U == (IData)(vlSelf->ysyx_041728__DOT__dmaIns__DOT__rState)) 
                                   | (2U == (IData)(vlSelf->ysyx_041728__DOT__dmaIns__DOT__rState)))));
        tracep->fullIData(oldp+114,(vlSelf->ysyx_041728__DOT__dmaIns__DOT__addrCnt),32);
        tracep->fullBit(oldp+115,((1U & vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[0U])));
        tracep->fullWData(oldp+116,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__dmaCtrl),192);
        tracep->fullBit(oldp+122,(vlSelf->ysyx_041728__DOT__dmaIns__DOT__DMABuzy));
        tracep->fullBit(oldp+123,(vlSelf->ysyx_041728__DOT__iCache_io_cacheIn_ready));
        tracep->fullQData(oldp+124,(((8U & vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc)
                                      ? (((QData)((IData)(
                                                          vlSelf->ysyx_041728__DOT__iCache__DOT__waysel[3U])) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           vlSelf->ysyx_041728__DOT__iCache__DOT__waysel[2U])))
                                      : (((QData)((IData)(
                                                          vlSelf->ysyx_041728__DOT__iCache__DOT__waysel[1U])) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           vlSelf->ysyx_041728__DOT__iCache__DOT__waysel[0U]))))),64);
        tracep->fullIData(oldp+126,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc),32);
        tracep->fullQData(oldp+127,(((IData)(vlSelf->ysyx_041728__DOT__dArbIns__DOT__dCacheV)
                                      ? ((0x8000000U 
                                          & vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U])
                                          ? (((QData)((IData)(
                                                              vlSelf->ysyx_041728__DOT__dCache__DOT__waysel[3U])) 
                                              << 0x20U) 
                                             | (QData)((IData)(
                                                               vlSelf->ysyx_041728__DOT__dCache__DOT__waysel[2U])))
                                          : (((QData)((IData)(
                                                              vlSelf->ysyx_041728__DOT__dCache__DOT__waysel[1U])) 
                                              << 0x20U) 
                                             | (QData)((IData)(
                                                               vlSelf->ysyx_041728__DOT__dCache__DOT__waysel[0U]))))
                                      : ((IData)(vlSelf->ysyx_041728__DOT__dArbIns__DOT__clinitV)
                                          ? ((0x200bff8U 
                                              == ((
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 8U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x18U)))
                                              ? vlSelf->ysyx_041728__DOT__clintIns__DOT__mtime_r
                                              : ((0x2004000U 
                                                  == 
                                                  ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                    << 8U) 
                                                   | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                      >> 0x18U)))
                                                  ? vlSelf->ysyx_041728__DOT__clintIns__DOT__mtimecmp_r
                                                  : 0ULL))
                                          : vlSelf->ysyx_041728__DOT__mmioDCache__DOT__io_mmioIn_data_read_r))),64);
        tracep->fullQData(oldp+129,((((QData)((IData)(
                                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT___io_dataIO_data_write_T_2[1U])) 
                                      << 0x20U) | (QData)((IData)(
                                                                  vlSelf->ysyx_041728__DOT__riscvIns__DOT___io_dataIO_data_write_T_2[0U])))),64);
        tracep->fullBit(oldp+131,((1U & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                         >> 6U))));
        tracep->fullIData(oldp+132,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                      << 8U) | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x18U))),32);
        tracep->fullCData(oldp+133,((3U & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                           >> 0x10U))),2);
        tracep->fullCData(oldp+134,((0xffU & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT___io_dataIO_mask_T_1))),8);
        tracep->fullBit(oldp+135,(vlSelf->ysyx_041728__DOT__clintIns__DOT__intrTimeCnt));
        tracep->fullBit(oldp+136,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__startTimeCnt));
        tracep->fullBit(oldp+137,((1U & (~ (IData)(vlSelf->ysyx_041728__DOT__iCache_io_cacheIn_ready)))));
        tracep->fullBit(oldp+138,(vlSelf->ysyx_041728__DOT__iCache__DOT__cacheState));
        tracep->fullIData(oldp+139,((0xfffffff0U & vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc)),32);
        tracep->fullCData(oldp+140,(vlSelf->ysyx_041728__DOT__iCache__DOT__cacheState),8);
        tracep->fullCData(oldp+141,((0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                              >> 4U))),6);
        if ((0x3cU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                >> 4U)))) {
            __Vtemp839[0U] = vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_60_r[0U];
            __Vtemp839[1U] = vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_60_r[1U];
            __Vtemp839[2U] = vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_60_r[2U];
            __Vtemp839[3U] = vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_60_r[3U];
        } else {
            __Vtemp839[0U] = ((0x3bU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                  >> 4U)))
                               ? vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_59_r[0U]
                               : ((0x3aU == (0x3fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                >> 4U)))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_58_r[0U]
                                   : ((0x39U == (0x3fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                    >> 4U)))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_57_r[0U]
                                       : ((0x38U == 
                                           (0x3fU & 
                                            (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                             >> 4U)))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_56_r[0U]
                                           : ((0x37U 
                                               == (0x3fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                      >> 4U)))
                                               ? vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_55_r[0U]
                                               : ((0x36U 
                                                   == 
                                                   (0x3fU 
                                                    & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                       >> 4U)))
                                                   ? 
                                                  vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_54_r[0U]
                                                   : 
                                                  ((0x35U 
                                                    == 
                                                    (0x3fU 
                                                     & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                        >> 4U)))
                                                    ? 
                                                   vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_53_r[0U]
                                                    : 
                                                   vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT___io_memIO_rdata_T_103[0U])))))));
            __Vtemp839[1U] = ((0x3bU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                  >> 4U)))
                               ? vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_59_r[1U]
                               : ((0x3aU == (0x3fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                >> 4U)))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_58_r[1U]
                                   : ((0x39U == (0x3fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                    >> 4U)))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_57_r[1U]
                                       : ((0x38U == 
                                           (0x3fU & 
                                            (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                             >> 4U)))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_56_r[1U]
                                           : ((0x37U 
                                               == (0x3fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                      >> 4U)))
                                               ? vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_55_r[1U]
                                               : ((0x36U 
                                                   == 
                                                   (0x3fU 
                                                    & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                       >> 4U)))
                                                   ? 
                                                  vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_54_r[1U]
                                                   : 
                                                  ((0x35U 
                                                    == 
                                                    (0x3fU 
                                                     & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                        >> 4U)))
                                                    ? 
                                                   vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_53_r[1U]
                                                    : 
                                                   vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT___io_memIO_rdata_T_103[1U])))))));
            __Vtemp839[2U] = ((0x3bU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                  >> 4U)))
                               ? vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_59_r[2U]
                               : ((0x3aU == (0x3fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                >> 4U)))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_58_r[2U]
                                   : ((0x39U == (0x3fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                    >> 4U)))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_57_r[2U]
                                       : ((0x38U == 
                                           (0x3fU & 
                                            (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                             >> 4U)))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_56_r[2U]
                                           : ((0x37U 
                                               == (0x3fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                      >> 4U)))
                                               ? vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_55_r[2U]
                                               : ((0x36U 
                                                   == 
                                                   (0x3fU 
                                                    & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                       >> 4U)))
                                                   ? 
                                                  vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_54_r[2U]
                                                   : 
                                                  ((0x35U 
                                                    == 
                                                    (0x3fU 
                                                     & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                        >> 4U)))
                                                    ? 
                                                   vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_53_r[2U]
                                                    : 
                                                   vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT___io_memIO_rdata_T_103[2U])))))));
            __Vtemp839[3U] = ((0x3bU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                  >> 4U)))
                               ? vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_59_r[3U]
                               : ((0x3aU == (0x3fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                >> 4U)))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_58_r[3U]
                                   : ((0x39U == (0x3fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                    >> 4U)))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_57_r[3U]
                                       : ((0x38U == 
                                           (0x3fU & 
                                            (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                             >> 4U)))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_56_r[3U]
                                           : ((0x37U 
                                               == (0x3fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                      >> 4U)))
                                               ? vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_55_r[3U]
                                               : ((0x36U 
                                                   == 
                                                   (0x3fU 
                                                    & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                       >> 4U)))
                                                   ? 
                                                  vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_54_r[3U]
                                                   : 
                                                  ((0x35U 
                                                    == 
                                                    (0x3fU 
                                                     & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                        >> 4U)))
                                                    ? 
                                                   vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_53_r[3U]
                                                    : 
                                                   vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT___io_memIO_rdata_T_103[3U])))))));
        }
        if ((0x3fU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                >> 4U)))) {
            __Vtemp845[0U] = vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_63_r[0U];
            __Vtemp845[1U] = vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_63_r[1U];
            __Vtemp845[2U] = vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_63_r[2U];
            __Vtemp845[3U] = vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_63_r[3U];
        } else {
            __Vtemp845[0U] = ((0x3eU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                  >> 4U)))
                               ? vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_62_r[0U]
                               : ((0x3dU == (0x3fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                >> 4U)))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_61_r[0U]
                                   : __Vtemp839[0U]));
            __Vtemp845[1U] = ((0x3eU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                  >> 4U)))
                               ? vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_62_r[1U]
                               : ((0x3dU == (0x3fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                >> 4U)))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_61_r[1U]
                                   : __Vtemp839[1U]));
            __Vtemp845[2U] = ((0x3eU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                  >> 4U)))
                               ? vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_62_r[2U]
                               : ((0x3dU == (0x3fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                >> 4U)))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_61_r[2U]
                                   : __Vtemp839[2U]));
            __Vtemp845[3U] = ((0x3eU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                  >> 4U)))
                               ? vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_62_r[3U]
                               : ((0x3dU == (0x3fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                >> 4U)))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_61_r[3U]
                                   : __Vtemp839[3U]));
        }
        tracep->fullWData(oldp+142,(__Vtemp845),128);
        if ((0x3cU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                >> 4U)))) {
            __Vtemp861[0U] = vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_60_r[0U];
            __Vtemp861[1U] = vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_60_r[1U];
            __Vtemp861[2U] = vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_60_r[2U];
            __Vtemp861[3U] = vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_60_r[3U];
        } else {
            __Vtemp861[0U] = ((0x3bU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                  >> 4U)))
                               ? vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_59_r[0U]
                               : ((0x3aU == (0x3fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                >> 4U)))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_58_r[0U]
                                   : ((0x39U == (0x3fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                    >> 4U)))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_57_r[0U]
                                       : ((0x38U == 
                                           (0x3fU & 
                                            (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                             >> 4U)))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_56_r[0U]
                                           : ((0x37U 
                                               == (0x3fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                      >> 4U)))
                                               ? vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_55_r[0U]
                                               : ((0x36U 
                                                   == 
                                                   (0x3fU 
                                                    & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                       >> 4U)))
                                                   ? 
                                                  vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_54_r[0U]
                                                   : 
                                                  ((0x35U 
                                                    == 
                                                    (0x3fU 
                                                     & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                        >> 4U)))
                                                    ? 
                                                   vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_53_r[0U]
                                                    : 
                                                   vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT___io_memIO_rdata_T_103[0U])))))));
            __Vtemp861[1U] = ((0x3bU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                  >> 4U)))
                               ? vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_59_r[1U]
                               : ((0x3aU == (0x3fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                >> 4U)))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_58_r[1U]
                                   : ((0x39U == (0x3fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                    >> 4U)))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_57_r[1U]
                                       : ((0x38U == 
                                           (0x3fU & 
                                            (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                             >> 4U)))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_56_r[1U]
                                           : ((0x37U 
                                               == (0x3fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                      >> 4U)))
                                               ? vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_55_r[1U]
                                               : ((0x36U 
                                                   == 
                                                   (0x3fU 
                                                    & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                       >> 4U)))
                                                   ? 
                                                  vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_54_r[1U]
                                                   : 
                                                  ((0x35U 
                                                    == 
                                                    (0x3fU 
                                                     & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                        >> 4U)))
                                                    ? 
                                                   vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_53_r[1U]
                                                    : 
                                                   vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT___io_memIO_rdata_T_103[1U])))))));
            __Vtemp861[2U] = ((0x3bU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                  >> 4U)))
                               ? vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_59_r[2U]
                               : ((0x3aU == (0x3fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                >> 4U)))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_58_r[2U]
                                   : ((0x39U == (0x3fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                    >> 4U)))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_57_r[2U]
                                       : ((0x38U == 
                                           (0x3fU & 
                                            (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                             >> 4U)))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_56_r[2U]
                                           : ((0x37U 
                                               == (0x3fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                      >> 4U)))
                                               ? vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_55_r[2U]
                                               : ((0x36U 
                                                   == 
                                                   (0x3fU 
                                                    & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                       >> 4U)))
                                                   ? 
                                                  vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_54_r[2U]
                                                   : 
                                                  ((0x35U 
                                                    == 
                                                    (0x3fU 
                                                     & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                        >> 4U)))
                                                    ? 
                                                   vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_53_r[2U]
                                                    : 
                                                   vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT___io_memIO_rdata_T_103[2U])))))));
            __Vtemp861[3U] = ((0x3bU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                  >> 4U)))
                               ? vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_59_r[3U]
                               : ((0x3aU == (0x3fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                >> 4U)))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_58_r[3U]
                                   : ((0x39U == (0x3fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                    >> 4U)))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_57_r[3U]
                                       : ((0x38U == 
                                           (0x3fU & 
                                            (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                             >> 4U)))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_56_r[3U]
                                           : ((0x37U 
                                               == (0x3fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                      >> 4U)))
                                               ? vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_55_r[3U]
                                               : ((0x36U 
                                                   == 
                                                   (0x3fU 
                                                    & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                       >> 4U)))
                                                   ? 
                                                  vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_54_r[3U]
                                                   : 
                                                  ((0x35U 
                                                    == 
                                                    (0x3fU 
                                                     & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                        >> 4U)))
                                                    ? 
                                                   vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_53_r[3U]
                                                    : 
                                                   vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT___io_memIO_rdata_T_103[3U])))))));
        }
        if ((0x3fU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                >> 4U)))) {
            __Vtemp867[0U] = vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_63_r[0U];
            __Vtemp867[1U] = vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_63_r[1U];
            __Vtemp867[2U] = vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_63_r[2U];
            __Vtemp867[3U] = vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_63_r[3U];
        } else {
            __Vtemp867[0U] = ((0x3eU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                  >> 4U)))
                               ? vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_62_r[0U]
                               : ((0x3dU == (0x3fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                >> 4U)))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_61_r[0U]
                                   : __Vtemp861[0U]));
            __Vtemp867[1U] = ((0x3eU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                  >> 4U)))
                               ? vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_62_r[1U]
                               : ((0x3dU == (0x3fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                >> 4U)))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_61_r[1U]
                                   : __Vtemp861[1U]));
            __Vtemp867[2U] = ((0x3eU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                  >> 4U)))
                               ? vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_62_r[2U]
                               : ((0x3dU == (0x3fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                >> 4U)))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_61_r[2U]
                                   : __Vtemp861[2U]));
            __Vtemp867[3U] = ((0x3eU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                  >> 4U)))
                               ? vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_62_r[3U]
                               : ((0x3dU == (0x3fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                >> 4U)))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_61_r[3U]
                                   : __Vtemp861[3U]));
        }
        tracep->fullWData(oldp+146,(__Vtemp867),128);
        if ((0x3cU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                >> 4U)))) {
            __Vtemp883[0U] = vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_60_r[0U];
            __Vtemp883[1U] = vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_60_r[1U];
            __Vtemp883[2U] = vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_60_r[2U];
            __Vtemp883[3U] = vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_60_r[3U];
        } else {
            __Vtemp883[0U] = ((0x3bU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                  >> 4U)))
                               ? vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_59_r[0U]
                               : ((0x3aU == (0x3fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                >> 4U)))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_58_r[0U]
                                   : ((0x39U == (0x3fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                    >> 4U)))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_57_r[0U]
                                       : ((0x38U == 
                                           (0x3fU & 
                                            (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                             >> 4U)))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_56_r[0U]
                                           : ((0x37U 
                                               == (0x3fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                      >> 4U)))
                                               ? vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_55_r[0U]
                                               : ((0x36U 
                                                   == 
                                                   (0x3fU 
                                                    & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                       >> 4U)))
                                                   ? 
                                                  vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_54_r[0U]
                                                   : 
                                                  ((0x35U 
                                                    == 
                                                    (0x3fU 
                                                     & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                        >> 4U)))
                                                    ? 
                                                   vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_53_r[0U]
                                                    : 
                                                   vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT___io_memIO_rdata_T_103[0U])))))));
            __Vtemp883[1U] = ((0x3bU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                  >> 4U)))
                               ? vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_59_r[1U]
                               : ((0x3aU == (0x3fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                >> 4U)))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_58_r[1U]
                                   : ((0x39U == (0x3fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                    >> 4U)))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_57_r[1U]
                                       : ((0x38U == 
                                           (0x3fU & 
                                            (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                             >> 4U)))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_56_r[1U]
                                           : ((0x37U 
                                               == (0x3fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                      >> 4U)))
                                               ? vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_55_r[1U]
                                               : ((0x36U 
                                                   == 
                                                   (0x3fU 
                                                    & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                       >> 4U)))
                                                   ? 
                                                  vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_54_r[1U]
                                                   : 
                                                  ((0x35U 
                                                    == 
                                                    (0x3fU 
                                                     & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                        >> 4U)))
                                                    ? 
                                                   vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_53_r[1U]
                                                    : 
                                                   vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT___io_memIO_rdata_T_103[1U])))))));
            __Vtemp883[2U] = ((0x3bU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                  >> 4U)))
                               ? vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_59_r[2U]
                               : ((0x3aU == (0x3fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                >> 4U)))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_58_r[2U]
                                   : ((0x39U == (0x3fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                    >> 4U)))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_57_r[2U]
                                       : ((0x38U == 
                                           (0x3fU & 
                                            (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                             >> 4U)))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_56_r[2U]
                                           : ((0x37U 
                                               == (0x3fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                      >> 4U)))
                                               ? vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_55_r[2U]
                                               : ((0x36U 
                                                   == 
                                                   (0x3fU 
                                                    & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                       >> 4U)))
                                                   ? 
                                                  vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_54_r[2U]
                                                   : 
                                                  ((0x35U 
                                                    == 
                                                    (0x3fU 
                                                     & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                        >> 4U)))
                                                    ? 
                                                   vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_53_r[2U]
                                                    : 
                                                   vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT___io_memIO_rdata_T_103[2U])))))));
            __Vtemp883[3U] = ((0x3bU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                  >> 4U)))
                               ? vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_59_r[3U]
                               : ((0x3aU == (0x3fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                >> 4U)))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_58_r[3U]
                                   : ((0x39U == (0x3fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                    >> 4U)))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_57_r[3U]
                                       : ((0x38U == 
                                           (0x3fU & 
                                            (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                             >> 4U)))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_56_r[3U]
                                           : ((0x37U 
                                               == (0x3fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                      >> 4U)))
                                               ? vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_55_r[3U]
                                               : ((0x36U 
                                                   == 
                                                   (0x3fU 
                                                    & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                       >> 4U)))
                                                   ? 
                                                  vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_54_r[3U]
                                                   : 
                                                  ((0x35U 
                                                    == 
                                                    (0x3fU 
                                                     & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                        >> 4U)))
                                                    ? 
                                                   vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_53_r[3U]
                                                    : 
                                                   vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT___io_memIO_rdata_T_103[3U])))))));
        }
        if ((0x3fU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                >> 4U)))) {
            __Vtemp889[0U] = vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_63_r[0U];
            __Vtemp889[1U] = vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_63_r[1U];
            __Vtemp889[2U] = vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_63_r[2U];
            __Vtemp889[3U] = vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_63_r[3U];
        } else {
            __Vtemp889[0U] = ((0x3eU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                  >> 4U)))
                               ? vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_62_r[0U]
                               : ((0x3dU == (0x3fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                >> 4U)))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_61_r[0U]
                                   : __Vtemp883[0U]));
            __Vtemp889[1U] = ((0x3eU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                  >> 4U)))
                               ? vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_62_r[1U]
                               : ((0x3dU == (0x3fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                >> 4U)))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_61_r[1U]
                                   : __Vtemp883[1U]));
            __Vtemp889[2U] = ((0x3eU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                  >> 4U)))
                               ? vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_62_r[2U]
                               : ((0x3dU == (0x3fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                >> 4U)))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_61_r[2U]
                                   : __Vtemp883[2U]));
            __Vtemp889[3U] = ((0x3eU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                  >> 4U)))
                               ? vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_62_r[3U]
                               : ((0x3dU == (0x3fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                >> 4U)))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_61_r[3U]
                                   : __Vtemp883[3U]));
        }
        tracep->fullWData(oldp+150,(__Vtemp889),128);
        if ((0x3cU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                >> 4U)))) {
            __Vtemp905[0U] = vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_60_r[0U];
            __Vtemp905[1U] = vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_60_r[1U];
            __Vtemp905[2U] = vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_60_r[2U];
            __Vtemp905[3U] = vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_60_r[3U];
        } else {
            __Vtemp905[0U] = ((0x3bU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                  >> 4U)))
                               ? vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_59_r[0U]
                               : ((0x3aU == (0x3fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                >> 4U)))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_58_r[0U]
                                   : ((0x39U == (0x3fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                    >> 4U)))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_57_r[0U]
                                       : ((0x38U == 
                                           (0x3fU & 
                                            (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                             >> 4U)))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_56_r[0U]
                                           : ((0x37U 
                                               == (0x3fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                      >> 4U)))
                                               ? vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_55_r[0U]
                                               : ((0x36U 
                                                   == 
                                                   (0x3fU 
                                                    & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                       >> 4U)))
                                                   ? 
                                                  vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_54_r[0U]
                                                   : 
                                                  ((0x35U 
                                                    == 
                                                    (0x3fU 
                                                     & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                        >> 4U)))
                                                    ? 
                                                   vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_53_r[0U]
                                                    : 
                                                   vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT___io_memIO_rdata_T_103[0U])))))));
            __Vtemp905[1U] = ((0x3bU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                  >> 4U)))
                               ? vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_59_r[1U]
                               : ((0x3aU == (0x3fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                >> 4U)))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_58_r[1U]
                                   : ((0x39U == (0x3fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                    >> 4U)))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_57_r[1U]
                                       : ((0x38U == 
                                           (0x3fU & 
                                            (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                             >> 4U)))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_56_r[1U]
                                           : ((0x37U 
                                               == (0x3fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                      >> 4U)))
                                               ? vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_55_r[1U]
                                               : ((0x36U 
                                                   == 
                                                   (0x3fU 
                                                    & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                       >> 4U)))
                                                   ? 
                                                  vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_54_r[1U]
                                                   : 
                                                  ((0x35U 
                                                    == 
                                                    (0x3fU 
                                                     & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                        >> 4U)))
                                                    ? 
                                                   vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_53_r[1U]
                                                    : 
                                                   vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT___io_memIO_rdata_T_103[1U])))))));
            __Vtemp905[2U] = ((0x3bU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                  >> 4U)))
                               ? vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_59_r[2U]
                               : ((0x3aU == (0x3fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                >> 4U)))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_58_r[2U]
                                   : ((0x39U == (0x3fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                    >> 4U)))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_57_r[2U]
                                       : ((0x38U == 
                                           (0x3fU & 
                                            (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                             >> 4U)))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_56_r[2U]
                                           : ((0x37U 
                                               == (0x3fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                      >> 4U)))
                                               ? vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_55_r[2U]
                                               : ((0x36U 
                                                   == 
                                                   (0x3fU 
                                                    & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                       >> 4U)))
                                                   ? 
                                                  vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_54_r[2U]
                                                   : 
                                                  ((0x35U 
                                                    == 
                                                    (0x3fU 
                                                     & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                        >> 4U)))
                                                    ? 
                                                   vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_53_r[2U]
                                                    : 
                                                   vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT___io_memIO_rdata_T_103[2U])))))));
            __Vtemp905[3U] = ((0x3bU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                  >> 4U)))
                               ? vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_59_r[3U]
                               : ((0x3aU == (0x3fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                >> 4U)))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_58_r[3U]
                                   : ((0x39U == (0x3fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                    >> 4U)))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_57_r[3U]
                                       : ((0x38U == 
                                           (0x3fU & 
                                            (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                             >> 4U)))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_56_r[3U]
                                           : ((0x37U 
                                               == (0x3fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                      >> 4U)))
                                               ? vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_55_r[3U]
                                               : ((0x36U 
                                                   == 
                                                   (0x3fU 
                                                    & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                       >> 4U)))
                                                   ? 
                                                  vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_54_r[3U]
                                                   : 
                                                  ((0x35U 
                                                    == 
                                                    (0x3fU 
                                                     & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                        >> 4U)))
                                                    ? 
                                                   vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_53_r[3U]
                                                    : 
                                                   vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT___io_memIO_rdata_T_103[3U])))))));
        }
        if ((0x3fU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                >> 4U)))) {
            __Vtemp911[0U] = vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_63_r[0U];
            __Vtemp911[1U] = vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_63_r[1U];
            __Vtemp911[2U] = vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_63_r[2U];
            __Vtemp911[3U] = vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_63_r[3U];
        } else {
            __Vtemp911[0U] = ((0x3eU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                  >> 4U)))
                               ? vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_62_r[0U]
                               : ((0x3dU == (0x3fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                >> 4U)))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_61_r[0U]
                                   : __Vtemp905[0U]));
            __Vtemp911[1U] = ((0x3eU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                  >> 4U)))
                               ? vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_62_r[1U]
                               : ((0x3dU == (0x3fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                >> 4U)))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_61_r[1U]
                                   : __Vtemp905[1U]));
            __Vtemp911[2U] = ((0x3eU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                  >> 4U)))
                               ? vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_62_r[2U]
                               : ((0x3dU == (0x3fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                >> 4U)))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_61_r[2U]
                                   : __Vtemp905[2U]));
            __Vtemp911[3U] = ((0x3eU == (0x3fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                  >> 4U)))
                               ? vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_62_r[3U]
                               : ((0x3dU == (0x3fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                >> 4U)))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_61_r[3U]
                                   : __Vtemp905[3U]));
        }
        tracep->fullWData(oldp+154,(__Vtemp911),128);
        tracep->fullBit(oldp+158,((1U == (IData)(vlSelf->ysyx_041728__DOT__axiIIO__DOT__w_state))));
        tracep->fullIData(oldp+159,(((1U == (IData)(vlSelf->ysyx_041728__DOT__axiIIO__DOT__w_state))
                                      ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc
                                      : 0U)),32);
        tracep->fullBit(oldp+160,(((1U == (IData)(vlSelf->ysyx_041728__DOT__axiIIO__DOT__w_state)) 
                                   | (2U == (IData)(vlSelf->ysyx_041728__DOT__axiIIO__DOT__w_state)))));
        tracep->fullBit(oldp+161,((3U == (IData)(vlSelf->ysyx_041728__DOT__axiIIO__DOT__w_state))));
        tracep->fullBit(oldp+162,((1U == (IData)(vlSelf->ysyx_041728__DOT__axiIIO__DOT__rd_state))));
        tracep->fullIData(oldp+163,(((1U == (IData)(vlSelf->ysyx_041728__DOT__axiIIO__DOT__rd_state))
                                      ? (0xfffffff0U 
                                         & vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc)
                                      : 0U)),32);
        tracep->fullCData(oldp+164,(((1U == (IData)(vlSelf->ysyx_041728__DOT__axiIIO__DOT__rd_state))
                                      ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__cacheState)
                                      : 0U)),8);
        tracep->fullCData(oldp+165,(((1U == (IData)(vlSelf->ysyx_041728__DOT__axiIIO__DOT__rd_state))
                                      ? 3U : 0U)),3);
        tracep->fullCData(oldp+166,(((1U == (IData)(vlSelf->ysyx_041728__DOT__axiIIO__DOT__rd_state))
                                      ? 1U : 0U)),2);
        tracep->fullBit(oldp+167,(((2U == (IData)(vlSelf->ysyx_041728__DOT__axiIIO__DOT__rd_state)) 
                                   | (1U == (IData)(vlSelf->ysyx_041728__DOT__axiIIO__DOT__rd_state)))));
        tracep->fullBit(oldp+168,((2U == (IData)(vlSelf->ysyx_041728__DOT__mmioDCache__DOT__state))));
        tracep->fullQData(oldp+169,(vlSelf->ysyx_041728__DOT__mmioDCache__DOT__io_mmioIn_data_read_r),64);
        tracep->fullQData(oldp+171,(((0x200bff8U == 
                                      ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                        << 8U) | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                  >> 0x18U)))
                                      ? vlSelf->ysyx_041728__DOT__clintIns__DOT__mtime_r
                                      : ((0x2004000U 
                                          == ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                               << 8U) 
                                              | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                 >> 0x18U)))
                                          ? vlSelf->ysyx_041728__DOT__clintIns__DOT__mtimecmp_r
                                          : 0ULL))),64);
        tracep->fullQData(oldp+173,(((0x8000000U & 
                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U])
                                      ? (((QData)((IData)(
                                                          vlSelf->ysyx_041728__DOT__dCache__DOT__waysel[3U])) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           vlSelf->ysyx_041728__DOT__dCache__DOT__waysel[2U])))
                                      : (((QData)((IData)(
                                                          vlSelf->ysyx_041728__DOT__dCache__DOT__waysel[1U])) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           vlSelf->ysyx_041728__DOT__dCache__DOT__waysel[0U]))))),64);
        tracep->fullBit(oldp+175,((1U == (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__cacheState))));
        tracep->fullIData(oldp+176,((0xfffffff0U & 
                                     ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                       << 8U) | (0xf0U 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                    >> 0x18U))))),32);
        tracep->fullCData(oldp+177,((1U == (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__cacheState))),8);
        tracep->fullCData(oldp+178,((0x3fU & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                               << 4U) 
                                              | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                 >> 0x1cU)))),6);
        if ((0x3aU == (0x3fU & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                 << 4U) | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                           >> 0x1cU))))) {
            __Vtemp923[0U] = vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_58_r[0U];
            __Vtemp923[1U] = vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_58_r[1U];
            __Vtemp923[2U] = vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_58_r[2U];
            __Vtemp923[3U] = vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_58_r[3U];
        } else {
            __Vtemp923[0U] = ((0x39U == (0x3fU & ((
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 4U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x1cU))))
                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_57_r[0U]
                               : ((0x38U == (0x3fU 
                                             & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                 << 4U) 
                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                   >> 0x1cU))))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_56_r[0U]
                                   : ((0x37U == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_55_r[0U]
                                       : ((0x36U == 
                                           (0x3fU & 
                                            ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                              << 4U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x1cU))))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_54_r[0U]
                                           : ((0x35U 
                                               == (0x3fU 
                                                   & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                       << 4U) 
                                                      | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                         >> 0x1cU))))
                                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_53_r[0U]
                                               : vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT___io_memIO_rdata_T_103[0U])))));
            __Vtemp923[1U] = ((0x39U == (0x3fU & ((
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 4U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x1cU))))
                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_57_r[1U]
                               : ((0x38U == (0x3fU 
                                             & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                 << 4U) 
                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                   >> 0x1cU))))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_56_r[1U]
                                   : ((0x37U == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_55_r[1U]
                                       : ((0x36U == 
                                           (0x3fU & 
                                            ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                              << 4U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x1cU))))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_54_r[1U]
                                           : ((0x35U 
                                               == (0x3fU 
                                                   & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                       << 4U) 
                                                      | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                         >> 0x1cU))))
                                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_53_r[1U]
                                               : vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT___io_memIO_rdata_T_103[1U])))));
            __Vtemp923[2U] = ((0x39U == (0x3fU & ((
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 4U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x1cU))))
                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_57_r[2U]
                               : ((0x38U == (0x3fU 
                                             & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                 << 4U) 
                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                   >> 0x1cU))))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_56_r[2U]
                                   : ((0x37U == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_55_r[2U]
                                       : ((0x36U == 
                                           (0x3fU & 
                                            ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                              << 4U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x1cU))))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_54_r[2U]
                                           : ((0x35U 
                                               == (0x3fU 
                                                   & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                       << 4U) 
                                                      | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                         >> 0x1cU))))
                                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_53_r[2U]
                                               : vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT___io_memIO_rdata_T_103[2U])))));
            __Vtemp923[3U] = ((0x39U == (0x3fU & ((
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 4U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x1cU))))
                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_57_r[3U]
                               : ((0x38U == (0x3fU 
                                             & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                 << 4U) 
                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                   >> 0x1cU))))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_56_r[3U]
                                   : ((0x37U == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_55_r[3U]
                                       : ((0x36U == 
                                           (0x3fU & 
                                            ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                              << 4U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x1cU))))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_54_r[3U]
                                           : ((0x35U 
                                               == (0x3fU 
                                                   & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                       << 4U) 
                                                      | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                         >> 0x1cU))))
                                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_53_r[3U]
                                               : vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT___io_memIO_rdata_T_103[3U])))));
        }
        if ((0x3fU == (0x3fU & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                 << 4U) | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                           >> 0x1cU))))) {
            __Vtemp933[0U] = vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_63_r[0U];
            __Vtemp933[1U] = vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_63_r[1U];
            __Vtemp933[2U] = vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_63_r[2U];
            __Vtemp933[3U] = vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_63_r[3U];
        } else {
            __Vtemp933[0U] = ((0x3eU == (0x3fU & ((
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 4U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x1cU))))
                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_62_r[0U]
                               : ((0x3dU == (0x3fU 
                                             & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                 << 4U) 
                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                   >> 0x1cU))))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_61_r[0U]
                                   : ((0x3cU == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_60_r[0U]
                                       : ((0x3bU == 
                                           (0x3fU & 
                                            ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                              << 4U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x1cU))))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_59_r[0U]
                                           : __Vtemp923[0U]))));
            __Vtemp933[1U] = ((0x3eU == (0x3fU & ((
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 4U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x1cU))))
                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_62_r[1U]
                               : ((0x3dU == (0x3fU 
                                             & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                 << 4U) 
                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                   >> 0x1cU))))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_61_r[1U]
                                   : ((0x3cU == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_60_r[1U]
                                       : ((0x3bU == 
                                           (0x3fU & 
                                            ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                              << 4U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x1cU))))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_59_r[1U]
                                           : __Vtemp923[1U]))));
            __Vtemp933[2U] = ((0x3eU == (0x3fU & ((
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 4U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x1cU))))
                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_62_r[2U]
                               : ((0x3dU == (0x3fU 
                                             & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                 << 4U) 
                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                   >> 0x1cU))))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_61_r[2U]
                                   : ((0x3cU == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_60_r[2U]
                                       : ((0x3bU == 
                                           (0x3fU & 
                                            ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                              << 4U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x1cU))))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_59_r[2U]
                                           : __Vtemp923[2U]))));
            __Vtemp933[3U] = ((0x3eU == (0x3fU & ((
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 4U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x1cU))))
                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_62_r[3U]
                               : ((0x3dU == (0x3fU 
                                             & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                 << 4U) 
                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                   >> 0x1cU))))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_61_r[3U]
                                   : ((0x3cU == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_60_r[3U]
                                       : ((0x3bU == 
                                           (0x3fU & 
                                            ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                              << 4U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x1cU))))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_59_r[3U]
                                           : __Vtemp923[3U]))));
        }
        tracep->fullWData(oldp+179,(__Vtemp933),128);
        if ((0x3aU == (0x3fU & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                 << 4U) | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                           >> 0x1cU))))) {
            __Vtemp945[0U] = vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_58_r[0U];
            __Vtemp945[1U] = vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_58_r[1U];
            __Vtemp945[2U] = vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_58_r[2U];
            __Vtemp945[3U] = vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_58_r[3U];
        } else {
            __Vtemp945[0U] = ((0x39U == (0x3fU & ((
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 4U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x1cU))))
                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_57_r[0U]
                               : ((0x38U == (0x3fU 
                                             & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                 << 4U) 
                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                   >> 0x1cU))))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_56_r[0U]
                                   : ((0x37U == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_55_r[0U]
                                       : ((0x36U == 
                                           (0x3fU & 
                                            ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                              << 4U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x1cU))))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_54_r[0U]
                                           : ((0x35U 
                                               == (0x3fU 
                                                   & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                       << 4U) 
                                                      | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                         >> 0x1cU))))
                                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_53_r[0U]
                                               : vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT___io_memIO_rdata_T_103[0U])))));
            __Vtemp945[1U] = ((0x39U == (0x3fU & ((
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 4U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x1cU))))
                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_57_r[1U]
                               : ((0x38U == (0x3fU 
                                             & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                 << 4U) 
                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                   >> 0x1cU))))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_56_r[1U]
                                   : ((0x37U == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_55_r[1U]
                                       : ((0x36U == 
                                           (0x3fU & 
                                            ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                              << 4U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x1cU))))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_54_r[1U]
                                           : ((0x35U 
                                               == (0x3fU 
                                                   & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                       << 4U) 
                                                      | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                         >> 0x1cU))))
                                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_53_r[1U]
                                               : vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT___io_memIO_rdata_T_103[1U])))));
            __Vtemp945[2U] = ((0x39U == (0x3fU & ((
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 4U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x1cU))))
                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_57_r[2U]
                               : ((0x38U == (0x3fU 
                                             & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                 << 4U) 
                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                   >> 0x1cU))))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_56_r[2U]
                                   : ((0x37U == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_55_r[2U]
                                       : ((0x36U == 
                                           (0x3fU & 
                                            ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                              << 4U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x1cU))))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_54_r[2U]
                                           : ((0x35U 
                                               == (0x3fU 
                                                   & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                       << 4U) 
                                                      | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                         >> 0x1cU))))
                                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_53_r[2U]
                                               : vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT___io_memIO_rdata_T_103[2U])))));
            __Vtemp945[3U] = ((0x39U == (0x3fU & ((
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 4U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x1cU))))
                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_57_r[3U]
                               : ((0x38U == (0x3fU 
                                             & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                 << 4U) 
                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                   >> 0x1cU))))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_56_r[3U]
                                   : ((0x37U == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_55_r[3U]
                                       : ((0x36U == 
                                           (0x3fU & 
                                            ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                              << 4U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x1cU))))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_54_r[3U]
                                           : ((0x35U 
                                               == (0x3fU 
                                                   & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                       << 4U) 
                                                      | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                         >> 0x1cU))))
                                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_53_r[3U]
                                               : vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT___io_memIO_rdata_T_103[3U])))));
        }
        if ((0x3fU == (0x3fU & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                 << 4U) | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                           >> 0x1cU))))) {
            __Vtemp955[0U] = vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_63_r[0U];
            __Vtemp955[1U] = vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_63_r[1U];
            __Vtemp955[2U] = vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_63_r[2U];
            __Vtemp955[3U] = vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_63_r[3U];
        } else {
            __Vtemp955[0U] = ((0x3eU == (0x3fU & ((
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 4U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x1cU))))
                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_62_r[0U]
                               : ((0x3dU == (0x3fU 
                                             & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                 << 4U) 
                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                   >> 0x1cU))))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_61_r[0U]
                                   : ((0x3cU == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_60_r[0U]
                                       : ((0x3bU == 
                                           (0x3fU & 
                                            ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                              << 4U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x1cU))))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_59_r[0U]
                                           : __Vtemp945[0U]))));
            __Vtemp955[1U] = ((0x3eU == (0x3fU & ((
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 4U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x1cU))))
                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_62_r[1U]
                               : ((0x3dU == (0x3fU 
                                             & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                 << 4U) 
                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                   >> 0x1cU))))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_61_r[1U]
                                   : ((0x3cU == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_60_r[1U]
                                       : ((0x3bU == 
                                           (0x3fU & 
                                            ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                              << 4U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x1cU))))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_59_r[1U]
                                           : __Vtemp945[1U]))));
            __Vtemp955[2U] = ((0x3eU == (0x3fU & ((
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 4U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x1cU))))
                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_62_r[2U]
                               : ((0x3dU == (0x3fU 
                                             & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                 << 4U) 
                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                   >> 0x1cU))))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_61_r[2U]
                                   : ((0x3cU == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_60_r[2U]
                                       : ((0x3bU == 
                                           (0x3fU & 
                                            ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                              << 4U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x1cU))))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_59_r[2U]
                                           : __Vtemp945[2U]))));
            __Vtemp955[3U] = ((0x3eU == (0x3fU & ((
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 4U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x1cU))))
                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_62_r[3U]
                               : ((0x3dU == (0x3fU 
                                             & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                 << 4U) 
                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                   >> 0x1cU))))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_61_r[3U]
                                   : ((0x3cU == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_60_r[3U]
                                       : ((0x3bU == 
                                           (0x3fU & 
                                            ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                              << 4U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x1cU))))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_59_r[3U]
                                           : __Vtemp945[3U]))));
        }
        tracep->fullWData(oldp+183,(__Vtemp955),128);
        if ((0x3aU == (0x3fU & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                 << 4U) | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                           >> 0x1cU))))) {
            __Vtemp967[0U] = vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_58_r[0U];
            __Vtemp967[1U] = vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_58_r[1U];
            __Vtemp967[2U] = vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_58_r[2U];
            __Vtemp967[3U] = vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_58_r[3U];
        } else {
            __Vtemp967[0U] = ((0x39U == (0x3fU & ((
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 4U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x1cU))))
                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_57_r[0U]
                               : ((0x38U == (0x3fU 
                                             & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                 << 4U) 
                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                   >> 0x1cU))))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_56_r[0U]
                                   : ((0x37U == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_55_r[0U]
                                       : ((0x36U == 
                                           (0x3fU & 
                                            ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                              << 4U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x1cU))))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_54_r[0U]
                                           : ((0x35U 
                                               == (0x3fU 
                                                   & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                       << 4U) 
                                                      | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                         >> 0x1cU))))
                                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_53_r[0U]
                                               : vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT___io_memIO_rdata_T_103[0U])))));
            __Vtemp967[1U] = ((0x39U == (0x3fU & ((
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 4U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x1cU))))
                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_57_r[1U]
                               : ((0x38U == (0x3fU 
                                             & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                 << 4U) 
                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                   >> 0x1cU))))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_56_r[1U]
                                   : ((0x37U == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_55_r[1U]
                                       : ((0x36U == 
                                           (0x3fU & 
                                            ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                              << 4U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x1cU))))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_54_r[1U]
                                           : ((0x35U 
                                               == (0x3fU 
                                                   & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                       << 4U) 
                                                      | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                         >> 0x1cU))))
                                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_53_r[1U]
                                               : vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT___io_memIO_rdata_T_103[1U])))));
            __Vtemp967[2U] = ((0x39U == (0x3fU & ((
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 4U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x1cU))))
                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_57_r[2U]
                               : ((0x38U == (0x3fU 
                                             & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                 << 4U) 
                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                   >> 0x1cU))))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_56_r[2U]
                                   : ((0x37U == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_55_r[2U]
                                       : ((0x36U == 
                                           (0x3fU & 
                                            ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                              << 4U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x1cU))))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_54_r[2U]
                                           : ((0x35U 
                                               == (0x3fU 
                                                   & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                       << 4U) 
                                                      | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                         >> 0x1cU))))
                                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_53_r[2U]
                                               : vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT___io_memIO_rdata_T_103[2U])))));
            __Vtemp967[3U] = ((0x39U == (0x3fU & ((
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 4U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x1cU))))
                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_57_r[3U]
                               : ((0x38U == (0x3fU 
                                             & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                 << 4U) 
                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                   >> 0x1cU))))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_56_r[3U]
                                   : ((0x37U == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_55_r[3U]
                                       : ((0x36U == 
                                           (0x3fU & 
                                            ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                              << 4U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x1cU))))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_54_r[3U]
                                           : ((0x35U 
                                               == (0x3fU 
                                                   & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                       << 4U) 
                                                      | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                         >> 0x1cU))))
                                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_53_r[3U]
                                               : vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT___io_memIO_rdata_T_103[3U])))));
        }
        if ((0x3fU == (0x3fU & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                 << 4U) | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                           >> 0x1cU))))) {
            __Vtemp977[0U] = vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_63_r[0U];
            __Vtemp977[1U] = vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_63_r[1U];
            __Vtemp977[2U] = vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_63_r[2U];
            __Vtemp977[3U] = vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_63_r[3U];
        } else {
            __Vtemp977[0U] = ((0x3eU == (0x3fU & ((
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 4U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x1cU))))
                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_62_r[0U]
                               : ((0x3dU == (0x3fU 
                                             & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                 << 4U) 
                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                   >> 0x1cU))))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_61_r[0U]
                                   : ((0x3cU == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_60_r[0U]
                                       : ((0x3bU == 
                                           (0x3fU & 
                                            ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                              << 4U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x1cU))))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_59_r[0U]
                                           : __Vtemp967[0U]))));
            __Vtemp977[1U] = ((0x3eU == (0x3fU & ((
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 4U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x1cU))))
                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_62_r[1U]
                               : ((0x3dU == (0x3fU 
                                             & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                 << 4U) 
                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                   >> 0x1cU))))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_61_r[1U]
                                   : ((0x3cU == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_60_r[1U]
                                       : ((0x3bU == 
                                           (0x3fU & 
                                            ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                              << 4U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x1cU))))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_59_r[1U]
                                           : __Vtemp967[1U]))));
            __Vtemp977[2U] = ((0x3eU == (0x3fU & ((
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 4U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x1cU))))
                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_62_r[2U]
                               : ((0x3dU == (0x3fU 
                                             & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                 << 4U) 
                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                   >> 0x1cU))))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_61_r[2U]
                                   : ((0x3cU == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_60_r[2U]
                                       : ((0x3bU == 
                                           (0x3fU & 
                                            ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                              << 4U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x1cU))))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_59_r[2U]
                                           : __Vtemp967[2U]))));
            __Vtemp977[3U] = ((0x3eU == (0x3fU & ((
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 4U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x1cU))))
                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_62_r[3U]
                               : ((0x3dU == (0x3fU 
                                             & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                 << 4U) 
                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                   >> 0x1cU))))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_61_r[3U]
                                   : ((0x3cU == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_60_r[3U]
                                       : ((0x3bU == 
                                           (0x3fU & 
                                            ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                              << 4U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x1cU))))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_59_r[3U]
                                           : __Vtemp967[3U]))));
        }
        tracep->fullWData(oldp+187,(__Vtemp977),128);
        if ((0x3aU == (0x3fU & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                 << 4U) | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                           >> 0x1cU))))) {
            __Vtemp989[0U] = vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_58_r[0U];
            __Vtemp989[1U] = vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_58_r[1U];
            __Vtemp989[2U] = vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_58_r[2U];
            __Vtemp989[3U] = vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_58_r[3U];
        } else {
            __Vtemp989[0U] = ((0x39U == (0x3fU & ((
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 4U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x1cU))))
                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_57_r[0U]
                               : ((0x38U == (0x3fU 
                                             & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                 << 4U) 
                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                   >> 0x1cU))))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_56_r[0U]
                                   : ((0x37U == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_55_r[0U]
                                       : ((0x36U == 
                                           (0x3fU & 
                                            ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                              << 4U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x1cU))))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_54_r[0U]
                                           : ((0x35U 
                                               == (0x3fU 
                                                   & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                       << 4U) 
                                                      | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                         >> 0x1cU))))
                                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_53_r[0U]
                                               : vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT___io_memIO_rdata_T_103[0U])))));
            __Vtemp989[1U] = ((0x39U == (0x3fU & ((
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 4U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x1cU))))
                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_57_r[1U]
                               : ((0x38U == (0x3fU 
                                             & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                 << 4U) 
                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                   >> 0x1cU))))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_56_r[1U]
                                   : ((0x37U == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_55_r[1U]
                                       : ((0x36U == 
                                           (0x3fU & 
                                            ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                              << 4U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x1cU))))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_54_r[1U]
                                           : ((0x35U 
                                               == (0x3fU 
                                                   & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                       << 4U) 
                                                      | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                         >> 0x1cU))))
                                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_53_r[1U]
                                               : vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT___io_memIO_rdata_T_103[1U])))));
            __Vtemp989[2U] = ((0x39U == (0x3fU & ((
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 4U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x1cU))))
                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_57_r[2U]
                               : ((0x38U == (0x3fU 
                                             & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                 << 4U) 
                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                   >> 0x1cU))))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_56_r[2U]
                                   : ((0x37U == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_55_r[2U]
                                       : ((0x36U == 
                                           (0x3fU & 
                                            ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                              << 4U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x1cU))))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_54_r[2U]
                                           : ((0x35U 
                                               == (0x3fU 
                                                   & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                       << 4U) 
                                                      | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                         >> 0x1cU))))
                                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_53_r[2U]
                                               : vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT___io_memIO_rdata_T_103[2U])))));
            __Vtemp989[3U] = ((0x39U == (0x3fU & ((
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 4U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x1cU))))
                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_57_r[3U]
                               : ((0x38U == (0x3fU 
                                             & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                 << 4U) 
                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                   >> 0x1cU))))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_56_r[3U]
                                   : ((0x37U == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_55_r[3U]
                                       : ((0x36U == 
                                           (0x3fU & 
                                            ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                              << 4U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x1cU))))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_54_r[3U]
                                           : ((0x35U 
                                               == (0x3fU 
                                                   & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                       << 4U) 
                                                      | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                         >> 0x1cU))))
                                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_53_r[3U]
                                               : vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT___io_memIO_rdata_T_103[3U])))));
        }
        if ((0x3fU == (0x3fU & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                 << 4U) | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                           >> 0x1cU))))) {
            __Vtemp999[0U] = vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_63_r[0U];
            __Vtemp999[1U] = vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_63_r[1U];
            __Vtemp999[2U] = vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_63_r[2U];
            __Vtemp999[3U] = vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_63_r[3U];
        } else {
            __Vtemp999[0U] = ((0x3eU == (0x3fU & ((
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 4U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x1cU))))
                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_62_r[0U]
                               : ((0x3dU == (0x3fU 
                                             & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                 << 4U) 
                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                   >> 0x1cU))))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_61_r[0U]
                                   : ((0x3cU == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_60_r[0U]
                                       : ((0x3bU == 
                                           (0x3fU & 
                                            ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                              << 4U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x1cU))))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_59_r[0U]
                                           : __Vtemp989[0U]))));
            __Vtemp999[1U] = ((0x3eU == (0x3fU & ((
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 4U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x1cU))))
                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_62_r[1U]
                               : ((0x3dU == (0x3fU 
                                             & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                 << 4U) 
                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                   >> 0x1cU))))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_61_r[1U]
                                   : ((0x3cU == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_60_r[1U]
                                       : ((0x3bU == 
                                           (0x3fU & 
                                            ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                              << 4U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x1cU))))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_59_r[1U]
                                           : __Vtemp989[1U]))));
            __Vtemp999[2U] = ((0x3eU == (0x3fU & ((
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 4U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x1cU))))
                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_62_r[2U]
                               : ((0x3dU == (0x3fU 
                                             & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                 << 4U) 
                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                   >> 0x1cU))))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_61_r[2U]
                                   : ((0x3cU == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_60_r[2U]
                                       : ((0x3bU == 
                                           (0x3fU & 
                                            ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                              << 4U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x1cU))))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_59_r[2U]
                                           : __Vtemp989[2U]))));
            __Vtemp999[3U] = ((0x3eU == (0x3fU & ((
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 4U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x1cU))))
                               ? vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_62_r[3U]
                               : ((0x3dU == (0x3fU 
                                             & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                 << 4U) 
                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                   >> 0x1cU))))
                                   ? vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_61_r[3U]
                                   : ((0x3cU == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                       ? vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_60_r[3U]
                                       : ((0x3bU == 
                                           (0x3fU & 
                                            ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                              << 4U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x1cU))))
                                           ? vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_59_r[3U]
                                           : __Vtemp989[3U]))));
        }
        tracep->fullWData(oldp+191,(__Vtemp999),128);
        tracep->fullBit(oldp+195,((1U == (IData)(vlSelf->ysyx_041728__DOT__axiDIO__DOT__w_state))));
        tracep->fullIData(oldp+196,(((1U == (IData)(vlSelf->ysyx_041728__DOT__axiDIO__DOT__w_state))
                                      ? ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                          << 8U) | 
                                         (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                          >> 0x18U))
                                      : 0U)),32);
        tracep->fullCData(oldp+197,((3U & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                           >> 0x10U))),3);
        tracep->fullBit(oldp+198,(((1U == (IData)(vlSelf->ysyx_041728__DOT__axiDIO__DOT__w_state)) 
                                   | (2U == (IData)(vlSelf->ysyx_041728__DOT__axiDIO__DOT__w_state)))));
        tracep->fullQData(oldp+199,(((IData)(vlSelf->ysyx_041728__DOT__axiDIO__DOT___io_axiIO_wvalid_T)
                                      ? (((QData)((IData)(
                                                          vlSelf->ysyx_041728__DOT__riscvIns__DOT___io_dataIO_data_write_T_2[1U])) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           vlSelf->ysyx_041728__DOT__riscvIns__DOT___io_dataIO_data_write_T_2[0U])))
                                      : 0ULL)),64);
        tracep->fullCData(oldp+201,(((IData)(vlSelf->ysyx_041728__DOT__axiDIO__DOT___io_axiIO_wvalid_T)
                                      ? (0xffU & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT___io_dataIO_mask_T_1))
                                      : 0U)),8);
        tracep->fullBit(oldp+202,((3U == (IData)(vlSelf->ysyx_041728__DOT__axiDIO__DOT__w_state))));
        tracep->fullBit(oldp+203,((1U == (IData)(vlSelf->ysyx_041728__DOT__axiDIO__DOT__rd_state))));
        tracep->fullIData(oldp+204,(((1U == (IData)(vlSelf->ysyx_041728__DOT__axiDIO__DOT__rd_state))
                                      ? (0xfffffff0U 
                                         & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                             << 8U) 
                                            | (0xf0U 
                                               & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                  >> 0x18U))))
                                      : 0U)),32);
        tracep->fullCData(oldp+205,(((1U == (IData)(vlSelf->ysyx_041728__DOT__axiDIO__DOT__rd_state))
                                      ? (1U == (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__cacheState))
                                      : 0U)),8);
        tracep->fullCData(oldp+206,(((1U == (IData)(vlSelf->ysyx_041728__DOT__axiDIO__DOT__rd_state))
                                      ? 3U : 0U)),3);
        tracep->fullCData(oldp+207,(((1U == (IData)(vlSelf->ysyx_041728__DOT__axiDIO__DOT__rd_state))
                                      ? 1U : 0U)),2);
        tracep->fullBit(oldp+208,(((2U == (IData)(vlSelf->ysyx_041728__DOT__axiDIO__DOT__rd_state)) 
                                   | (1U == (IData)(vlSelf->ysyx_041728__DOT__axiDIO__DOT__rd_state)))));
        tracep->fullQData(oldp+209,((((QData)((IData)(
                                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__dmaCtrl[1U])) 
                                      << 0x20U) | (QData)((IData)(
                                                                  vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__dmaCtrl[0U])))),64);
        tracep->fullQData(oldp+211,((((QData)((IData)(
                                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__dmaCtrl[3U])) 
                                      << 0x20U) | (QData)((IData)(
                                                                  vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__dmaCtrl[2U])))),64);
        tracep->fullQData(oldp+213,((((QData)((IData)(
                                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__dmaCtrl[5U])) 
                                      << 0x20U) | (QData)((IData)(
                                                                  vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__dmaCtrl[4U])))),64);
        tracep->fullCData(oldp+215,(vlSelf->ysyx_041728__DOT__dmaIns__DOT__rState),2);
        tracep->fullCData(oldp+216,(((1U & vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[0U])
                                      ? 1U : 0U)),2);
        tracep->fullBit(oldp+217,((2U == (IData)(vlSelf->ysyx_041728__DOT__dmaIns__DOT__rState))));
        tracep->fullIData(oldp+218,(((4U & vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc)
                                      ? (IData)((((8U 
                                                   & vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc)
                                                   ? 
                                                  (((QData)((IData)(
                                                                    vlSelf->ysyx_041728__DOT__iCache__DOT__waysel[3U])) 
                                                    << 0x20U) 
                                                   | (QData)((IData)(
                                                                     vlSelf->ysyx_041728__DOT__iCache__DOT__waysel[2U])))
                                                   : 
                                                  (((QData)((IData)(
                                                                    vlSelf->ysyx_041728__DOT__iCache__DOT__waysel[1U])) 
                                                    << 0x20U) 
                                                   | (QData)((IData)(
                                                                     vlSelf->ysyx_041728__DOT__iCache__DOT__waysel[0U])))) 
                                                 >> 0x20U))
                                      : (IData)(((8U 
                                                  & vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc)
                                                  ? 
                                                 (((QData)((IData)(
                                                                   vlSelf->ysyx_041728__DOT__iCache__DOT__waysel[3U])) 
                                                   << 0x20U) 
                                                  | (QData)((IData)(
                                                                    vlSelf->ysyx_041728__DOT__iCache__DOT__waysel[2U])))
                                                  : 
                                                 (((QData)((IData)(
                                                                   vlSelf->ysyx_041728__DOT__iCache__DOT__waysel[1U])) 
                                                   << 0x20U) 
                                                  | (QData)((IData)(
                                                                    vlSelf->ysyx_041728__DOT__iCache__DOT__waysel[0U]))))))),32);
        tracep->fullIData(oldp+219,(((IData)(4U) + vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc)),32);
        tracep->fullIData(oldp+220,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__intr)
                                      ? (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT___io_dnpc_T_2)
                                      : ((4U & vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U])
                                          ? ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[3U] 
                                              << 0x12U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[2U] 
                                                >> 0xeU))
                                          : ((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__jump1)
                                              ? ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[3U] 
                                                  << 0x12U) 
                                                 | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[2U] 
                                                    >> 0xeU))
                                              : ((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__jump2)
                                                  ? (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT___io_dnpc_T_2)
                                                  : vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns_io_ifdnpc))))),32);
        tracep->fullBit(oldp+221,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipFlashWire) 
                                   | (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns_io_ifjump))));
        tracep->fullBit(oldp+222,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__hazardu_io_loadHazard));
        tracep->fullBit(oldp+223,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__block1));
        tracep->fullIData(oldp+224,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                      << 0x1eU) | (
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[0U] 
                                                   >> 2U))),32);
        tracep->fullIData(oldp+225,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                      << 0x1fU) | (
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                   >> 1U))),32);
        tracep->fullBit(oldp+226,((1U & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                         >> 4U))));
        tracep->fullQData(oldp+227,(((0x1013U == (0xfc00707fU 
                                                  & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                                      << 0x1fU) 
                                                     | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                        >> 1U))))
                                      ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__imme__DOT__Iimm
                                      : ((0x13U == 
                                          (0x707fU 
                                           & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                              >> 1U)))
                                          ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__imme__DOT__Iimm
                                          : ((0x101bU 
                                              == (0xfe00707fU 
                                                  & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                                      << 0x1fU) 
                                                     | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                        >> 1U))))
                                              ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__imme__DOT__Iimm
                                              : ((0x5013U 
                                                  == 
                                                  (0xfc00707fU 
                                                   & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                                       << 0x1fU) 
                                                      | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                         >> 1U))))
                                                  ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__imme__DOT__Iimm
                                                  : 
                                                 ((0x6063U 
                                                   == 
                                                   (0x707fU 
                                                    & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                       >> 1U)))
                                                   ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__imme__DOT__Bimm
                                                   : 
                                                  ((0x6013U 
                                                    == 
                                                    (0x707fU 
                                                     & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                        >> 1U)))
                                                    ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__imme__DOT__Iimm
                                                    : 
                                                   ((0x7013U 
                                                     == 
                                                     (0x707fU 
                                                      & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                         >> 1U)))
                                                     ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__imme__DOT__Iimm
                                                     : 
                                                    ((0x4063U 
                                                      == 
                                                      (0x707fU 
                                                       & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                          >> 1U)))
                                                      ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__imme__DOT__Bimm
                                                      : vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__imme__DOT___io_imme_T_29))))))))),64);
        tracep->fullQData(oldp+229,(((0x1fU == (0x1fU 
                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                   >> 0x10U)))
                                      ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_31
                                      : ((0x1eU == 
                                          (0x1fU & 
                                           (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                            >> 0x10U)))
                                          ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_30
                                          : ((0x1dU 
                                              == (0x1fU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                     >> 0x10U)))
                                              ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_29
                                              : ((0x1cU 
                                                  == 
                                                  (0x1fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                      >> 0x10U)))
                                                  ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_28
                                                  : 
                                                 ((0x1bU 
                                                   == 
                                                   (0x1fU 
                                                    & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                       >> 0x10U)))
                                                   ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_27
                                                   : vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT___io_dout1_T_51)))))),64);
        tracep->fullQData(oldp+231,(((0x1fU == (0x1fU 
                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                   >> 0x15U)))
                                      ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_31
                                      : ((0x1eU == 
                                          (0x1fU & 
                                           (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                            >> 0x15U)))
                                          ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_30
                                          : ((0x1dU 
                                              == (0x1fU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                     >> 0x15U)))
                                              ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_29
                                              : ((0x1cU 
                                                  == 
                                                  (0x1fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                      >> 0x15U)))
                                                  ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_28
                                                  : 
                                                 ((0x1bU 
                                                   == 
                                                   (0x1fU 
                                                    & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                       >> 0x15U)))
                                                   ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_27
                                                   : vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT___io_dout2_T_51)))))),64);
        tracep->fullQData(oldp+233,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu_io_dataId_dIn),64);
        tracep->fullQData(oldp+235,(((0x1fU == (0x1fU 
                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                   >> 8U)))
                                      ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_31
                                      : ((0x1eU == 
                                          (0x1fU & 
                                           (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                            >> 8U)))
                                          ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_30
                                          : ((0x1dU 
                                              == (0x1fU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                     >> 8U)))
                                              ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_29
                                              : ((0x1cU 
                                                  == 
                                                  (0x1fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                      >> 8U)))
                                                  ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_28
                                                  : 
                                                 ((0x1bU 
                                                   == 
                                                   (0x1fU 
                                                    & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                       >> 8U)))
                                                   ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_27
                                                   : vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT___io_rdDout_T_51)))))),64);
        tracep->fullCData(oldp+237,((0x1fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                              >> 8U))),5);
        tracep->fullCData(oldp+238,((0x1fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U] 
                                              >> 8U))),5);
        tracep->fullCData(oldp+239,((0x1fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                              >> 0x10U))),5);
        tracep->fullCData(oldp+240,((0x1fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                              >> 0x15U))),5);
        tracep->fullCData(oldp+241,((0x1fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipWB2ENDWire_r[2U] 
                                              >> 1U))),5);
        tracep->fullQData(oldp+242,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf_io_doutWB),64);
        tracep->fullCData(oldp+244,((3U & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[2U] 
                                           >> 2U))),2);
        tracep->fullCData(oldp+245,((3U & vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[2U])),2);
        tracep->fullCData(oldp+246,((0x1fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[2U] 
                                              >> 4U))),5);
        tracep->fullBit(oldp+247,((1U & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                         >> 0x12U))));
        tracep->fullCData(oldp+248,((3U & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                           >> 2U))),2);
        tracep->fullCData(oldp+249,((7U & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                           >> 5U))),3);
        tracep->fullQData(oldp+250,((((QData)((IData)(
                                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[0xcU])) 
                                      << 0x32U) | (
                                                   ((QData)((IData)(
                                                                    vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[0xbU])) 
                                                    << 0x12U) 
                                                   | ((QData)((IData)(
                                                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[0xaU])) 
                                                      >> 0xeU)))),64);
        tracep->fullQData(oldp+252,((((QData)((IData)(
                                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[0xaU])) 
                                      << 0x32U) | (
                                                   ((QData)((IData)(
                                                                    vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[9U])) 
                                                    << 0x12U) 
                                                   | ((QData)((IData)(
                                                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[8U])) 
                                                      >> 0xeU)))),64);
        tracep->fullQData(oldp+254,((((QData)((IData)(
                                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[8U])) 
                                      << 0x32U) | (
                                                   ((QData)((IData)(
                                                                    vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[7U])) 
                                                    << 0x12U) 
                                                   | ((QData)((IData)(
                                                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[6U])) 
                                                      >> 0xeU)))),64);
        tracep->fullQData(oldp+256,((((QData)((IData)(
                                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[6U])) 
                                      << 0x32U) | (
                                                   ((QData)((IData)(
                                                                    vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[5U])) 
                                                    << 0x12U) 
                                                   | ((QData)((IData)(
                                                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[4U])) 
                                                      >> 0xeU)))),64);
        tracep->fullQData(oldp+258,(((2U & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipCSRReg))
                                      ? ((0x344U == 
                                          (0xfffU & 
                                           (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[0xaU] 
                                            >> 0xeU)))
                                          ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__mipins_r
                                          : ((0x304U 
                                              == (0xfffU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[0xaU] 
                                                     >> 0xeU)))
                                              ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__mieins_r
                                              : ((0x300U 
                                                  == 
                                                  (0xfffU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[0xaU] 
                                                      >> 0xeU)))
                                                  ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__mstatusins_r
                                                  : 
                                                 ((0x305U 
                                                   == 
                                                   (0xfffU 
                                                    & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[0xaU] 
                                                       >> 0xeU)))
                                                   ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__mtvecins_r
                                                   : 
                                                  ((0x342U 
                                                    == 
                                                    (0xfffU 
                                                     & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[0xaU] 
                                                        >> 0xeU)))
                                                    ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__mcauseins_r
                                                    : 
                                                   ((0x341U 
                                                     == 
                                                     (0xfffU 
                                                      & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[0xaU] 
                                                         >> 0xeU)))
                                                     ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__mepcins_r
                                                     : 0ULL))))))
                                      : (((QData)((IData)(
                                                          vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT___io_ALUResult_T_59[1U])) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT___io_ALUResult_T_59[0U]))))),64);
        tracep->fullQData(oldp+260,(((3U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__hazardu_io_forwardB))
                                      ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf_io_doutWB
                                      : vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT___dOut2_T_3)),64);
        tracep->fullQData(oldp+262,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu_io_dataOut_rdata),64);
        tracep->fullBit(oldp+264,((1U & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT___io_ALUResult_T_59[0U])));
        tracep->fullIData(oldp+265,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[4U] 
                                      << 0x12U) | (
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[3U] 
                                                   >> 0xeU))),32);
        tracep->fullIData(oldp+266,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U] 
                                      << 0x18U) | (
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                                   >> 8U))),32);
        tracep->fullIData(oldp+267,((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT___io_dnpc_T_2)),32);
        tracep->fullBit(oldp+268,((1U & ((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipCSRReg) 
                                         >> 8U))));
        tracep->fullBit(oldp+269,((1U & ((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipCSRReg) 
                                         >> 7U))));
        tracep->fullBit(oldp+270,((1U & ((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipCSRReg) 
                                         >> 6U))));
        tracep->fullBit(oldp+271,((1U & ((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipCSRReg) 
                                         >> 5U))));
        tracep->fullBit(oldp+272,((1U & ((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipCSRReg) 
                                         >> 4U))));
        tracep->fullBit(oldp+273,((1U & ((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipCSRReg) 
                                         >> 3U))));
        tracep->fullBit(oldp+274,((1U & ((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipCSRReg) 
                                         >> 2U))));
        tracep->fullBit(oldp+275,((1U & ((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipCSRReg) 
                                         >> 1U))));
        tracep->fullBit(oldp+276,((1U & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipCSRReg))));
        tracep->fullCData(oldp+277,((0x1fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                              >> 8U))),5);
        tracep->fullQData(oldp+278,((((QData)((IData)(
                                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[4U])) 
                                      << 0x33U) | (
                                                   ((QData)((IData)(
                                                                    vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[3U])) 
                                                    << 0x13U) 
                                                   | ((QData)((IData)(
                                                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U])) 
                                                      >> 0xdU)))),64);
        tracep->fullCData(oldp+280,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__hazardu_io_forwardA),2);
        tracep->fullCData(oldp+281,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__hazardu_io_forwardB),2);
        tracep->fullCData(oldp+282,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__hazardu_io_forwardC),2);
        tracep->fullQData(oldp+283,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu_io_aluRes1),64);
        tracep->fullBit(oldp+285,((1U & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                         >> 5U))));
        tracep->fullCData(oldp+286,((0x1fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                              >> 0x13U))),5);
        tracep->fullCData(oldp+287,((0x1fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                              >> 3U))),5);
        tracep->fullBit(oldp+288,((1U & vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipWB2ENDWire_r[2U])));
        tracep->fullCData(oldp+289,((0x1fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[2U] 
                                              >> 9U))),5);
        tracep->fullCData(oldp+290,((3U & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                           >> 0xdU))),2);
        tracep->fullBit(oldp+291,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns_io_exjump));
        tracep->fullIData(oldp+292,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns_io_ifdnpc),32);
        tracep->fullBit(oldp+293,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns_io_ifjump));
        tracep->fullBit(oldp+294,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__memVGenInst_io_valid));
        tracep->fullCData(oldp+295,(((0x1013U != (0xfc00707fU 
                                                  & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                                      << 0x1fU) 
                                                     | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                        >> 1U)))) 
                                     & ((0x13U != (0x707fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                      >> 1U))) 
                                        & ((0x101bU 
                                            != (0xfe00707fU 
                                                & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                                    << 0x1fU) 
                                                   | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                      >> 1U)))) 
                                           & ((0x5013U 
                                               != (0xfc00707fU 
                                                   & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                                       << 0x1fU) 
                                                      | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                         >> 1U)))) 
                                              & ((0x6063U 
                                                  != 
                                                  (0x707fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                      >> 1U))) 
                                                 & ((0x6013U 
                                                     != 
                                                     (0x707fU 
                                                      & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                         >> 1U))) 
                                                    & ((0x7013U 
                                                        != 
                                                        (0x707fU 
                                                         & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                            >> 1U))) 
                                                       & ((0x4063U 
                                                           != 
                                                           (0x707fU 
                                                            & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                               >> 1U))) 
                                                          & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__ctrl__DOT__ALUSrcGen_ins__DOT___io_AluSrc1_T_47)))))))))),2);
        tracep->fullCData(oldp+296,(((0x1013U == (0xfc00707fU 
                                                  & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                                      << 0x1fU) 
                                                     | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                        >> 1U))))
                                      ? 1U : ((0x13U 
                                               == (0x707fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                      >> 1U)))
                                               ? 1U
                                               : (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__ctrl__DOT__ALUSrcGen_ins__DOT___io_AluSrc2_T_53)))),2);
        tracep->fullCData(oldp+297,(((0x3023U == (0x707fU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                     >> 1U)))
                                      ? 0U : ((0x23U 
                                               == (0x707fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                      >> 1U)))
                                               ? 0U
                                               : ((0x2023U 
                                                   == 
                                                   (0x707fU 
                                                    & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                       >> 1U)))
                                                   ? 0U
                                                   : (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__ctrl__DOT__ALUCtrl_ins__DOT___io_ALUCtrl_T_53))))),5);
        tracep->fullBit(oldp+298,(((0x3023U == (0x707fU 
                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                   >> 1U))) 
                                   | ((0x23U == (0x707fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                    >> 1U))) 
                                      | ((0x2023U == 
                                          (0x707fU 
                                           & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                              >> 1U))) 
                                         | (0x1023U 
                                            == (0x707fU 
                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                   >> 1U))))))));
        tracep->fullCData(oldp+299,(((3U == (7U & (
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                   >> 0xdU)))
                                      ? 0xffU : ((2U 
                                                  == 
                                                  (7U 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                      >> 0xdU)))
                                                  ? 0xfU
                                                  : 
                                                 ((1U 
                                                   == 
                                                   (7U 
                                                    & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                       >> 0xdU)))
                                                   ? 3U
                                                   : 
                                                  ((0U 
                                                    == 
                                                    (7U 
                                                     & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                        >> 0xdU)))
                                                    ? 1U
                                                    : 0U))))),8);
        tracep->fullCData(oldp+300,((7U & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                           >> 0xdU))),3);
        tracep->fullBit(oldp+301,(((0x6063U == (0x707fU 
                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                   >> 1U))) 
                                   | ((0x4063U == (0x707fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                      >> 1U))) 
                                      | ((0x1063U == 
                                          (0x707fU 
                                           & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                              >> 1U))) 
                                         | ((0x7063U 
                                             == (0x707fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                    >> 1U))) 
                                            | ((0x63U 
                                                == 
                                                (0x707fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                    >> 1U))) 
                                               | ((0x5063U 
                                                   == 
                                                   (0x707fU 
                                                    & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                       >> 1U))) 
                                                  | (0x6fU 
                                                     == 
                                                     (0x7fU 
                                                      & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                         >> 1U)))))))))));
        tracep->fullBit(oldp+302,(((0x6fU == (0x7fU 
                                              & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                 >> 1U))) 
                                   | (0x67U == (0x707fU 
                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                   >> 1U))))));
        tracep->fullBit(oldp+303,(((0x6063U == (0x707fU 
                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                   >> 1U))) 
                                   | ((0x4063U == (0x707fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                      >> 1U))) 
                                      | ((0x1063U == 
                                          (0x707fU 
                                           & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                              >> 1U))) 
                                         | ((0x7063U 
                                             == (0x707fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                    >> 1U))) 
                                            | ((0x63U 
                                                == 
                                                (0x707fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                    >> 1U))) 
                                               | (0x5063U 
                                                  == 
                                                  (0x707fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                      >> 1U))))))))));
        tracep->fullBit(oldp+304,(((0x1013U == (0xfc00707fU 
                                                & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                                    << 0x1fU) 
                                                   | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                      >> 1U)))) 
                                   | ((0x13U == (0x707fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                    >> 1U))) 
                                      | ((0x101bU == 
                                          (0xfe00707fU 
                                           & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                               << 0x1fU) 
                                              | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                 >> 1U)))) 
                                         | ((0x5013U 
                                             == (0xfc00707fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                                     << 0x1fU) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                       >> 1U)))) 
                                            | ((0x6063U 
                                                != 
                                                (0x707fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                    >> 1U))) 
                                               & ((0x6013U 
                                                   == 
                                                   (0x707fU 
                                                    & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                       >> 1U))) 
                                                  | ((0x7013U 
                                                      == 
                                                      (0x707fU 
                                                       & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                          >> 1U))) 
                                                     | (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__ctrl__DOT__regEnGen_ins__DOT___io_regEn_T_49))))))))));
        tracep->fullCData(oldp+305,(((0x2007033U == 
                                      (0xfe00707fU 
                                       & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                           << 0x1fU) 
                                          | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                             >> 1U))))
                                      ? 0U : ((0x503bU 
                                               == (0xfe00707fU 
                                                   & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                                       << 0x1fU) 
                                                      | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                         >> 1U))))
                                               ? 0U
                                               : ((0x3bU 
                                                   == 
                                                   (0xfe00707fU 
                                                    & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                                        << 0x1fU) 
                                                       | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                          >> 1U))))
                                                   ? 0U
                                                   : 
                                                  ((0x2000033U 
                                                    == 
                                                    (0xfe00707fU 
                                                     & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                                         << 0x1fU) 
                                                        | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                           >> 1U))))
                                                    ? 0U
                                                    : 
                                                   ((0x7033U 
                                                     == 
                                                     (0xfe00707fU 
                                                      & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                                          << 0x1fU) 
                                                         | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                            >> 1U))))
                                                     ? 0U
                                                     : (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__ctrl__DOT__ResultSrcGen_ins__DOT___io_ResultSrc_T_44))))))),2);
        tracep->fullBit(oldp+306,((0x100fU == (0x707fU 
                                               & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+307,((0x1073U == (0x707fU 
                                               & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+308,((0x2073U == (0x707fU 
                                               & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+309,((0x6073U == (0x707fU 
                                               & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+310,((0x7073U == (0x707fU 
                                               & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+311,((0x3073U == (0x707fU 
                                               & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+312,((0x5073U == (0x707fU 
                                               & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+313,((0x73U == ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                              << 0x1fU) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                >> 1U)))));
        tracep->fullBit(oldp+314,((((((0x1073U == (0x707fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                      >> 1U))) 
                                      | (0x2073U == 
                                         (0x707fU & 
                                          (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                           >> 1U)))) 
                                     | (0x6073U == 
                                        (0x707fU & 
                                         (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                          >> 1U)))) 
                                    | (0x7073U == (0x707fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                      >> 1U)))) 
                                   | (0x3073U == (0x707fU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                     >> 1U))))));
        tracep->fullBit(oldp+315,((0x30200073U == (
                                                   (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                                    << 0x1fU) 
                                                   | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                      >> 1U)))));
        tracep->fullIData(oldp+316,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[5U] 
                                      << 0x13U) | (
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[4U] 
                                                   >> 0xdU))),32);
        tracep->fullBit(oldp+317,((1U & vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[0U])));
        tracep->fullWData(oldp+318,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg),249);
        tracep->fullBit(oldp+326,((1U & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                         >> 0xfU))));
        tracep->fullWData(oldp+327,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg),431);
        tracep->fullBit(oldp+341,((1U & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                         >> 0x10U))));
        tracep->fullBit(oldp+342,((1U & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                         >> 0x11U))));
        tracep->fullSData(oldp+343,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipCSRReg),9);
        tracep->fullBit(oldp+344,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__dnpcTakenWithoutPreB));
        tracep->fullBit(oldp+345,((1U & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                         >> 1U))));
        tracep->fullBit(oldp+346,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__jump1));
        tracep->fullIData(oldp+347,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                      << 0x1fU) | (
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[0U] 
                                                   >> 1U))),32);
        tracep->fullBit(oldp+348,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__jump2));
        tracep->fullBit(oldp+349,((1U & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                         >> 2U))));
        tracep->fullBit(oldp+350,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipFlashWire));
        tracep->fullBit(oldp+351,((0U != vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc)));
        tracep->fullWData(oldp+352,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg),130);
        tracep->fullIData(oldp+357,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[0U]),32);
        tracep->fullBit(oldp+358,((1U & vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[1U])));
        tracep->fullIData(oldp+359,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[2U] 
                                      << 0x1fU) | (
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[1U] 
                                                   >> 1U))),32);
        tracep->fullIData(oldp+360,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                      << 0x1fU) | (
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[2U] 
                                                   >> 1U))),32);
        tracep->fullBit(oldp+361,((1U & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                         >> 1U))));
        tracep->fullBit(oldp+362,((0xc00607bU == (0xfe00707fU 
                                                  & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                                      << 0x1fU) 
                                                     | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                        >> 1U))))));
        tracep->fullQData(oldp+363,((((QData)((IData)(
                                                      (0x1fU 
                                                       & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                          >> 0x10U)))) 
                                      << 0x28U) | (
                                                   ((QData)((IData)(
                                                                    (0x1fU 
                                                                     & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                        >> 0x15U)))) 
                                                    << 0x23U) 
                                                   | (((QData)((IData)(
                                                                       (0x100fU 
                                                                        == 
                                                                        (0x707fU 
                                                                         & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                            >> 1U))))) 
                                                       << 0x22U) 
                                                      | (((QData)((IData)(
                                                                          (1U 
                                                                           & vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[1U]))) 
                                                          << 0x21U) 
                                                         | (((QData)((IData)(
                                                                             vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[0U])) 
                                                             << 1U) 
                                                            | (QData)((IData)(
                                                                              (0xc00607bU 
                                                                               == 
                                                                               (0xfe00707fU 
                                                                                & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                                                                << 0x1fU) 
                                                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U)))))))))))),45);
        tracep->fullQData(oldp+365,((((QData)((IData)(
                                                      ((3U 
                                                        == 
                                                        (7U 
                                                         & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                            >> 0xdU)))
                                                        ? 0xffU
                                                        : 
                                                       ((2U 
                                                         == 
                                                         (7U 
                                                          & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                             >> 0xdU)))
                                                         ? 0xfU
                                                         : 
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                              >> 0xdU)))
                                                          ? 3U
                                                          : 
                                                         ((0U 
                                                           == 
                                                           (7U 
                                                            & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                               >> 0xdU)))
                                                           ? 1U
                                                           : 0U)))))) 
                                      << 0x34U) | (
                                                   ((QData)((IData)(
                                                                    ((0x3023U 
                                                                      == 
                                                                      (0x707fU 
                                                                       & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                          >> 1U))) 
                                                                     | ((0x23U 
                                                                         == 
                                                                         (0x707fU 
                                                                          & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                             >> 1U))) 
                                                                        | ((0x2023U 
                                                                            == 
                                                                            (0x707fU 
                                                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U))) 
                                                                           | (0x1023U 
                                                                              == 
                                                                              (0x707fU 
                                                                               & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U)))))))) 
                                                    << 0x33U) 
                                                   | (((QData)((IData)(
                                                                       ((0x6063U 
                                                                         == 
                                                                         (0x707fU 
                                                                          & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                             >> 1U))) 
                                                                        | ((0x4063U 
                                                                            == 
                                                                            (0x707fU 
                                                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U))) 
                                                                           | ((0x1063U 
                                                                               == 
                                                                               (0x707fU 
                                                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U))) 
                                                                              | ((0x7063U 
                                                                                == 
                                                                                (0x707fU 
                                                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U))) 
                                                                                | ((0x63U 
                                                                                == 
                                                                                (0x707fU 
                                                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U))) 
                                                                                | ((0x5063U 
                                                                                == 
                                                                                (0x707fU 
                                                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U))) 
                                                                                | (0x6fU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U))))))))))) 
                                                       << 0x32U) 
                                                      | (((QData)((IData)(
                                                                          ((0x6fU 
                                                                            == 
                                                                            (0x7fU 
                                                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U))) 
                                                                           | (0x67U 
                                                                              == 
                                                                              (0x707fU 
                                                                               & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U)))))) 
                                                          << 0x31U) 
                                                         | (((QData)((IData)(
                                                                             ((0x6063U 
                                                                               == 
                                                                               (0x707fU 
                                                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U))) 
                                                                              | ((0x4063U 
                                                                                == 
                                                                                (0x707fU 
                                                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U))) 
                                                                                | ((0x1063U 
                                                                                == 
                                                                                (0x707fU 
                                                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U))) 
                                                                                | ((0x7063U 
                                                                                == 
                                                                                (0x707fU 
                                                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U))) 
                                                                                | ((0x63U 
                                                                                == 
                                                                                (0x707fU 
                                                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U))) 
                                                                                | (0x5063U 
                                                                                == 
                                                                                (0x707fU 
                                                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U)))))))))) 
                                                             << 0x30U) 
                                                            | (((QData)((IData)(
                                                                                ((0x1013U 
                                                                                == 
                                                                                (0xfc00707fU 
                                                                                & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                                                                << 0x1fU) 
                                                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U)))) 
                                                                                | ((0x13U 
                                                                                == 
                                                                                (0x707fU 
                                                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U))) 
                                                                                | ((0x101bU 
                                                                                == 
                                                                                (0xfe00707fU 
                                                                                & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                                                                << 0x1fU) 
                                                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U)))) 
                                                                                | ((0x5013U 
                                                                                == 
                                                                                (0xfc00707fU 
                                                                                & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                                                                << 0x1fU) 
                                                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U)))) 
                                                                                | ((0x6063U 
                                                                                != 
                                                                                (0x707fU 
                                                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U))) 
                                                                                & ((0x6013U 
                                                                                == 
                                                                                (0x707fU 
                                                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U))) 
                                                                                | ((0x7013U 
                                                                                == 
                                                                                (0x707fU 
                                                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U))) 
                                                                                | (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__ctrl__DOT__regEnGen_ins__DOT___io_regEn_T_49)))))))))) 
                                                                << 0x2fU) 
                                                               | (((QData)((IData)(
                                                                                ((0x2007033U 
                                                                                == 
                                                                                (0xfe00707fU 
                                                                                & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                                                                << 0x1fU) 
                                                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U))))
                                                                                 ? 0U
                                                                                 : 
                                                                                ((0x503bU 
                                                                                == 
                                                                                (0xfe00707fU 
                                                                                & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                                                                << 0x1fU) 
                                                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U))))
                                                                                 ? 0U
                                                                                 : 
                                                                                ((0x3bU 
                                                                                == 
                                                                                (0xfe00707fU 
                                                                                & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                                                                << 0x1fU) 
                                                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U))))
                                                                                 ? 0U
                                                                                 : 
                                                                                ((0x2000033U 
                                                                                == 
                                                                                (0xfe00707fU 
                                                                                & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                                                                << 0x1fU) 
                                                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U))))
                                                                                 ? 0U
                                                                                 : 
                                                                                ((0x7033U 
                                                                                == 
                                                                                (0xfe00707fU 
                                                                                & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                                                                << 0x1fU) 
                                                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U))))
                                                                                 ? 0U
                                                                                 : (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__ctrl__DOT__ResultSrcGen_ins__DOT___io_ResultSrc_T_44)))))))) 
                                                                   << 0x2dU) 
                                                                  | (((QData)((IData)(
                                                                                (0x1fU 
                                                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 0x10U)))) 
                                                                      << 0x28U) 
                                                                     | (((QData)((IData)(
                                                                                (0x1fU 
                                                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 0x15U)))) 
                                                                         << 0x23U) 
                                                                        | (((QData)((IData)(
                                                                                (0x100fU 
                                                                                == 
                                                                                (0x707fU 
                                                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U))))) 
                                                                            << 0x22U) 
                                                                           | (((QData)((IData)(
                                                                                (1U 
                                                                                & vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[1U]))) 
                                                                               << 0x21U) 
                                                                              | (((QData)((IData)(
                                                                                vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[0U])) 
                                                                                << 1U) 
                                                                                | (QData)((IData)(
                                                                                (0xc00607bU 
                                                                                == 
                                                                                (0xfe00707fU 
                                                                                & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                                                                << 0x1fU) 
                                                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U))))))))))))))))))),60);
        tracep->fullQData(oldp+367,((((QData)((IData)(
                                                      ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[2U] 
                                                        << 0x1fU) 
                                                       | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[1U] 
                                                          >> 1U)))) 
                                      << 0x12U) | (QData)((IData)(
                                                                  ((0x3e000U 
                                                                    & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                       << 5U)) 
                                                                   | ((((0x3023U 
                                                                         == 
                                                                         (0x707fU 
                                                                          & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                             >> 1U)))
                                                                         ? 0U
                                                                         : 
                                                                        ((0x23U 
                                                                          == 
                                                                          (0x707fU 
                                                                           & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                              >> 1U)))
                                                                          ? 0U
                                                                          : 
                                                                         ((0x2023U 
                                                                           == 
                                                                           (0x707fU 
                                                                            & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                               >> 1U)))
                                                                           ? 0U
                                                                           : (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__ctrl__DOT__ALUCtrl_ins__DOT___io_ALUCtrl_T_53)))) 
                                                                       << 8U) 
                                                                      | ((((0x1013U 
                                                                            != 
                                                                            (0xfc00707fU 
                                                                             & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                                                                << 0x1fU) 
                                                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U)))) 
                                                                           & ((0x13U 
                                                                               != 
                                                                               (0x707fU 
                                                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U))) 
                                                                              & ((0x101bU 
                                                                                != 
                                                                                (0xfe00707fU 
                                                                                & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                                                                << 0x1fU) 
                                                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U)))) 
                                                                                & ((0x5013U 
                                                                                != 
                                                                                (0xfc00707fU 
                                                                                & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                                                                << 0x1fU) 
                                                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U)))) 
                                                                                & ((0x6063U 
                                                                                != 
                                                                                (0x707fU 
                                                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U))) 
                                                                                & ((0x6013U 
                                                                                != 
                                                                                (0x707fU 
                                                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U))) 
                                                                                & ((0x7013U 
                                                                                != 
                                                                                (0x707fU 
                                                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U))) 
                                                                                & ((0x4063U 
                                                                                != 
                                                                                (0x707fU 
                                                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U))) 
                                                                                & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__ctrl__DOT__ALUSrcGen_ins__DOT___io_AluSrc1_T_47))))))))) 
                                                                          << 6U) 
                                                                         | ((((0x1013U 
                                                                               == 
                                                                               (0xfc00707fU 
                                                                                & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                                                                << 0x1fU) 
                                                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U))))
                                                                               ? 1U
                                                                               : 
                                                                              ((0x13U 
                                                                                == 
                                                                                (0x707fU 
                                                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 1U)))
                                                                                ? 1U
                                                                                : (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__ctrl__DOT__ALUSrcGen_ins__DOT___io_AluSrc2_T_53))) 
                                                                             << 4U) 
                                                                            | ((0xeU 
                                                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                                >> 0xcU)) 
                                                                               | (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__memVGenInst_io_valid)))))))))),50);
        tracep->fullBit(oldp+369,((1U & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                         >> 0xfU))));
        tracep->fullBit(oldp+370,((1U & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                         >> 0x13U))));
        tracep->fullCData(oldp+371,((0xffU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                              >> 0x14U))),8);
        tracep->fullBit(oldp+372,((1U & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                         >> 0x1cU))));
        tracep->fullCData(oldp+373,((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                     >> 0x1dU)),3);
        tracep->fullIData(oldp+374,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[3U] 
                                      << 0x12U) | (
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[2U] 
                                                   >> 0xeU))),32);
        tracep->fullIData(oldp+375,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[0xdU] 
                                      << 0x12U) | (
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[0xcU] 
                                                   >> 0xeU))),32);
        tracep->fullBit(oldp+376,((1U & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[0xdU] 
                                         >> 0xeU))));
        tracep->fullBit(oldp+377,((1U & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                          >> 0xfU) 
                                         | ((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipCSRReg) 
                                            >> 1U)))));
        tracep->fullQData(oldp+378,((((QData)((IData)(
                                                      (0xffU 
                                                       & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                                          >> 0x14U)))) 
                                      << 0x27U) | (
                                                   ((QData)((IData)(
                                                                    (1U 
                                                                     & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                                                        >> 0x13U)))) 
                                                    << 0x26U) 
                                                   | (((QData)((IData)(
                                                                       (1U 
                                                                        & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                                                            >> 0xfU) 
                                                                           | ((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipCSRReg) 
                                                                              >> 1U))))) 
                                                       << 0x25U) 
                                                      | (((QData)((IData)(
                                                                          (3U 
                                                                           & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                                                              >> 0xdU)))) 
                                                          << 0x23U) 
                                                         | (((QData)((IData)(
                                                                             ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[4U] 
                                                                               << 0x12U) 
                                                                              | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[3U] 
                                                                                >> 0xeU)))) 
                                                             << 3U) 
                                                            | (QData)((IData)(
                                                                              ((4U 
                                                                                & vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U]) 
                                                                               | (((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__intr) 
                                                                                << 1U) 
                                                                                | (1U 
                                                                                & vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[0U]))))))))))),47);
        tracep->fullBit(oldp+380,((1U & vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[0U])));
        tracep->fullBit(oldp+381,((1U & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[0U] 
                                         >> 1U))));
        tracep->fullBit(oldp+382,((1U & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[0U] 
                                         >> 2U))));
        tracep->fullIData(oldp+383,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                      << 0x1dU) | (
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[0U] 
                                                   >> 3U))),32);
        tracep->fullCData(oldp+384,((3U & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                           >> 3U))),2);
        tracep->fullCData(oldp+385,((0xffU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                              >> 7U))),8);
        tracep->fullCData(oldp+386,((7U & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                           >> 0x10U))),3);
        tracep->fullIData(oldp+387,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[2U] 
                                      << 8U) | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                                >> 0x18U))),32);
        tracep->fullQData(oldp+388,((((QData)((IData)(
                                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U])) 
                                      << 0x28U) | (
                                                   ((QData)((IData)(
                                                                    vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[3U])) 
                                                    << 8U) 
                                                   | ((QData)((IData)(
                                                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[2U])) 
                                                      >> 0x18U)))),64);
        tracep->fullQData(oldp+390,((((QData)((IData)(
                                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[6U])) 
                                      << 0x28U) | (
                                                   ((QData)((IData)(
                                                                    vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U])) 
                                                    << 8U) 
                                                   | ((QData)((IData)(
                                                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U])) 
                                                      >> 0x18U)))),64);
        tracep->fullIData(oldp+392,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[7U] 
                                      << 8U) | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[6U] 
                                                >> 0x18U))),32);
        tracep->fullBit(oldp+393,((1U & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[7U] 
                                         >> 0x18U))));
        tracep->fullBit(oldp+394,((1U & (((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                           >> 0xfU) 
                                          & ((0x80000000ULL 
                                              > (((QData)((IData)(
                                                                  vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[6U])) 
                                                  << 0x28U) 
                                                 | (((QData)((IData)(
                                                                     vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U])) 
                                                     << 8U) 
                                                    | ((QData)((IData)(
                                                                       vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U])) 
                                                       >> 0x18U)))) 
                                             | (0x8fffffffULL 
                                                < (
                                                   ((QData)((IData)(
                                                                    vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[6U])) 
                                                    << 0x28U) 
                                                   | (((QData)((IData)(
                                                                       vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U])) 
                                                       << 8U) 
                                                      | ((QData)((IData)(
                                                                         vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U])) 
                                                         >> 0x18U)))))) 
                                         | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[0U] 
                                            >> 2U)))));
        tracep->fullBit(oldp+395,((0U == ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                           << 0x1dU) 
                                          | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[0U] 
                                             >> 3U)))));
        tracep->fullBit(oldp+396,((1U & ((((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                            >> 0xfU) 
                                           & ((0x80000000ULL 
                                               > (((QData)((IData)(
                                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[6U])) 
                                                   << 0x28U) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U])) 
                                                      << 8U) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U])) 
                                                        >> 0x18U)))) 
                                              | (0x8fffffffULL 
                                                 < 
                                                 (((QData)((IData)(
                                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[6U])) 
                                                   << 0x28U) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U])) 
                                                      << 8U) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U])) 
                                                        >> 0x18U)))))) 
                                          | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[0U] 
                                             >> 2U)) 
                                         | vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[0U]))));
        tracep->fullWData(oldp+397,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg),174);
        tracep->fullIData(oldp+403,(((0U == ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                              << 0x1dU) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[0U] 
                                                >> 3U)))
                                      ? ((IData)(4U) 
                                         + ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                             << 0x1eU) 
                                            | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[0U] 
                                               >> 2U)))
                                      : ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                          << 0x1dU) 
                                         | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[0U] 
                                            >> 3U)))),32);
        tracep->fullQData(oldp+404,((((QData)((IData)(
                                                      (1U 
                                                       & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                                          >> 5U)))) 
                                      << 0x24U) | (
                                                   ((QData)((IData)(
                                                                    (3U 
                                                                     & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                                                        >> 3U)))) 
                                                    << 0x22U) 
                                                   | (((QData)((IData)(
                                                                       ((0U 
                                                                         == 
                                                                         ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                                                           << 0x1dU) 
                                                                          | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[0U] 
                                                                             >> 3U)))
                                                                         ? 
                                                                        ((IData)(4U) 
                                                                         + 
                                                                         ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                                                           << 0x1eU) 
                                                                          | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[0U] 
                                                                             >> 2U)))
                                                                         : 
                                                                        ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                                                          << 0x1dU) 
                                                                         | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[0U] 
                                                                            >> 3U))))) 
                                                       << 2U) 
                                                      | (QData)((IData)(
                                                                        ((2U 
                                                                          & vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[0U]) 
                                                                         | (1U 
                                                                            & ((((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                                                                >> 0xfU) 
                                                                                & ((0x80000000ULL 
                                                                                > 
                                                                                (((QData)((IData)(
                                                                                vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[6U])) 
                                                                                << 0x28U) 
                                                                                | (((QData)((IData)(
                                                                                vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U])) 
                                                                                << 8U) 
                                                                                | ((QData)((IData)(
                                                                                vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U])) 
                                                                                >> 0x18U)))) 
                                                                                | (0x8fffffffULL 
                                                                                < 
                                                                                (((QData)((IData)(
                                                                                vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[6U])) 
                                                                                << 0x28U) 
                                                                                | (((QData)((IData)(
                                                                                vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U])) 
                                                                                << 8U) 
                                                                                | ((QData)((IData)(
                                                                                vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U])) 
                                                                                >> 0x18U)))))) 
                                                                                | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[0U] 
                                                                                >> 2U)) 
                                                                               | vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[0U]))))))))),37);
        tracep->fullBit(oldp+406,((1U & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[0U] 
                                         >> 1U))));
        tracep->fullBit(oldp+407,((1U & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[5U] 
                                         >> 0xdU))));
        tracep->fullQData(oldp+408,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu_io_dataOut_rdata_r),64);
        tracep->fullWData(oldp+410,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipWB2ENDWire_r),70);
        tracep->fullSData(oldp+413,((0xfffU & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                                << 0xbU) 
                                               | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                  >> 0x15U)))),12);
        tracep->fullBit(oldp+414,((1U & vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U])));
        tracep->fullQData(oldp+415,(((1U & vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U])
                                      ? 0xfffffffffffffULL
                                      : 0ULL)),52);
        tracep->fullQData(oldp+417,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__imme__DOT__Iimm),64);
        tracep->fullCData(oldp+419,((0x7fU & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                               << 6U) 
                                              | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                 >> 0x1aU)))),7);
        tracep->fullSData(oldp+420,(((0xfe0U & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                                 << 0xbU) 
                                                | (0x7e0U 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                      >> 0x15U)))) 
                                     | (0x1fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                 >> 8U)))),12);
        tracep->fullQData(oldp+421,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__imme__DOT__Simm),64);
        tracep->fullBit(oldp+423,((1U & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                         >> 8U))));
        tracep->fullCData(oldp+424,((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                     >> 0x1aU)),6);
        tracep->fullCData(oldp+425,((0xfU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                             >> 9U))),4);
        tracep->fullSData(oldp+426,(((0x1000U & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                                 << 0xcU)) 
                                     | ((0x800U & (
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                   << 3U)) 
                                        | ((0x7e0U 
                                            & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                               >> 0x15U)) 
                                           | (0x1eU 
                                              & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                 >> 8U)))))),13);
        tracep->fullQData(oldp+427,(((1U & vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U])
                                      ? 0x7ffffffffffffULL
                                      : 0ULL)),51);
        tracep->fullQData(oldp+429,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__imme__DOT__Bimm),64);
        tracep->fullIData(oldp+431,((0xfffffU & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                                  << 0x13U) 
                                                 | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                    >> 0xdU)))),20);
        tracep->fullIData(oldp+432,((0xfffff000U & 
                                     ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                       << 0x1fU) | 
                                      (0x7ffff000U 
                                       & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                          >> 1U))))),32);
        tracep->fullIData(oldp+433,(((1U & vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U])
                                      ? 0xffffffffU
                                      : 0U)),32);
        tracep->fullQData(oldp+434,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__imme__DOT__Uimm),64);
        tracep->fullCData(oldp+436,((0xffU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                              >> 0xdU))),8);
        tracep->fullBit(oldp+437,((1U & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                         >> 0x15U))));
        tracep->fullSData(oldp+438,((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                     >> 0x16U)),10);
        tracep->fullIData(oldp+439,(((0x100000U & (
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                                   << 0x14U)) 
                                     | ((0xff000U & 
                                         (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                          >> 1U)) | 
                                        ((0x800U & 
                                          (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                           >> 0xaU)) 
                                         | (0x7feU 
                                            & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                               >> 0x15U)))))),21);
        tracep->fullQData(oldp+440,(((1U & vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U])
                                      ? 0x7ffffffffffULL
                                      : 0ULL)),43);
        tracep->fullQData(oldp+442,(((((1U & vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U])
                                        ? 0x7ffffffffffULL
                                        : 0ULL) << 0x15U) 
                                     | (QData)((IData)(
                                                       ((0x100000U 
                                                         & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[4U] 
                                                            << 0x14U)) 
                                                        | ((0xff000U 
                                                            & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                               >> 1U)) 
                                                           | ((0x800U 
                                                               & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                  >> 0xaU)) 
                                                              | (0x7feU 
                                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipIF2IDReg[3U] 
                                                                    >> 0x15U))))))))),64);
        tracep->fullQData(oldp+444,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_1),64);
        tracep->fullQData(oldp+446,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_2),64);
        tracep->fullQData(oldp+448,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_3),64);
        tracep->fullQData(oldp+450,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_4),64);
        tracep->fullQData(oldp+452,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_5),64);
        tracep->fullQData(oldp+454,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_6),64);
        tracep->fullQData(oldp+456,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_7),64);
        tracep->fullQData(oldp+458,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_8),64);
        tracep->fullQData(oldp+460,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_9),64);
        tracep->fullQData(oldp+462,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_10),64);
        tracep->fullQData(oldp+464,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_11),64);
        tracep->fullQData(oldp+466,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_12),64);
        tracep->fullQData(oldp+468,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_13),64);
        tracep->fullQData(oldp+470,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_14),64);
        tracep->fullQData(oldp+472,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_15),64);
        tracep->fullQData(oldp+474,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_16),64);
        tracep->fullQData(oldp+476,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_17),64);
        tracep->fullQData(oldp+478,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_18),64);
        tracep->fullQData(oldp+480,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_19),64);
        tracep->fullQData(oldp+482,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_20),64);
        tracep->fullQData(oldp+484,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_21),64);
        tracep->fullQData(oldp+486,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_22),64);
        tracep->fullQData(oldp+488,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_23),64);
        tracep->fullQData(oldp+490,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_24),64);
        tracep->fullQData(oldp+492,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_25),64);
        tracep->fullQData(oldp+494,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_26),64);
        tracep->fullQData(oldp+496,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_27),64);
        tracep->fullQData(oldp+498,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_28),64);
        tracep->fullQData(oldp+500,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_29),64);
        tracep->fullQData(oldp+502,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_30),64);
        tracep->fullQData(oldp+504,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf__DOT__regData_r_31),64);
        tracep->fullQData(oldp+506,((QData)((IData)(
                                                    ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                                      << 0x1eU) 
                                                     | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[0U] 
                                                        >> 2U))))),64);
        tracep->fullBit(oldp+508,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                    >> 4U) & (1U == 
                                              (0x1fU 
                                               & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U] 
                                                  >> 8U))))));
        tracep->fullBit(oldp+509,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                    >> 4U) & (2U == 
                                              (0x1fU 
                                               & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U] 
                                                  >> 8U))))));
        tracep->fullBit(oldp+510,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                    >> 4U) & (3U == 
                                              (0x1fU 
                                               & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U] 
                                                  >> 8U))))));
        tracep->fullBit(oldp+511,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                    >> 4U) & (4U == 
                                              (0x1fU 
                                               & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U] 
                                                  >> 8U))))));
        tracep->fullBit(oldp+512,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                    >> 4U) & (5U == 
                                              (0x1fU 
                                               & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U] 
                                                  >> 8U))))));
        tracep->fullBit(oldp+513,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                    >> 4U) & (6U == 
                                              (0x1fU 
                                               & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U] 
                                                  >> 8U))))));
        tracep->fullBit(oldp+514,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                    >> 4U) & (7U == 
                                              (0x1fU 
                                               & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U] 
                                                  >> 8U))))));
        tracep->fullBit(oldp+515,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                    >> 4U) & (8U == 
                                              (0x1fU 
                                               & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U] 
                                                  >> 8U))))));
        tracep->fullBit(oldp+516,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                    >> 4U) & (9U == 
                                              (0x1fU 
                                               & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U] 
                                                  >> 8U))))));
        tracep->fullBit(oldp+517,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                    >> 4U) & (0xaU 
                                              == (0x1fU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U] 
                                                     >> 8U))))));
        tracep->fullBit(oldp+518,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                    >> 4U) & (0xbU 
                                              == (0x1fU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U] 
                                                     >> 8U))))));
        tracep->fullBit(oldp+519,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                    >> 4U) & (0xcU 
                                              == (0x1fU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U] 
                                                     >> 8U))))));
        tracep->fullBit(oldp+520,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                    >> 4U) & (0xdU 
                                              == (0x1fU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U] 
                                                     >> 8U))))));
        tracep->fullBit(oldp+521,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                    >> 4U) & (0xeU 
                                              == (0x1fU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U] 
                                                     >> 8U))))));
        tracep->fullBit(oldp+522,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                    >> 4U) & (0xfU 
                                              == (0x1fU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U] 
                                                     >> 8U))))));
        tracep->fullBit(oldp+523,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                    >> 4U) & (0x10U 
                                              == (0x1fU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U] 
                                                     >> 8U))))));
        tracep->fullBit(oldp+524,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                    >> 4U) & (0x11U 
                                              == (0x1fU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U] 
                                                     >> 8U))))));
        tracep->fullBit(oldp+525,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                    >> 4U) & (0x12U 
                                              == (0x1fU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U] 
                                                     >> 8U))))));
        tracep->fullBit(oldp+526,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                    >> 4U) & (0x13U 
                                              == (0x1fU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U] 
                                                     >> 8U))))));
        tracep->fullBit(oldp+527,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                    >> 4U) & (0x14U 
                                              == (0x1fU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U] 
                                                     >> 8U))))));
        tracep->fullBit(oldp+528,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                    >> 4U) & (0x15U 
                                              == (0x1fU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U] 
                                                     >> 8U))))));
        tracep->fullBit(oldp+529,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                    >> 4U) & (0x16U 
                                              == (0x1fU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U] 
                                                     >> 8U))))));
        tracep->fullBit(oldp+530,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                    >> 4U) & (0x17U 
                                              == (0x1fU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U] 
                                                     >> 8U))))));
        tracep->fullBit(oldp+531,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                    >> 4U) & (0x18U 
                                              == (0x1fU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U] 
                                                     >> 8U))))));
        tracep->fullBit(oldp+532,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                    >> 4U) & (0x19U 
                                              == (0x1fU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U] 
                                                     >> 8U))))));
        tracep->fullBit(oldp+533,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                    >> 4U) & (0x1aU 
                                              == (0x1fU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U] 
                                                     >> 8U))))));
        tracep->fullBit(oldp+534,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                    >> 4U) & (0x1bU 
                                              == (0x1fU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U] 
                                                     >> 8U))))));
        tracep->fullBit(oldp+535,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                    >> 4U) & (0x1cU 
                                              == (0x1fU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U] 
                                                     >> 8U))))));
        tracep->fullBit(oldp+536,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                    >> 4U) & (0x1dU 
                                              == (0x1fU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U] 
                                                     >> 8U))))));
        tracep->fullBit(oldp+537,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                    >> 4U) & (0x1eU 
                                              == (0x1fU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U] 
                                                     >> 8U))))));
        tracep->fullBit(oldp+538,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                    >> 4U) & (0x1fU 
                                              == (0x1fU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U] 
                                                     >> 8U))))));
        tracep->fullQData(oldp+539,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcA),64);
        tracep->fullQData(oldp+541,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcB),64);
        tracep->fullQData(oldp+543,((((QData)((IData)(
                                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT___io_ALUResult_T_59[1U])) 
                                      << 0x20U) | (QData)((IData)(
                                                                  vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT___io_ALUResult_T_59[0U])))),64);
        tracep->fullQData(oldp+545,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__dOut1),64);
        tracep->fullSData(oldp+547,((0xfffU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[0xaU] 
                                               >> 0xeU))),12);
        tracep->fullQData(oldp+548,((QData)((IData)(
                                                    ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[4U] 
                                                      << 0x12U) 
                                                     | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[3U] 
                                                        >> 0xeU))))),64);
        tracep->fullQData(oldp+550,(((0x344U == (0xfffU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[0xaU] 
                                                    >> 0xeU)))
                                      ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__mipins_r
                                      : ((0x304U == 
                                          (0xfffU & 
                                           (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[0xaU] 
                                            >> 0xeU)))
                                          ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__mieins_r
                                          : ((0x300U 
                                              == (0xfffU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[0xaU] 
                                                     >> 0xeU)))
                                              ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__mstatusins_r
                                              : ((0x305U 
                                                  == 
                                                  (0xfffU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[0xaU] 
                                                      >> 0xeU)))
                                                  ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__mtvecins_r
                                                  : 
                                                 ((0x342U 
                                                   == 
                                                   (0xfffU 
                                                    & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[0xaU] 
                                                       >> 0xeU)))
                                                   ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__mcauseins_r
                                                   : 
                                                  ((0x341U 
                                                    == 
                                                    (0xfffU 
                                                     & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[0xaU] 
                                                        >> 0xeU)))
                                                    ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__mepcins_r
                                                    : 0ULL))))))),64);
        tracep->fullQData(oldp+552,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__mtvecins_r),64);
        tracep->fullQData(oldp+554,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__mepcins_r),64);
        tracep->fullIData(oldp+556,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[0xbU] 
                                      << 0x12U) | (
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[0xaU] 
                                                   >> 0xeU))),32);
        tracep->fullIData(oldp+557,((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__dOut1)),32);
        tracep->fullIData(oldp+558,((((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[0xbU] 
                                       << 0x12U) | 
                                      (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[0xaU] 
                                       >> 0xeU)) + 
                                     ((0x40000U & vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U])
                                       ? ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[4U] 
                                           << 0x12U) 
                                          | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[3U] 
                                             >> 0xeU))
                                       : (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__dOut1)))),32);
        tracep->fullQData(oldp+559,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__memData_ins_io_rdata_ext),64);
        tracep->fullQData(oldp+561,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__dOut2),64);
        tracep->fullQData(oldp+563,(((3U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__hazardu_io_forwardC))
                                      ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__idu__DOT__rf_io_doutWB
                                      : ((1U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__hazardu_io_forwardC))
                                          ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu_io_dataId_dIn
                                          : ((2U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__hazardu_io_forwardC))
                                              ? vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu_io_aluRes1
                                              : (((QData)((IData)(
                                                                  vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[6U])) 
                                                  << 0x32U) 
                                                 | (((QData)((IData)(
                                                                     vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[5U])) 
                                                     << 0x12U) 
                                                    | ((QData)((IData)(
                                                                       vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[4U])) 
                                                       >> 0xeU))))))),64);
        tracep->fullBit(oldp+565,((((((((1U == (0x1fU 
                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[2U] 
                                                   >> 4U))) 
                                        | (5U == (0x1fU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[2U] 
                                                     >> 4U)))) 
                                       | (0x10U == 
                                          (0x1fU & 
                                           (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[2U] 
                                            >> 4U)))) 
                                      | (5U == (0x1fU 
                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[2U] 
                                                   >> 4U)))) 
                                     | (7U == (0x1fU 
                                               & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[2U] 
                                                  >> 4U)))) 
                                    | (0x1bU == (0x1fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[2U] 
                                                    >> 4U)))) 
                                   | (0x1cU == (0x1fU 
                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[2U] 
                                                   >> 4U))))));
        tracep->fullQData(oldp+566,(((((((((1U == (0x1fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[2U] 
                                                      >> 4U))) 
                                           | (5U == 
                                              (0x1fU 
                                               & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[2U] 
                                                  >> 4U)))) 
                                          | (0x10U 
                                             == (0x1fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[2U] 
                                                    >> 4U)))) 
                                         | (5U == (0x1fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[2U] 
                                                      >> 4U)))) 
                                        | (7U == (0x1fU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[2U] 
                                                     >> 4U)))) 
                                       | (0x1bU == 
                                          (0x1fU & 
                                           (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[2U] 
                                            >> 4U)))) 
                                      | (0x1cU == (0x1fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[2U] 
                                                      >> 4U))))
                                      ? (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcB)
                                      : vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcB)),64);
        tracep->fullQData(oldp+568,((((QData)((IData)(
                                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__addIns__DOT__res[1U])) 
                                      << 0x20U) | (QData)((IData)(
                                                                  vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__addIns__DOT__res[0U])))),64);
        tracep->fullBit(oldp+570,((1U & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__addIns__DOT__res[2U])));
        tracep->fullBit(oldp+571,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins_io_div_valid));
        tracep->fullBit(oldp+572,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins_io_divw));
        tracep->fullBit(oldp+573,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins_io_div_signed));
        tracep->fullBit(oldp+574,((3U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__stateReg))));
        tracep->fullQData(oldp+575,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins_io_quotient),64);
        tracep->fullQData(oldp+577,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins_io_remainder),64);
        tracep->fullBit(oldp+579,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns_io_mul_valid));
        tracep->fullQData(oldp+580,(((0x13U == (0x1fU 
                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[2U] 
                                                   >> 4U)))
                                      ? (QData)((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcA))
                                      : vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcA)),64);
        tracep->fullQData(oldp+582,(((0x13U == (0x1fU 
                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[2U] 
                                                   >> 4U)))
                                      ? (QData)((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcB))
                                      : vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcB)),64);
        tracep->fullBit(oldp+584,((2U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__stateReg))));
        tracep->fullQData(oldp+585,((((QData)((IData)(
                                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__resReg[1U])) 
                                      << 0x20U) | (QData)((IData)(
                                                                  vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__resReg[0U])))),64);
        tracep->fullQData(oldp+587,((~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcB)),64);
        tracep->fullIData(oldp+589,((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcA)),32);
        tracep->fullQData(oldp+590,((QData)((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcA))),64);
        tracep->fullIData(oldp+592,((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcB)),32);
        tracep->fullQData(oldp+593,((QData)((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcB))),64);
        tracep->fullCData(oldp+595,((0x3fU & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcB))),6);
        tracep->fullBit(oldp+596,((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcA 
                                   != vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcB)));
        tracep->fullIData(oldp+597,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__lo_1),32);
        tracep->fullBit(oldp+598,((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__lo_1 
                                   >> 0x1fU)));
        tracep->fullIData(oldp+599,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__lo_1 
                                      >> 0x1fU) ? 0xffffffffU
                                      : 0U)),32);
        tracep->fullIData(oldp+600,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__addIns__DOT__res[0U]),32);
        tracep->fullBit(oldp+601,((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__addIns__DOT__res[0U] 
                                   >> 0x1fU)));
        tracep->fullIData(oldp+602,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__addIns__DOT__res[0U] 
                                      >> 0x1fU) ? 0xffffffffU
                                      : 0U)),32);
        tracep->fullIData(oldp+603,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT___T_17[0U]),32);
        tracep->fullBit(oldp+604,((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT___T_17[0U] 
                                   >> 0x1fU)));
        tracep->fullIData(oldp+605,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT___T_17[0U] 
                                      >> 0x1fU) ? 0xffffffffU
                                      : 0U)),32);
        tracep->fullIData(oldp+606,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__lo_4),32);
        tracep->fullBit(oldp+607,((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__lo_4 
                                   >> 0x1fU)));
        tracep->fullIData(oldp+608,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__lo_4 
                                      >> 0x1fU) ? 0xffffffffU
                                      : 0U)),32);
        tracep->fullIData(oldp+609,((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins_io_quotient)),32);
        tracep->fullBit(oldp+610,((1U & (IData)((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins_io_quotient 
                                                 >> 0x1fU)))));
        tracep->fullIData(oldp+611,(((1U & (IData)(
                                                   (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins_io_quotient 
                                                    >> 0x1fU)))
                                      ? 0xffffffffU
                                      : 0U)),32);
        tracep->fullIData(oldp+612,((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins_io_remainder)),32);
        tracep->fullBit(oldp+613,((1U & (IData)((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins_io_remainder 
                                                 >> 0x1fU)))));
        tracep->fullIData(oldp+614,(((1U & (IData)(
                                                   (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins_io_remainder 
                                                    >> 0x1fU)))
                                      ? 0xffffffffU
                                      : 0U)),32);
        tracep->fullIData(oldp+615,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__resReg[0U]),32);
        tracep->fullBit(oldp+616,((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__resReg[0U] 
                                   >> 0x1fU)));
        tracep->fullIData(oldp+617,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__resReg[0U] 
                                      >> 0x1fU) ? 0xffffffffU
                                      : 0U)),32);
        tracep->fullWData(oldp+618,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__addIns__DOT__res),65);
        tracep->fullQData(oldp+621,((((IData)((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcA 
                                               >> 0x3fU)) 
                                      & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins_io_div_signed))
                                      ? (1ULL + (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcA))
                                      : vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcA)),64);
        tracep->fullQData(oldp+623,((((IData)((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcB 
                                               >> 0x3fU)) 
                                      & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins_io_div_signed))
                                      ? (1ULL + (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcB))
                                      : vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcB)),64);
        tracep->fullBit(oldp+625,((((IData)((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcA 
                                             >> 0x3fU)) 
                                    ^ (IData)((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcB 
                                               >> 0x3fU))) 
                                   & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins_io_div_signed))));
        tracep->fullIData(oldp+626,((((IData)((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcA 
                                               >> 0x1fU)) 
                                      & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins_io_div_signed))
                                      ? ((IData)(1U) 
                                         + (~ (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcA)))
                                      : (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcA))),32);
        tracep->fullIData(oldp+627,((((IData)((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcB 
                                               >> 0x1fU)) 
                                      & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins_io_div_signed))
                                      ? ((IData)(1U) 
                                         + (~ (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcB)))
                                      : (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcB))),32);
        tracep->fullBit(oldp+628,((((IData)((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcA 
                                             >> 0x1fU)) 
                                    ^ (IData)((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcB 
                                               >> 0x1fU))) 
                                   & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins_io_div_signed))));
        tracep->fullCData(oldp+629,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__stateReg),2);
        tracep->fullBit(oldp+630,((1U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__stateReg))));
        tracep->fullBit(oldp+631,((2U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__stateReg))));
        tracep->fullCData(oldp+632,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__cnt),6);
        tracep->fullCData(oldp+633,(((2U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT___idleMux_T))
                                      ? 2U : ((3U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT___idleMux_T))
                                               ? 1U
                                               : 0U))),2);
        tracep->fullCData(oldp+634,(((0x1fU == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__cnt))
                                      ? 3U : 1U)),2);
        tracep->fullWData(oldp+635,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__dividendReg),128);
        tracep->fullQData(oldp+639,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__resReg),64);
        VL_EXTEND_WQ(128,64, __Vtemp1000, (((IData)(
                                                    (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcA 
                                                     >> 0x3fU)) 
                                            & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins_io_div_signed))
                                            ? (1ULL 
                                               + (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcA))
                                            : vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcA));
        VL_EXTEND_WI(128,32, __Vtemp1001, (((IData)(
                                                    (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcA 
                                                     >> 0x1fU)) 
                                            & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins_io_div_signed))
                                            ? ((IData)(1U) 
                                               + (~ (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcA)))
                                            : (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcA)));
        if ((2U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT___idleMux_T))) {
            __Vtemp1006[0U] = __Vtemp1000[0U];
            __Vtemp1006[1U] = __Vtemp1000[1U];
            __Vtemp1006[2U] = __Vtemp1000[2U];
            __Vtemp1006[3U] = __Vtemp1000[3U];
        } else {
            __Vtemp1006[0U] = ((3U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT___idleMux_T))
                                ? __Vtemp1001[0U] : 0U);
            __Vtemp1006[1U] = ((3U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT___idleMux_T))
                                ? __Vtemp1001[1U] : 0U);
            __Vtemp1006[2U] = ((3U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT___idleMux_T))
                                ? __Vtemp1001[2U] : 0U);
            __Vtemp1006[3U] = ((3U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT___idleMux_T))
                                ? __Vtemp1001[3U] : 0U);
        }
        tracep->fullWData(oldp+641,(__Vtemp1006),128);
        tracep->fullIData(oldp+645,((0x7fffffffU & 
                                     vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__dividendReg[0U])),31);
        tracep->fullQData(oldp+646,((0x1ffffffffULL 
                                     & (((QData)((IData)(
                                                         vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__dividendReg[1U])) 
                                         << 1U) | ((QData)((IData)(
                                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__dividendReg[0U])) 
                                                   >> 0x1fU)))),33);
        tracep->fullQData(oldp+648,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__subRes32),33);
        tracep->fullIData(oldp+650,(((1U & (IData)(
                                                   (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__subRes32 
                                                    >> 0x20U)))
                                      ? ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__dividendReg[1U] 
                                          << 1U) | 
                                         (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__dividendReg[0U] 
                                          >> 0x1fU))
                                      : (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__subRes32))),32);
        VL_EXTEND_WI(96,32, __Vtemp1007, ((1U & (IData)(
                                                        (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__subRes32 
                                                         >> 0x20U)))
                                           ? ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__dividendReg[1U] 
                                               << 1U) 
                                              | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__dividendReg[0U] 
                                                 >> 0x1fU))
                                           : (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__subRes32)));
        __Vtemp1008[0U] = (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__dividendReg[0U] 
                           << 1U);
        __Vtemp1008[1U] = __Vtemp1007[0U];
        __Vtemp1008[2U] = __Vtemp1007[1U];
        __Vtemp1008[3U] = __Vtemp1007[2U];
        tracep->fullWData(oldp+651,(__Vtemp1008),128);
        tracep->fullQData(oldp+655,((0x7fffffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__dividendReg[1U])) 
                                         << 0x20U) 
                                        | (QData)((IData)(
                                                          vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__dividendReg[0U]))))),63);
        __Vtemp1011[0U] = ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__dividendReg[2U] 
                            << 1U) | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__dividendReg[1U] 
                                      >> 0x1fU));
        __Vtemp1011[1U] = ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__dividendReg[3U] 
                            << 1U) | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__dividendReg[2U] 
                                      >> 0x1fU));
        __Vtemp1011[2U] = (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__dividendReg[3U] 
                           >> 0x1fU);
        tracep->fullWData(oldp+657,(__Vtemp1011),65);
        tracep->fullWData(oldp+660,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__subRes64),65);
        tracep->fullQData(oldp+663,(((1U & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__subRes64[2U])
                                      ? (((QData)((IData)(
                                                          vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__dividendReg[3U])) 
                                          << 0x21U) 
                                         | (((QData)((IData)(
                                                             vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__dividendReg[2U])) 
                                             << 1U) 
                                            | ((QData)((IData)(
                                                               vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__dividendReg[1U])) 
                                               >> 0x1fU)))
                                      : (((QData)((IData)(
                                                          vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__subRes64[1U])) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__subRes64[0U]))))),64);
        __Vtemp1012[0U] = (IData)((0xfffffffffffffffeULL 
                                   & (((QData)((IData)(
                                                       vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__dividendReg[1U])) 
                                       << 0x21U) | 
                                      ((QData)((IData)(
                                                       vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__dividendReg[0U])) 
                                       << 1U))));
        __Vtemp1012[1U] = (IData)(((0xfffffffffffffffeULL 
                                    & (((QData)((IData)(
                                                        vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__dividendReg[1U])) 
                                        << 0x21U) | 
                                       ((QData)((IData)(
                                                        vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__dividendReg[0U])) 
                                        << 1U))) >> 0x20U));
        __Vtemp1012[2U] = (IData)(((1U & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__subRes64[2U])
                                    ? (((QData)((IData)(
                                                        vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__dividendReg[3U])) 
                                        << 0x21U) | 
                                       (((QData)((IData)(
                                                         vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__dividendReg[2U])) 
                                         << 1U) | ((QData)((IData)(
                                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__dividendReg[1U])) 
                                                   >> 0x1fU)))
                                    : (((QData)((IData)(
                                                        vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__subRes64[1U])) 
                                        << 0x20U) | (QData)((IData)(
                                                                    vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__subRes64[0U])))));
        __Vtemp1012[3U] = (IData)((((1U & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__subRes64[2U])
                                     ? (((QData)((IData)(
                                                         vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__dividendReg[3U])) 
                                         << 0x21U) 
                                        | (((QData)((IData)(
                                                            vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__dividendReg[2U])) 
                                            << 1U) 
                                           | ((QData)((IData)(
                                                              vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__dividendReg[1U])) 
                                              >> 0x1fU)))
                                     : (((QData)((IData)(
                                                         vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__subRes64[1U])) 
                                         << 0x20U) 
                                        | (QData)((IData)(
                                                          vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__subRes64[0U])))) 
                                   >> 0x20U));
        tracep->fullWData(oldp+665,(__Vtemp1012),128);
        tracep->fullQData(oldp+669,((0x7fffffffffffffffULL 
                                     & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__resReg)),63);
        tracep->fullBit(oldp+671,((1U & (~ (IData)(
                                                   (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__subRes32 
                                                    >> 0x20U))))));
        tracep->fullBit(oldp+672,((1U & (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__subRes64[2U]))));
        tracep->fullQData(oldp+673,(((((IData)((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcA 
                                                >> 0x3fU)) 
                                       ^ (IData)((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcB 
                                                  >> 0x3fU))) 
                                      & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins_io_div_signed))
                                      ? (1ULL + (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__resReg))
                                      : vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__resReg)),64);
        tracep->fullQData(oldp+675,((((IData)((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcA 
                                               >> 0x3fU)) 
                                      & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins_io_div_signed))
                                      ? (1ULL + (~ 
                                                 (((QData)((IData)(
                                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__dividendReg[3U])) 
                                                   << 0x20U) 
                                                  | (QData)((IData)(
                                                                    vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__dividendReg[2U])))))
                                      : (((QData)((IData)(
                                                          vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__dividendReg[3U])) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__dividendReg[2U]))))),64);
        tracep->fullIData(oldp+677,(((IData)(1U) + 
                                     (~ (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__resReg)))),32);
        tracep->fullQData(oldp+678,(((((IData)((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcA 
                                                >> 0x1fU)) 
                                       ^ (IData)((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcB 
                                                  >> 0x1fU))) 
                                      & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins_io_div_signed))
                                      ? (0xffffffff00000000ULL 
                                         | (QData)((IData)(
                                                           ((IData)(1U) 
                                                            + 
                                                            (~ (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__resReg))))))
                                      : vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__resReg)),64);
        tracep->fullIData(oldp+680,(((IData)(1U) + 
                                     (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__dividendReg[1U]))),32);
        tracep->fullQData(oldp+681,((((IData)((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcA 
                                               >> 0x1fU)) 
                                      & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins_io_div_signed))
                                      ? (0xffffffff00000000ULL 
                                         | (QData)((IData)(
                                                           ((IData)(1U) 
                                                            + 
                                                            (~ 
                                                             vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__dividendReg[1U])))))
                                      : (QData)((IData)(
                                                        vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__divR2Ins__DOT__dividendReg[1U])))),64);
        tracep->fullCData(oldp+683,((7U & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U])),3);
        tracep->fullWData(oldp+684,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg),132);
        __Vtemp1043[0U] = ((((((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selNegative)
                                ? 0xffffffffU : 0U) 
                              & (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[0U])) 
                             | (((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selDoubleNegative)
                                  ? 0xffffffffU : 0U) 
                                & (1U | ((~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[0U]) 
                                         << 1U)))) 
                            | (((1U & ((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                           >> 2U)) 
                                       & (((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                            >> 1U) 
                                           & (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U])) 
                                          | ((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                                 >> 1U)) 
                                             & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U]))))
                                 ? 0xffffffffU : 0U) 
                               & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[0U])) 
                           | (((1U & (((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                           >> 2U)) 
                                       & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                          >> 1U)) & 
                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U]))
                                ? 0xffffffffU : 0U) 
                              & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[0U] 
                                 << 1U)));
        __Vtemp1043[1U] = ((((((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selNegative)
                                ? 0xffffffffU : 0U) 
                              & (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[1U])) 
                             | (((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selDoubleNegative)
                                  ? 0xffffffffU : 0U) 
                                & (((~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[0U]) 
                                    >> 0x1fU) | ((~ 
                                                  vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[1U]) 
                                                 << 1U)))) 
                            | (((1U & ((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                           >> 2U)) 
                                       & (((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                            >> 1U) 
                                           & (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U])) 
                                          | ((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                                 >> 1U)) 
                                             & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U]))))
                                 ? 0xffffffffU : 0U) 
                               & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[1U])) 
                           | (((1U & (((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                           >> 2U)) 
                                       & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                          >> 1U)) & 
                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U]))
                                ? 0xffffffffU : 0U) 
                              & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[0U] 
                                  >> 0x1fU) | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[1U] 
                                               << 1U))));
        __Vtemp1043[2U] = ((((((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selNegative)
                                ? 0xffffffffU : 0U) 
                              & (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[2U])) 
                             | (((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selDoubleNegative)
                                  ? 0xffffffffU : 0U) 
                                & (((~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[1U]) 
                                    >> 0x1fU) | ((~ 
                                                  vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[2U]) 
                                                 << 1U)))) 
                            | (((1U & ((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                           >> 2U)) 
                                       & (((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                            >> 1U) 
                                           & (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U])) 
                                          | ((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                                 >> 1U)) 
                                             & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U]))))
                                 ? 0xffffffffU : 0U) 
                               & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[2U])) 
                           | (((1U & (((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                           >> 2U)) 
                                       & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                          >> 1U)) & 
                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U]))
                                ? 0xffffffffU : 0U) 
                              & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[1U] 
                                  >> 0x1fU) | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[2U] 
                                               << 1U))));
        __Vtemp1043[3U] = ((((((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selNegative)
                                ? 0xffffffffU : 0U) 
                              & (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[3U])) 
                             | (((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selDoubleNegative)
                                  ? 0xffffffffU : 0U) 
                                & (((~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[2U]) 
                                    >> 0x1fU) | ((~ 
                                                  vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[3U]) 
                                                 << 1U)))) 
                            | (((1U & ((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                           >> 2U)) 
                                       & (((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                            >> 1U) 
                                           & (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U])) 
                                          | ((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                                 >> 1U)) 
                                             & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U]))))
                                 ? 0xffffffffU : 0U) 
                               & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[3U])) 
                           | (((1U & (((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                           >> 2U)) 
                                       & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                          >> 1U)) & 
                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U]))
                                ? 0xffffffffU : 0U) 
                              & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[2U] 
                                  >> 0x1fU) | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[3U] 
                                               << 1U))));
        __Vtemp1043[4U] = ((((((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selNegative)
                                ? 0xfU : 0U) & (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[4U])) 
                             | (((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selDoubleNegative)
                                  ? 0xfU : 0U) & ((
                                                   (~ 
                                                    vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[3U]) 
                                                   >> 0x1fU) 
                                                  | (0xeU 
                                                     & ((~ 
                                                         vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[4U]) 
                                                        << 1U))))) 
                            | (((1U & ((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                           >> 2U)) 
                                       & (((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                            >> 1U) 
                                           & (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U])) 
                                          | ((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                                 >> 1U)) 
                                             & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U]))))
                                 ? 0xfU : 0U) & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[4U])) 
                           | (((1U & (((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                           >> 2U)) 
                                       & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                          >> 1U)) & 
                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U]))
                                ? 0xfU : 0U) & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[3U] 
                                                 >> 0x1fU) 
                                                | (0xeU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[4U] 
                                                      << 1U)))));
        tracep->fullWData(oldp+689,(__Vtemp1043),132);
        tracep->fullBit(oldp+694,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selDoubleNegative) 
                                   | (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selNegative))));
        tracep->fullWData(oldp+695,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__resReg),132);
        __Vtemp1075[0U] = ((((((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selNegative)
                                ? 0xffffffffU : 0U) 
                              & (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[0U])) 
                             | (((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selDoubleNegative)
                                  ? 0xffffffffU : 0U) 
                                & (1U | ((~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[0U]) 
                                         << 1U)))) 
                            | (((1U & ((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                           >> 2U)) 
                                       & (((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                            >> 1U) 
                                           & (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U])) 
                                          | ((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                                 >> 1U)) 
                                             & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U]))))
                                 ? 0xffffffffU : 0U) 
                               & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[0U])) 
                           | (((1U & (((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                           >> 2U)) 
                                       & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                          >> 1U)) & 
                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U]))
                                ? 0xffffffffU : 0U) 
                              & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[0U] 
                                 << 1U)));
        __Vtemp1075[1U] = ((((((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selNegative)
                                ? 0xffffffffU : 0U) 
                              & (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[1U])) 
                             | (((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selDoubleNegative)
                                  ? 0xffffffffU : 0U) 
                                & (((~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[0U]) 
                                    >> 0x1fU) | ((~ 
                                                  vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[1U]) 
                                                 << 1U)))) 
                            | (((1U & ((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                           >> 2U)) 
                                       & (((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                            >> 1U) 
                                           & (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U])) 
                                          | ((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                                 >> 1U)) 
                                             & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U]))))
                                 ? 0xffffffffU : 0U) 
                               & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[1U])) 
                           | (((1U & (((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                           >> 2U)) 
                                       & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                          >> 1U)) & 
                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U]))
                                ? 0xffffffffU : 0U) 
                              & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[0U] 
                                  >> 0x1fU) | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[1U] 
                                               << 1U))));
        __Vtemp1075[2U] = ((((((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selNegative)
                                ? 0xffffffffU : 0U) 
                              & (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[2U])) 
                             | (((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selDoubleNegative)
                                  ? 0xffffffffU : 0U) 
                                & (((~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[1U]) 
                                    >> 0x1fU) | ((~ 
                                                  vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[2U]) 
                                                 << 1U)))) 
                            | (((1U & ((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                           >> 2U)) 
                                       & (((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                            >> 1U) 
                                           & (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U])) 
                                          | ((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                                 >> 1U)) 
                                             & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U]))))
                                 ? 0xffffffffU : 0U) 
                               & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[2U])) 
                           | (((1U & (((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                           >> 2U)) 
                                       & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                          >> 1U)) & 
                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U]))
                                ? 0xffffffffU : 0U) 
                              & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[1U] 
                                  >> 0x1fU) | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[2U] 
                                               << 1U))));
        __Vtemp1075[3U] = ((((((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selNegative)
                                ? 0xffffffffU : 0U) 
                              & (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[3U])) 
                             | (((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selDoubleNegative)
                                  ? 0xffffffffU : 0U) 
                                & (((~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[2U]) 
                                    >> 0x1fU) | ((~ 
                                                  vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[3U]) 
                                                 << 1U)))) 
                            | (((1U & ((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                           >> 2U)) 
                                       & (((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                            >> 1U) 
                                           & (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U])) 
                                          | ((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                                 >> 1U)) 
                                             & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U]))))
                                 ? 0xffffffffU : 0U) 
                               & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[3U])) 
                           | (((1U & (((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                           >> 2U)) 
                                       & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                          >> 1U)) & 
                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U]))
                                ? 0xffffffffU : 0U) 
                              & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[2U] 
                                  >> 0x1fU) | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[3U] 
                                               << 1U))));
        __Vtemp1075[4U] = ((((((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selNegative)
                                ? 0xfU : 0U) & (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[4U])) 
                             | (((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selDoubleNegative)
                                  ? 0xfU : 0U) & ((
                                                   (~ 
                                                    vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[3U]) 
                                                   >> 0x1fU) 
                                                  | (0xeU 
                                                     & ((~ 
                                                         vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[4U]) 
                                                        << 1U))))) 
                            | (((1U & ((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                           >> 2U)) 
                                       & (((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                            >> 1U) 
                                           & (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U])) 
                                          | ((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                                 >> 1U)) 
                                             & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U]))))
                                 ? 0xfU : 0U) & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[4U])) 
                           | (((1U & (((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                           >> 2U)) 
                                       & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                          >> 1U)) & 
                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U]))
                                ? 0xfU : 0U) & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[3U] 
                                                 >> 0x1fU) 
                                                | (0xeU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[4U] 
                                                      << 1U)))));
        VL_ADD_W(5, __Vtemp1076, __Vtemp1075, vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__resReg);
        VL_EXTEND_WI(133,1, __Vtemp1077, ((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selDoubleNegative) 
                                          | (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selNegative)));
        __Vtemp1078[0U] = __Vtemp1077[0U];
        __Vtemp1078[1U] = __Vtemp1077[1U];
        __Vtemp1078[2U] = __Vtemp1077[2U];
        __Vtemp1078[3U] = __Vtemp1077[3U];
        __Vtemp1078[4U] = __Vtemp1077[4U];
        VL_ADD_W(5, __Vtemp1079, __Vtemp1076, __Vtemp1078);
        __Vtemp1080[0U] = __Vtemp1079[0U];
        __Vtemp1080[1U] = __Vtemp1079[1U];
        __Vtemp1080[2U] = __Vtemp1079[2U];
        __Vtemp1080[3U] = __Vtemp1079[3U];
        __Vtemp1080[4U] = (0xfU & __Vtemp1079[4U]);
        tracep->fullWData(oldp+700,(__Vtemp1080),132);
        tracep->fullCData(oldp+705,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__stateReg),2);
        tracep->fullBit(oldp+706,((0U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__stateReg))));
        tracep->fullBit(oldp+707,((1U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__stateReg))));
        tracep->fullCData(oldp+708,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__cnt),6);
        tracep->fullCData(oldp+709,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns_io_mul_valid)
                                      ? 1U : 0U)),2);
        VL_EXTEND_WQ(66,64, __Vtemp1081, ((0x13U == 
                                           (0x1fU & 
                                            (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[2U] 
                                             >> 4U)))
                                           ? (QData)((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcB))
                                           : vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU_io_srcB));
        __Vtemp1082[0U] = (__Vtemp1081[0U] << 1U);
        __Vtemp1082[1U] = ((__Vtemp1081[0U] >> 0x1fU) 
                           | (__Vtemp1081[1U] << 1U));
        __Vtemp1082[2U] = ((__Vtemp1081[1U] >> 0x1fU) 
                           | (__Vtemp1081[2U] << 1U));
        tracep->fullWData(oldp+710,(__Vtemp1082),67);
        tracep->fullWData(oldp+713,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg),67);
        __Vtemp1085[0U] = ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[1U] 
                            << 0x1eU) | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                         >> 2U));
        __Vtemp1085[1U] = ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[2U] 
                            << 0x1eU) | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[1U] 
                                         >> 2U));
        __Vtemp1085[2U] = (1U & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[2U] 
                                 >> 2U));
        tracep->fullWData(oldp+716,(__Vtemp1085),65);
        __Vtemp1088[0U] = vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[0U];
        __Vtemp1088[1U] = vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[1U];
        __Vtemp1088[2U] = vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[2U];
        __Vtemp1088[3U] = vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[3U];
        __Vtemp1088[4U] = (3U & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[4U]);
        tracep->fullWData(oldp+719,(__Vtemp1088),130);
        tracep->fullBit(oldp+724,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selNegative));
        tracep->fullBit(oldp+725,((1U & ((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                             >> 2U)) 
                                         & (((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                              >> 1U) 
                                             & (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U])) 
                                            | ((~ (
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                                   >> 1U)) 
                                               & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U]))))));
        tracep->fullBit(oldp+726,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selDoubleNegative));
        tracep->fullBit(oldp+727,((1U & (((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                              >> 2U)) 
                                          & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                             >> 1U)) 
                                         & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U]))));
        __Vtemp1092[0U] = (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[0U]);
        __Vtemp1092[1U] = (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[1U]);
        __Vtemp1092[2U] = (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[2U]);
        __Vtemp1092[3U] = (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[3U]);
        __Vtemp1092[4U] = (7U & (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[4U]));
        tracep->fullWData(oldp+728,(__Vtemp1092),131);
        __Vtemp1124[0U] = ((((((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selNegative)
                                ? 0xffffffffU : 0U) 
                              & (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[0U])) 
                             | (((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selDoubleNegative)
                                  ? 0xffffffffU : 0U) 
                                & (1U | ((~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[0U]) 
                                         << 1U)))) 
                            | (((1U & ((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                           >> 2U)) 
                                       & (((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                            >> 1U) 
                                           & (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U])) 
                                          | ((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                                 >> 1U)) 
                                             & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U]))))
                                 ? 0xffffffffU : 0U) 
                               & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[0U])) 
                           | (((1U & (((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                           >> 2U)) 
                                       & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                          >> 1U)) & 
                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U]))
                                ? 0xffffffffU : 0U) 
                              & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[0U] 
                                 << 1U)));
        __Vtemp1124[1U] = ((((((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selNegative)
                                ? 0xffffffffU : 0U) 
                              & (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[1U])) 
                             | (((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selDoubleNegative)
                                  ? 0xffffffffU : 0U) 
                                & (((~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[0U]) 
                                    >> 0x1fU) | ((~ 
                                                  vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[1U]) 
                                                 << 1U)))) 
                            | (((1U & ((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                           >> 2U)) 
                                       & (((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                            >> 1U) 
                                           & (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U])) 
                                          | ((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                                 >> 1U)) 
                                             & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U]))))
                                 ? 0xffffffffU : 0U) 
                               & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[1U])) 
                           | (((1U & (((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                           >> 2U)) 
                                       & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                          >> 1U)) & 
                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U]))
                                ? 0xffffffffU : 0U) 
                              & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[0U] 
                                  >> 0x1fU) | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[1U] 
                                               << 1U))));
        __Vtemp1124[2U] = ((((((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selNegative)
                                ? 0xffffffffU : 0U) 
                              & (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[2U])) 
                             | (((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selDoubleNegative)
                                  ? 0xffffffffU : 0U) 
                                & (((~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[1U]) 
                                    >> 0x1fU) | ((~ 
                                                  vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[2U]) 
                                                 << 1U)))) 
                            | (((1U & ((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                           >> 2U)) 
                                       & (((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                            >> 1U) 
                                           & (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U])) 
                                          | ((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                                 >> 1U)) 
                                             & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U]))))
                                 ? 0xffffffffU : 0U) 
                               & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[2U])) 
                           | (((1U & (((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                           >> 2U)) 
                                       & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                          >> 1U)) & 
                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U]))
                                ? 0xffffffffU : 0U) 
                              & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[1U] 
                                  >> 0x1fU) | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[2U] 
                                               << 1U))));
        __Vtemp1124[3U] = ((((((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selNegative)
                                ? 0xffffffffU : 0U) 
                              & (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[3U])) 
                             | (((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selDoubleNegative)
                                  ? 0xffffffffU : 0U) 
                                & (((~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[2U]) 
                                    >> 0x1fU) | ((~ 
                                                  vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[3U]) 
                                                 << 1U)))) 
                            | (((1U & ((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                           >> 2U)) 
                                       & (((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                            >> 1U) 
                                           & (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U])) 
                                          | ((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                                 >> 1U)) 
                                             & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U]))))
                                 ? 0xffffffffU : 0U) 
                               & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[3U])) 
                           | (((1U & (((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                           >> 2U)) 
                                       & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                          >> 1U)) & 
                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U]))
                                ? 0xffffffffU : 0U) 
                              & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[2U] 
                                  >> 0x1fU) | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[3U] 
                                               << 1U))));
        __Vtemp1124[4U] = ((((((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selNegative)
                                ? 0xfU : 0U) & (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[4U])) 
                             | (((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selDoubleNegative)
                                  ? 0xfU : 0U) & ((
                                                   (~ 
                                                    vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[3U]) 
                                                   >> 0x1fU) 
                                                  | (0xeU 
                                                     & ((~ 
                                                         vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[4U]) 
                                                        << 1U))))) 
                            | (((1U & ((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                           >> 2U)) 
                                       & (((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                            >> 1U) 
                                           & (~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U])) 
                                          | ((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                                 >> 1U)) 
                                             & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U]))))
                                 ? 0xfU : 0U) & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[4U])) 
                           | (((1U & (((~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                           >> 2U)) 
                                       & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U] 
                                          >> 1U)) & 
                                      vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplierReg[0U]))
                                ? 0xfU : 0U) & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[3U] 
                                                 >> 0x1fU) 
                                                | (0xeU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__multiplicandReg[4U] 
                                                      << 1U)))));
        VL_EXTEND_WW(133,132, __Vtemp1125, __Vtemp1124);
        VL_EXTEND_WW(133,132, __Vtemp1126, vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__resReg);
        VL_ADD_W(5, __Vtemp1127, __Vtemp1125, __Vtemp1126);
        VL_EXTEND_WI(133,1, __Vtemp1128, ((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selDoubleNegative) 
                                          | (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__ALU__DOT__mulIns__DOT__boothIns__DOT__selNegative)));
        VL_ADD_W(5, __Vtemp1129, __Vtemp1127, __Vtemp1128);
        __Vtemp1130[0U] = __Vtemp1129[0U];
        __Vtemp1130[1U] = __Vtemp1129[1U];
        __Vtemp1130[2U] = __Vtemp1129[2U];
        __Vtemp1130[3U] = __Vtemp1129[3U];
        __Vtemp1130[4U] = (0x1fU & __Vtemp1129[4U]);
        tracep->fullWData(oldp+733,(__Vtemp1130),133);
        tracep->fullBit(oldp+738,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__intr));
        tracep->fullBit(oldp+739,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__csren));
        tracep->fullCData(oldp+740,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__sel1H),6);
        tracep->fullQData(oldp+741,((QData)((IData)(
                                                    (0x1fU 
                                                     & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                                        >> 8U))))),64);
        tracep->fullBit(oldp+743,((1U & ((((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipCSRReg) 
                                           >> 2U) | 
                                          ((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__csren) 
                                           & (0x341U 
                                              == (0xfffU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[0xaU] 
                                                     >> 0xeU))))) 
                                         | (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__intr)))));
        tracep->fullBit(oldp+744,((1U & ((((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipCSRReg) 
                                           >> 2U) | 
                                          ((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__csren) 
                                           & (0x342U 
                                              == (0xfffU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[0xaU] 
                                                     >> 0xeU))))) 
                                         | (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__intr)))));
        tracep->fullQData(oldp+745,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__mcauseins_r),64);
        tracep->fullBit(oldp+747,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__csren) 
                                   & (0x305U == (0xfffU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[0xaU] 
                                                    >> 0xeU))))));
        tracep->fullQData(oldp+748,((((((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT___mepcval_T_13 
                                         | ((2U & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__sel1H))
                                             ? (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__dOut1 
                                                | vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__mtvecins_r)
                                             : 0ULL)) 
                                        | ((4U & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__sel1H))
                                            ? ((~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__dOut1) 
                                               & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__mtvecins_r)
                                            : 0ULL)) 
                                       | ((8U & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__sel1H))
                                           ? ((QData)((IData)(
                                                              (0x1fU 
                                                               & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                                                  >> 8U)))) 
                                              | vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__mtvecins_r)
                                           : 0ULL)) 
                                      | ((0x10U & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__sel1H))
                                          ? ((~ (QData)((IData)(
                                                                (0x1fU 
                                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                                                    >> 8U))))) 
                                             & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__mtvecins_r)
                                          : 0ULL)) 
                                     | vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT___mepcval_T_18)),64);
        tracep->fullBit(oldp+750,((1U & (((((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__csren) 
                                            & (0x300U 
                                               == (0xfffU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[0xaU] 
                                                      >> 0xeU)))) 
                                           | ((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipCSRReg) 
                                              >> 2U)) 
                                          | (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__intr)) 
                                         | (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipCSRReg)))));
        tracep->fullQData(oldp+751,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__mstatusins_r),64);
        tracep->fullQData(oldp+753,((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__mstatusins_r 
                                     >> 8U)),56);
        tracep->fullBit(oldp+755,((1U & (IData)((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__mstatusins_r 
                                                 >> 3U)))));
        tracep->fullCData(oldp+756,((7U & (IData)((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__mstatusins_r 
                                                   >> 4U)))),3);
        tracep->fullCData(oldp+757,((7U & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__mstatusins_r))),3);
        tracep->fullBit(oldp+758,((1U & (IData)((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__mstatusins_r 
                                                 >> 7U)))));
        tracep->fullBit(oldp+759,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__csren) 
                                   & (0x304U == (0xfffU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[0xaU] 
                                                    >> 0xeU))))));
        tracep->fullQData(oldp+760,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__mieins_r),64);
        tracep->fullQData(oldp+762,((((((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT___mepcval_T_13 
                                         | ((2U & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__sel1H))
                                             ? (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__dOut1 
                                                | vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__mieins_r)
                                             : 0ULL)) 
                                        | ((4U & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__sel1H))
                                            ? ((~ vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__dOut1) 
                                               & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__mieins_r)
                                            : 0ULL)) 
                                       | ((8U & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__sel1H))
                                           ? ((QData)((IData)(
                                                              (0x1fU 
                                                               & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                                                  >> 8U)))) 
                                              | vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__mieins_r)
                                           : 0ULL)) 
                                      | ((0x10U & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__sel1H))
                                          ? ((~ (QData)((IData)(
                                                                (0x1fU 
                                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                                                    >> 8U))))) 
                                             & vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__mieins_r)
                                          : 0ULL)) 
                                     | vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT___mepcval_T_18)),64);
        tracep->fullBit(oldp+764,((((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__csren) 
                                    & (0x344U == (0xfffU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[0xaU] 
                                                     >> 0xeU)))) 
                                   | (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__intr))));
        tracep->fullQData(oldp+765,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__mipins_r),64);
        tracep->fullQData(oldp+767,((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__mipins_r 
                                     >> 8U)),56);
        tracep->fullCData(oldp+769,((0x7fU & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__csr_ins__DOT__mipins_r))),7);
        tracep->fullIData(oldp+770,(((0x40000U & vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U])
                                      ? ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[4U] 
                                          << 0x12U) 
                                         | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[3U] 
                                            >> 0xeU))
                                      : (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu__DOT__dOut1))),32);
        tracep->fullCData(oldp+771,((0xffU & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu_io_dataOut_rdata))),8);
        tracep->fullBit(oldp+772,((1U & (IData)((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu_io_dataOut_rdata 
                                                 >> 7U)))));
        tracep->fullQData(oldp+773,(((1U & (IData)(
                                                   (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu_io_dataOut_rdata 
                                                    >> 7U)))
                                      ? 0xffffffffffffffULL
                                      : 0ULL)),56);
        tracep->fullSData(oldp+775,((0xffffU & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu_io_dataOut_rdata))),16);
        tracep->fullBit(oldp+776,((1U & (IData)((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu_io_dataOut_rdata 
                                                 >> 0xfU)))));
        tracep->fullQData(oldp+777,(((1U & (IData)(
                                                   (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu_io_dataOut_rdata 
                                                    >> 0xfU)))
                                      ? 0xffffffffffffULL
                                      : 0ULL)),48);
        tracep->fullIData(oldp+779,((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu_io_dataOut_rdata)),32);
        tracep->fullBit(oldp+780,((1U & (IData)((vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu_io_dataOut_rdata 
                                                 >> 0x1fU)))));
        tracep->fullIData(oldp+781,(((1U & (IData)(
                                                   (vlSelf->ysyx_041728__DOT__riscvIns__DOT__exu_io_dataOut_rdata 
                                                    >> 0x1fU)))
                                      ? 0xffffffffU
                                      : 0U)),32);
        tracep->fullBit(oldp+782,((((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                     >> 5U) & ((0x1fU 
                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                                   >> 0x13U)) 
                                               == (0x1fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                                      >> 8U)))) 
                                   & (0U != (0x1fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                                >> 8U))))));
        tracep->fullBit(oldp+783,(((((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                      >> 4U) & ((0x1fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U] 
                                                    >> 8U)) 
                                                == 
                                                (0x1fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                                    >> 8U)))) 
                                    & (0U != (0x1fU 
                                              & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                                 >> 8U)))) 
                                   & (((0x1fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                                 >> 0x13U)) 
                                       != (0x1fU & 
                                           (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                            >> 8U))) 
                                      | (~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                            >> 5U))))));
        tracep->fullBit(oldp+784,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipWB2ENDWire_r[2U] 
                                    & ((0x1fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipWB2ENDWire_r[2U] 
                                                 >> 1U)) 
                                       == (0x1fU & 
                                           (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                            >> 8U)))) 
                                   & (0U != (0x1fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                                >> 8U))))));
        tracep->fullBit(oldp+785,((((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                     >> 5U) & ((0x1fU 
                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                                   >> 0x13U)) 
                                               == (0x1fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                                      >> 3U)))) 
                                   & (0U != (0x1fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                                >> 3U))))));
        tracep->fullBit(oldp+786,(((((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                      >> 4U) & ((0x1fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U] 
                                                    >> 8U)) 
                                                == 
                                                (0x1fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                                    >> 3U)))) 
                                    & (0U != (0x1fU 
                                              & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                                 >> 3U)))) 
                                   & (((0x1fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                                 >> 0x13U)) 
                                       != (0x1fU & 
                                           (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                            >> 3U))) 
                                      | (~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                            >> 5U))))));
        tracep->fullBit(oldp+787,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipWB2ENDWire_r[2U] 
                                    & ((0x1fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipWB2ENDWire_r[2U] 
                                                 >> 1U)) 
                                       == (0x1fU & 
                                           (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                            >> 3U)))) 
                                   & (0U != (0x1fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[1U] 
                                                >> 3U))))));
        tracep->fullBit(oldp+788,((((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                     >> 5U) & ((0x1fU 
                                                & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                                   >> 0x13U)) 
                                               == (0x1fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[2U] 
                                                      >> 9U)))) 
                                   & (0U != (0x1fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[2U] 
                                                >> 9U))))));
        tracep->fullBit(oldp+789,(((((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[1U] 
                                      >> 4U) & ((0x1fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[2U] 
                                                    >> 8U)) 
                                                == 
                                                (0x1fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[2U] 
                                                    >> 9U)))) 
                                    & (0U != (0x1fU 
                                              & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[2U] 
                                                 >> 9U)))) 
                                   & (((0x1fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                                 >> 0x13U)) 
                                       != (0x1fU & 
                                           (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[2U] 
                                            >> 9U))) 
                                      | (~ (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[1U] 
                                            >> 5U))))));
        tracep->fullBit(oldp+790,(((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipWB2ENDWire_r[2U] 
                                    & ((0x1fU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipWB2ENDWire_r[2U] 
                                                 >> 1U)) 
                                       == (0x1fU & 
                                           (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[2U] 
                                            >> 9U)))) 
                                   & (0U != (0x1fU 
                                             & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipID2ExReg[2U] 
                                                >> 9U))))));
        tracep->fullIData(oldp+791,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_0__DOT__dnpcReg),32);
        tracep->fullBit(oldp+792,(((2U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_0__DOT__stateWire_r)) 
                                   | (3U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_0__DOT__stateWire_r)))));
        tracep->fullIData(oldp+793,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_1__DOT__dnpcReg),32);
        tracep->fullBit(oldp+794,(((2U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_1__DOT__stateWire_r)) 
                                   | (3U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_1__DOT__stateWire_r)))));
        tracep->fullIData(oldp+795,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_2__DOT__dnpcReg),32);
        tracep->fullBit(oldp+796,(((2U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_2__DOT__stateWire_r)) 
                                   | (3U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_2__DOT__stateWire_r)))));
        tracep->fullIData(oldp+797,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_3__DOT__dnpcReg),32);
        tracep->fullBit(oldp+798,(((2U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_3__DOT__stateWire_r)) 
                                   | (3U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_3__DOT__stateWire_r)))));
        tracep->fullIData(oldp+799,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_4__DOT__dnpcReg),32);
        tracep->fullBit(oldp+800,(((2U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_4__DOT__stateWire_r)) 
                                   | (3U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_4__DOT__stateWire_r)))));
        tracep->fullIData(oldp+801,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_5__DOT__dnpcReg),32);
        tracep->fullBit(oldp+802,(((2U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_5__DOT__stateWire_r)) 
                                   | (3U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_5__DOT__stateWire_r)))));
        tracep->fullIData(oldp+803,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_6__DOT__dnpcReg),32);
        tracep->fullBit(oldp+804,(((2U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_6__DOT__stateWire_r)) 
                                   | (3U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_6__DOT__stateWire_r)))));
        tracep->fullIData(oldp+805,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_7__DOT__dnpcReg),32);
        tracep->fullBit(oldp+806,(((2U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_7__DOT__stateWire_r)) 
                                   | (3U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_7__DOT__stateWire_r)))));
        tracep->fullIData(oldp+807,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_8__DOT__dnpcReg),32);
        tracep->fullBit(oldp+808,(((2U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_8__DOT__stateWire_r)) 
                                   | (3U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_8__DOT__stateWire_r)))));
        tracep->fullIData(oldp+809,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_9__DOT__dnpcReg),32);
        tracep->fullBit(oldp+810,(((2U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_9__DOT__stateWire_r)) 
                                   | (3U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_9__DOT__stateWire_r)))));
        tracep->fullIData(oldp+811,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_10__DOT__dnpcReg),32);
        tracep->fullBit(oldp+812,(((2U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_10__DOT__stateWire_r)) 
                                   | (3U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_10__DOT__stateWire_r)))));
        tracep->fullIData(oldp+813,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_11__DOT__dnpcReg),32);
        tracep->fullBit(oldp+814,(((2U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_11__DOT__stateWire_r)) 
                                   | (3U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_11__DOT__stateWire_r)))));
        tracep->fullIData(oldp+815,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_12__DOT__dnpcReg),32);
        tracep->fullBit(oldp+816,(((2U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_12__DOT__stateWire_r)) 
                                   | (3U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_12__DOT__stateWire_r)))));
        tracep->fullIData(oldp+817,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_13__DOT__dnpcReg),32);
        tracep->fullBit(oldp+818,(((2U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_13__DOT__stateWire_r)) 
                                   | (3U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_13__DOT__stateWire_r)))));
        tracep->fullIData(oldp+819,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_14__DOT__dnpcReg),32);
        tracep->fullBit(oldp+820,(((2U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_14__DOT__stateWire_r)) 
                                   | (3U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_14__DOT__stateWire_r)))));
        tracep->fullIData(oldp+821,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_15__DOT__dnpcReg),32);
        tracep->fullBit(oldp+822,(((2U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_15__DOT__stateWire_r)) 
                                   | (3U == (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_15__DOT__stateWire_r)))));
        tracep->fullIData(oldp+823,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__pcList_0_r),32);
        tracep->fullBit(oldp+824,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__vList_0_r));
        tracep->fullBit(oldp+825,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitList_0));
        tracep->fullIData(oldp+826,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__pcList_1_r),32);
        tracep->fullBit(oldp+827,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__vList_1_r));
        tracep->fullBit(oldp+828,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitList_1));
        tracep->fullIData(oldp+829,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__pcList_2_r),32);
        tracep->fullBit(oldp+830,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__vList_2_r));
        tracep->fullBit(oldp+831,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitList_2));
        tracep->fullIData(oldp+832,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__pcList_3_r),32);
        tracep->fullBit(oldp+833,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__vList_3_r));
        tracep->fullBit(oldp+834,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitList_3));
        tracep->fullIData(oldp+835,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__pcList_4_r),32);
        tracep->fullBit(oldp+836,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__vList_4_r));
        tracep->fullBit(oldp+837,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitList_4));
        tracep->fullIData(oldp+838,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__pcList_5_r),32);
        tracep->fullBit(oldp+839,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__vList_5_r));
        tracep->fullBit(oldp+840,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitList_5));
        tracep->fullIData(oldp+841,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__pcList_6_r),32);
        tracep->fullBit(oldp+842,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__vList_6_r));
        tracep->fullBit(oldp+843,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitList_6));
        tracep->fullIData(oldp+844,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__pcList_7_r),32);
        tracep->fullBit(oldp+845,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__vList_7_r));
        tracep->fullBit(oldp+846,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitList_7));
        tracep->fullIData(oldp+847,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__pcList_8_r),32);
        tracep->fullBit(oldp+848,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__vList_8_r));
        tracep->fullBit(oldp+849,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitList_8));
        tracep->fullIData(oldp+850,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__pcList_9_r),32);
        tracep->fullBit(oldp+851,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__vList_9_r));
        tracep->fullBit(oldp+852,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitList_9));
        tracep->fullIData(oldp+853,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__pcList_10_r),32);
        tracep->fullBit(oldp+854,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__vList_10_r));
        tracep->fullBit(oldp+855,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitList_10));
        tracep->fullIData(oldp+856,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__pcList_11_r),32);
        tracep->fullBit(oldp+857,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__vList_11_r));
        tracep->fullBit(oldp+858,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitList_11));
        tracep->fullIData(oldp+859,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__pcList_12_r),32);
        tracep->fullBit(oldp+860,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__vList_12_r));
        tracep->fullBit(oldp+861,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitList_12));
        tracep->fullIData(oldp+862,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__pcList_13_r),32);
        tracep->fullBit(oldp+863,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__vList_13_r));
        tracep->fullBit(oldp+864,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitList_13));
        tracep->fullIData(oldp+865,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__pcList_14_r),32);
        tracep->fullBit(oldp+866,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__vList_14_r));
        tracep->fullBit(oldp+867,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitList_14));
        tracep->fullIData(oldp+868,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__pcList_15_r),32);
        tracep->fullBit(oldp+869,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__vList_15_r));
        tracep->fullBit(oldp+870,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitList_15));
        tracep->fullBit(oldp+871,(((((((((((((((((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitList_0) 
                                                 | (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitList_1)) 
                                                | (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitList_2)) 
                                               | (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitList_3)) 
                                              | (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitList_4)) 
                                             | (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitList_5)) 
                                            | (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitList_6)) 
                                           | (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitList_7)) 
                                          | (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitList_8)) 
                                         | (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitList_9)) 
                                        | (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitList_10)) 
                                       | (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitList_11)) 
                                      | (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitList_12)) 
                                     | (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitList_13)) 
                                    | (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitList_14)) 
                                   | (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitList_15))));
        tracep->fullCData(oldp+872,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__cnt_r),4);
        tracep->fullBit(oldp+873,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitIfList_0));
        tracep->fullBit(oldp+874,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitIfList_1));
        tracep->fullBit(oldp+875,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitIfList_2));
        tracep->fullBit(oldp+876,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitIfList_3));
        tracep->fullBit(oldp+877,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitIfList_4));
        tracep->fullBit(oldp+878,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitIfList_5));
        tracep->fullBit(oldp+879,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitIfList_6));
        tracep->fullBit(oldp+880,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitIfList_7));
        tracep->fullBit(oldp+881,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitIfList_8));
        tracep->fullBit(oldp+882,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitIfList_9));
        tracep->fullBit(oldp+883,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitIfList_10));
        tracep->fullBit(oldp+884,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitIfList_11));
        tracep->fullBit(oldp+885,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitIfList_12));
        tracep->fullBit(oldp+886,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitIfList_13));
        tracep->fullBit(oldp+887,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitIfList_14));
        tracep->fullBit(oldp+888,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitIfList_15));
        tracep->fullBit(oldp+889,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__hitif));
        tracep->fullBit(oldp+890,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_0__DOT__takenV));
        tracep->fullCData(oldp+891,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_0__DOT__takenV)
                                      ? 1U : 0U)),2);
        tracep->fullCData(oldp+892,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_0__DOT__takenV)
                                      ? 2U : 0U)),2);
        tracep->fullCData(oldp+893,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_0__DOT__takenV)
                                      ? 3U : 1U)),2);
        tracep->fullCData(oldp+894,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_0__DOT__stateWire_r),2);
        tracep->fullBit(oldp+895,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_1__DOT__takenV));
        tracep->fullCData(oldp+896,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_1__DOT__takenV)
                                      ? 1U : 0U)),2);
        tracep->fullCData(oldp+897,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_1__DOT__takenV)
                                      ? 2U : 0U)),2);
        tracep->fullCData(oldp+898,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_1__DOT__takenV)
                                      ? 3U : 1U)),2);
        tracep->fullCData(oldp+899,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_1__DOT__stateWire_r),2);
        tracep->fullBit(oldp+900,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_2__DOT__takenV));
        tracep->fullCData(oldp+901,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_2__DOT__takenV)
                                      ? 1U : 0U)),2);
        tracep->fullCData(oldp+902,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_2__DOT__takenV)
                                      ? 2U : 0U)),2);
        tracep->fullCData(oldp+903,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_2__DOT__takenV)
                                      ? 3U : 1U)),2);
        tracep->fullCData(oldp+904,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_2__DOT__stateWire_r),2);
        tracep->fullBit(oldp+905,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_3__DOT__takenV));
        tracep->fullCData(oldp+906,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_3__DOT__takenV)
                                      ? 1U : 0U)),2);
        tracep->fullCData(oldp+907,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_3__DOT__takenV)
                                      ? 2U : 0U)),2);
        tracep->fullCData(oldp+908,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_3__DOT__takenV)
                                      ? 3U : 1U)),2);
        tracep->fullCData(oldp+909,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_3__DOT__stateWire_r),2);
        tracep->fullBit(oldp+910,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_4__DOT__takenV));
        tracep->fullCData(oldp+911,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_4__DOT__takenV)
                                      ? 1U : 0U)),2);
        tracep->fullCData(oldp+912,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_4__DOT__takenV)
                                      ? 2U : 0U)),2);
        tracep->fullCData(oldp+913,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_4__DOT__takenV)
                                      ? 3U : 1U)),2);
        tracep->fullCData(oldp+914,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_4__DOT__stateWire_r),2);
        tracep->fullBit(oldp+915,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_5__DOT__takenV));
        tracep->fullCData(oldp+916,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_5__DOT__takenV)
                                      ? 1U : 0U)),2);
        tracep->fullCData(oldp+917,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_5__DOT__takenV)
                                      ? 2U : 0U)),2);
        tracep->fullCData(oldp+918,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_5__DOT__takenV)
                                      ? 3U : 1U)),2);
        tracep->fullCData(oldp+919,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_5__DOT__stateWire_r),2);
        tracep->fullBit(oldp+920,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_6__DOT__takenV));
        tracep->fullCData(oldp+921,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_6__DOT__takenV)
                                      ? 1U : 0U)),2);
        tracep->fullCData(oldp+922,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_6__DOT__takenV)
                                      ? 2U : 0U)),2);
        tracep->fullCData(oldp+923,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_6__DOT__takenV)
                                      ? 3U : 1U)),2);
        tracep->fullCData(oldp+924,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_6__DOT__stateWire_r),2);
        tracep->fullBit(oldp+925,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_7__DOT__takenV));
        tracep->fullCData(oldp+926,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_7__DOT__takenV)
                                      ? 1U : 0U)),2);
        tracep->fullCData(oldp+927,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_7__DOT__takenV)
                                      ? 2U : 0U)),2);
        tracep->fullCData(oldp+928,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_7__DOT__takenV)
                                      ? 3U : 1U)),2);
        tracep->fullCData(oldp+929,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_7__DOT__stateWire_r),2);
        tracep->fullBit(oldp+930,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_8__DOT__takenV));
        tracep->fullCData(oldp+931,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_8__DOT__takenV)
                                      ? 1U : 0U)),2);
        tracep->fullCData(oldp+932,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_8__DOT__takenV)
                                      ? 2U : 0U)),2);
        tracep->fullCData(oldp+933,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_8__DOT__takenV)
                                      ? 3U : 1U)),2);
        tracep->fullCData(oldp+934,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_8__DOT__stateWire_r),2);
        tracep->fullBit(oldp+935,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_9__DOT__takenV));
        tracep->fullCData(oldp+936,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_9__DOT__takenV)
                                      ? 1U : 0U)),2);
        tracep->fullCData(oldp+937,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_9__DOT__takenV)
                                      ? 2U : 0U)),2);
        tracep->fullCData(oldp+938,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_9__DOT__takenV)
                                      ? 3U : 1U)),2);
        tracep->fullCData(oldp+939,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_9__DOT__stateWire_r),2);
        tracep->fullBit(oldp+940,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_10__DOT__takenV));
        tracep->fullCData(oldp+941,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_10__DOT__takenV)
                                      ? 1U : 0U)),2);
        tracep->fullCData(oldp+942,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_10__DOT__takenV)
                                      ? 2U : 0U)),2);
        tracep->fullCData(oldp+943,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_10__DOT__takenV)
                                      ? 3U : 1U)),2);
        tracep->fullCData(oldp+944,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_10__DOT__stateWire_r),2);
        tracep->fullBit(oldp+945,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_11__DOT__takenV));
        tracep->fullCData(oldp+946,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_11__DOT__takenV)
                                      ? 1U : 0U)),2);
        tracep->fullCData(oldp+947,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_11__DOT__takenV)
                                      ? 2U : 0U)),2);
        tracep->fullCData(oldp+948,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_11__DOT__takenV)
                                      ? 3U : 1U)),2);
        tracep->fullCData(oldp+949,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_11__DOT__stateWire_r),2);
        tracep->fullBit(oldp+950,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_12__DOT__takenV));
        tracep->fullCData(oldp+951,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_12__DOT__takenV)
                                      ? 1U : 0U)),2);
        tracep->fullCData(oldp+952,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_12__DOT__takenV)
                                      ? 2U : 0U)),2);
        tracep->fullCData(oldp+953,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_12__DOT__takenV)
                                      ? 3U : 1U)),2);
        tracep->fullCData(oldp+954,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_12__DOT__stateWire_r),2);
        tracep->fullBit(oldp+955,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_13__DOT__takenV));
        tracep->fullCData(oldp+956,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_13__DOT__takenV)
                                      ? 1U : 0U)),2);
        tracep->fullCData(oldp+957,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_13__DOT__takenV)
                                      ? 2U : 0U)),2);
        tracep->fullCData(oldp+958,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_13__DOT__takenV)
                                      ? 3U : 1U)),2);
        tracep->fullCData(oldp+959,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_13__DOT__stateWire_r),2);
        tracep->fullBit(oldp+960,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_14__DOT__takenV));
        tracep->fullCData(oldp+961,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_14__DOT__takenV)
                                      ? 1U : 0U)),2);
        tracep->fullCData(oldp+962,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_14__DOT__takenV)
                                      ? 2U : 0U)),2);
        tracep->fullCData(oldp+963,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_14__DOT__takenV)
                                      ? 3U : 1U)),2);
        tracep->fullCData(oldp+964,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_14__DOT__stateWire_r),2);
        tracep->fullBit(oldp+965,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_15__DOT__takenV));
        tracep->fullCData(oldp+966,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_15__DOT__takenV)
                                      ? 1U : 0U)),2);
        tracep->fullCData(oldp+967,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_15__DOT__takenV)
                                      ? 2U : 0U)),2);
        tracep->fullCData(oldp+968,(((IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_15__DOT__takenV)
                                      ? 3U : 1U)),2);
        tracep->fullCData(oldp+969,(vlSelf->ysyx_041728__DOT__riscvIns__DOT__preBranchIns__DOT__precelList_15__DOT__stateWire_r),2);
        tracep->fullBit(oldp+970,((0x100073U == ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[5U] 
                                                  << 0x13U) 
                                                 | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipMEM2WBReg[4U] 
                                                    >> 0xdU)))));
        tracep->fullCData(oldp+971,((0xfU & vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc)),4);
        tracep->fullIData(oldp+972,((vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                     >> 0xaU)),22);
        tracep->fullBit(oldp+973,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_63_0_r));
        tracep->fullBit(oldp+974,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_62_0_r));
        tracep->fullBit(oldp+975,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_61_0_r));
        tracep->fullBit(oldp+976,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_60_0_r));
        tracep->fullBit(oldp+977,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_59_0_r));
        tracep->fullBit(oldp+978,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_58_0_r));
        tracep->fullBit(oldp+979,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_57_0_r));
        tracep->fullBit(oldp+980,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_56_0_r));
        tracep->fullBit(oldp+981,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_55_0_r));
        tracep->fullBit(oldp+982,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_54_0_r));
        tracep->fullBit(oldp+983,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_53_0_r));
        tracep->fullBit(oldp+984,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_52_0_r));
        tracep->fullBit(oldp+985,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_51_0_r));
        tracep->fullBit(oldp+986,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_50_0_r));
        tracep->fullBit(oldp+987,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_49_0_r));
        tracep->fullBit(oldp+988,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_48_0_r));
        tracep->fullBit(oldp+989,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_47_0_r));
        tracep->fullBit(oldp+990,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_46_0_r));
        tracep->fullBit(oldp+991,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_45_0_r));
        tracep->fullBit(oldp+992,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_44_0_r));
        tracep->fullBit(oldp+993,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_43_0_r));
        tracep->fullBit(oldp+994,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_42_0_r));
        tracep->fullBit(oldp+995,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_41_0_r));
        tracep->fullBit(oldp+996,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_40_0_r));
        tracep->fullBit(oldp+997,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_39_0_r));
        tracep->fullBit(oldp+998,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_38_0_r));
        tracep->fullBit(oldp+999,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_37_0_r));
        tracep->fullBit(oldp+1000,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_36_0_r));
        tracep->fullBit(oldp+1001,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_35_0_r));
        tracep->fullBit(oldp+1002,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_34_0_r));
        tracep->fullBit(oldp+1003,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_33_0_r));
        tracep->fullBit(oldp+1004,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_32_0_r));
        tracep->fullBit(oldp+1005,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_31_0_r));
        tracep->fullBit(oldp+1006,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_30_0_r));
        tracep->fullBit(oldp+1007,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_29_0_r));
        tracep->fullBit(oldp+1008,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_28_0_r));
        tracep->fullBit(oldp+1009,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_27_0_r));
        tracep->fullBit(oldp+1010,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_26_0_r));
        tracep->fullBit(oldp+1011,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_25_0_r));
        tracep->fullBit(oldp+1012,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_24_0_r));
        tracep->fullBit(oldp+1013,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_23_0_r));
        tracep->fullBit(oldp+1014,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_22_0_r));
        tracep->fullBit(oldp+1015,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_21_0_r));
        tracep->fullBit(oldp+1016,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_20_0_r));
        tracep->fullBit(oldp+1017,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_19_0_r));
        tracep->fullBit(oldp+1018,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_18_0_r));
        tracep->fullBit(oldp+1019,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_17_0_r));
        tracep->fullBit(oldp+1020,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_16_0_r));
        tracep->fullBit(oldp+1021,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_15_0_r));
        tracep->fullBit(oldp+1022,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_14_0_r));
        tracep->fullBit(oldp+1023,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_13_0_r));
        tracep->fullBit(oldp+1024,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_12_0_r));
        tracep->fullBit(oldp+1025,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_11_0_r));
        tracep->fullBit(oldp+1026,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_10_0_r));
        tracep->fullBit(oldp+1027,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_9_0_r));
        tracep->fullBit(oldp+1028,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_8_0_r));
        tracep->fullBit(oldp+1029,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_7_0_r));
        tracep->fullBit(oldp+1030,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_6_0_r));
        tracep->fullBit(oldp+1031,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_5_0_r));
        tracep->fullBit(oldp+1032,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_4_0_r));
        tracep->fullBit(oldp+1033,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_3_0_r));
        tracep->fullBit(oldp+1034,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_2_0_r));
        tracep->fullBit(oldp+1035,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_1_0_r));
        tracep->fullBit(oldp+1036,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_0_0_r));
        tracep->fullBit(oldp+1037,(((0x3fU == (0x3fU 
                                               & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                  >> 4U)))
                                     ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_63_0_r)
                                     : ((0x3eU == (0x3fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                      >> 4U)))
                                         ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_62_0_r)
                                         : ((0x3dU 
                                             == (0x3fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                    >> 4U)))
                                             ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_61_0_r)
                                             : ((0x3cU 
                                                 == 
                                                 (0x3fU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                     >> 4U)))
                                                 ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_60_0_r)
                                                 : 
                                                ((0x3bU 
                                                  == 
                                                  (0x3fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                      >> 4U)))
                                                  ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_59_0_r)
                                                  : 
                                                 ((0x3aU 
                                                   == 
                                                   (0x3fU 
                                                    & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                       >> 4U)))
                                                   ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_58_0_r)
                                                   : 
                                                  ((0x39U 
                                                    == 
                                                    (0x3fU 
                                                     & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                        >> 4U)))
                                                    ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_57_0_r)
                                                    : 
                                                   ((0x38U 
                                                     == 
                                                     (0x3fU 
                                                      & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                         >> 4U)))
                                                     ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_56_0_r)
                                                     : 
                                                    ((0x37U 
                                                      == 
                                                      (0x3fU 
                                                       & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                          >> 4U)))
                                                      ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_55_0_r)
                                                      : 
                                                     ((0x36U 
                                                       == 
                                                       (0x3fU 
                                                        & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                           >> 4U)))
                                                       ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_54_0_r)
                                                       : 
                                                      ((0x35U 
                                                        == 
                                                        (0x3fU 
                                                         & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                            >> 4U)))
                                                        ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_53_0_r)
                                                        : (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT___vMuxOut_T_103_0))))))))))))));
        tracep->fullIData(oldp+1038,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_63_0_r),22);
        tracep->fullIData(oldp+1039,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_62_0_r),22);
        tracep->fullIData(oldp+1040,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_61_0_r),22);
        tracep->fullIData(oldp+1041,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_60_0_r),22);
        tracep->fullIData(oldp+1042,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_59_0_r),22);
        tracep->fullIData(oldp+1043,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_58_0_r),22);
        tracep->fullIData(oldp+1044,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_57_0_r),22);
        tracep->fullIData(oldp+1045,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_56_0_r),22);
        tracep->fullIData(oldp+1046,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_55_0_r),22);
        tracep->fullIData(oldp+1047,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_54_0_r),22);
        tracep->fullIData(oldp+1048,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_53_0_r),22);
        tracep->fullIData(oldp+1049,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_52_0_r),22);
        tracep->fullIData(oldp+1050,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_51_0_r),22);
        tracep->fullIData(oldp+1051,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_50_0_r),22);
        tracep->fullIData(oldp+1052,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_49_0_r),22);
        tracep->fullIData(oldp+1053,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_48_0_r),22);
        tracep->fullIData(oldp+1054,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_47_0_r),22);
        tracep->fullIData(oldp+1055,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_46_0_r),22);
        tracep->fullIData(oldp+1056,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_45_0_r),22);
        tracep->fullIData(oldp+1057,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_44_0_r),22);
        tracep->fullIData(oldp+1058,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_43_0_r),22);
        tracep->fullIData(oldp+1059,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_42_0_r),22);
        tracep->fullIData(oldp+1060,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_41_0_r),22);
        tracep->fullIData(oldp+1061,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_40_0_r),22);
        tracep->fullIData(oldp+1062,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_39_0_r),22);
        tracep->fullIData(oldp+1063,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_38_0_r),22);
        tracep->fullIData(oldp+1064,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_37_0_r),22);
        tracep->fullIData(oldp+1065,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_36_0_r),22);
        tracep->fullIData(oldp+1066,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_35_0_r),22);
        tracep->fullIData(oldp+1067,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_34_0_r),22);
        tracep->fullIData(oldp+1068,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_33_0_r),22);
        tracep->fullIData(oldp+1069,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_32_0_r),22);
        tracep->fullIData(oldp+1070,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_31_0_r),22);
        tracep->fullIData(oldp+1071,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_30_0_r),22);
        tracep->fullIData(oldp+1072,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_29_0_r),22);
        tracep->fullIData(oldp+1073,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_28_0_r),22);
        tracep->fullIData(oldp+1074,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_27_0_r),22);
        tracep->fullIData(oldp+1075,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_26_0_r),22);
        tracep->fullIData(oldp+1076,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_25_0_r),22);
        tracep->fullIData(oldp+1077,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_24_0_r),22);
        tracep->fullIData(oldp+1078,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_23_0_r),22);
        tracep->fullIData(oldp+1079,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_22_0_r),22);
        tracep->fullIData(oldp+1080,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_21_0_r),22);
        tracep->fullIData(oldp+1081,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_20_0_r),22);
        tracep->fullIData(oldp+1082,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_19_0_r),22);
        tracep->fullIData(oldp+1083,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_18_0_r),22);
        tracep->fullIData(oldp+1084,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_17_0_r),22);
        tracep->fullIData(oldp+1085,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_16_0_r),22);
        tracep->fullIData(oldp+1086,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_15_0_r),22);
        tracep->fullIData(oldp+1087,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_14_0_r),22);
        tracep->fullIData(oldp+1088,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_13_0_r),22);
        tracep->fullIData(oldp+1089,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_12_0_r),22);
        tracep->fullIData(oldp+1090,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_11_0_r),22);
        tracep->fullIData(oldp+1091,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_10_0_r),22);
        tracep->fullIData(oldp+1092,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_9_0_r),22);
        tracep->fullIData(oldp+1093,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_8_0_r),22);
        tracep->fullIData(oldp+1094,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_7_0_r),22);
        tracep->fullIData(oldp+1095,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_6_0_r),22);
        tracep->fullIData(oldp+1096,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_5_0_r),22);
        tracep->fullIData(oldp+1097,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_4_0_r),22);
        tracep->fullIData(oldp+1098,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_3_0_r),22);
        tracep->fullIData(oldp+1099,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_2_0_r),22);
        tracep->fullIData(oldp+1100,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_1_0_r),22);
        tracep->fullIData(oldp+1101,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_0_0_r),22);
        tracep->fullIData(oldp+1102,(((0x3fU == (0x3fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                    >> 4U)))
                                       ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_63_0_r
                                       : ((0x3eU == 
                                           (0x3fU & 
                                            (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                             >> 4U)))
                                           ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_62_0_r
                                           : ((0x3dU 
                                               == (0x3fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                      >> 4U)))
                                               ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_61_0_r
                                               : ((0x3cU 
                                                   == 
                                                   (0x3fU 
                                                    & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                       >> 4U)))
                                                   ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_60_0_r
                                                   : 
                                                  ((0x3bU 
                                                    == 
                                                    (0x3fU 
                                                     & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                        >> 4U)))
                                                    ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_59_0_r
                                                    : 
                                                   ((0x3aU 
                                                     == 
                                                     (0x3fU 
                                                      & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                         >> 4U)))
                                                     ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_58_0_r
                                                     : 
                                                    ((0x39U 
                                                      == 
                                                      (0x3fU 
                                                       & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                          >> 4U)))
                                                      ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_57_0_r
                                                      : 
                                                     ((0x38U 
                                                       == 
                                                       (0x3fU 
                                                        & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                           >> 4U)))
                                                       ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_56_0_r
                                                       : 
                                                      ((0x37U 
                                                        == 
                                                        (0x3fU 
                                                         & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                            >> 4U)))
                                                        ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_55_0_r
                                                        : 
                                                       ((0x36U 
                                                         == 
                                                         (0x3fU 
                                                          & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                             >> 4U)))
                                                         ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_54_0_r
                                                         : 
                                                        ((0x35U 
                                                          == 
                                                          (0x3fU 
                                                           & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                              >> 4U)))
                                                          ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_53_0_r
                                                          : vlSelf->ysyx_041728__DOT__iCache__DOT___tagMuxOut_T_103_0)))))))))))),22);
        tracep->fullBit(oldp+1103,(vlSelf->ysyx_041728__DOT__iCache__DOT__hitArray_0));
        tracep->fullBit(oldp+1104,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_63_1_r));
        tracep->fullBit(oldp+1105,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_62_1_r));
        tracep->fullBit(oldp+1106,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_61_1_r));
        tracep->fullBit(oldp+1107,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_60_1_r));
        tracep->fullBit(oldp+1108,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_59_1_r));
        tracep->fullBit(oldp+1109,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_58_1_r));
        tracep->fullBit(oldp+1110,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_57_1_r));
        tracep->fullBit(oldp+1111,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_56_1_r));
        tracep->fullBit(oldp+1112,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_55_1_r));
        tracep->fullBit(oldp+1113,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_54_1_r));
        tracep->fullBit(oldp+1114,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_53_1_r));
        tracep->fullBit(oldp+1115,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_52_1_r));
        tracep->fullBit(oldp+1116,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_51_1_r));
        tracep->fullBit(oldp+1117,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_50_1_r));
        tracep->fullBit(oldp+1118,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_49_1_r));
        tracep->fullBit(oldp+1119,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_48_1_r));
        tracep->fullBit(oldp+1120,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_47_1_r));
        tracep->fullBit(oldp+1121,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_46_1_r));
        tracep->fullBit(oldp+1122,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_45_1_r));
        tracep->fullBit(oldp+1123,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_44_1_r));
        tracep->fullBit(oldp+1124,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_43_1_r));
        tracep->fullBit(oldp+1125,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_42_1_r));
        tracep->fullBit(oldp+1126,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_41_1_r));
        tracep->fullBit(oldp+1127,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_40_1_r));
        tracep->fullBit(oldp+1128,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_39_1_r));
        tracep->fullBit(oldp+1129,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_38_1_r));
        tracep->fullBit(oldp+1130,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_37_1_r));
        tracep->fullBit(oldp+1131,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_36_1_r));
        tracep->fullBit(oldp+1132,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_35_1_r));
        tracep->fullBit(oldp+1133,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_34_1_r));
        tracep->fullBit(oldp+1134,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_33_1_r));
        tracep->fullBit(oldp+1135,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_32_1_r));
        tracep->fullBit(oldp+1136,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_31_1_r));
        tracep->fullBit(oldp+1137,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_30_1_r));
        tracep->fullBit(oldp+1138,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_29_1_r));
        tracep->fullBit(oldp+1139,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_28_1_r));
        tracep->fullBit(oldp+1140,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_27_1_r));
        tracep->fullBit(oldp+1141,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_26_1_r));
        tracep->fullBit(oldp+1142,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_25_1_r));
        tracep->fullBit(oldp+1143,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_24_1_r));
        tracep->fullBit(oldp+1144,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_23_1_r));
        tracep->fullBit(oldp+1145,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_22_1_r));
        tracep->fullBit(oldp+1146,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_21_1_r));
        tracep->fullBit(oldp+1147,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_20_1_r));
        tracep->fullBit(oldp+1148,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_19_1_r));
        tracep->fullBit(oldp+1149,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_18_1_r));
        tracep->fullBit(oldp+1150,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_17_1_r));
        tracep->fullBit(oldp+1151,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_16_1_r));
        tracep->fullBit(oldp+1152,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_15_1_r));
        tracep->fullBit(oldp+1153,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_14_1_r));
        tracep->fullBit(oldp+1154,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_13_1_r));
        tracep->fullBit(oldp+1155,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_12_1_r));
        tracep->fullBit(oldp+1156,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_11_1_r));
        tracep->fullBit(oldp+1157,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_10_1_r));
        tracep->fullBit(oldp+1158,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_9_1_r));
        tracep->fullBit(oldp+1159,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_8_1_r));
        tracep->fullBit(oldp+1160,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_7_1_r));
        tracep->fullBit(oldp+1161,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_6_1_r));
        tracep->fullBit(oldp+1162,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_5_1_r));
        tracep->fullBit(oldp+1163,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_4_1_r));
        tracep->fullBit(oldp+1164,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_3_1_r));
        tracep->fullBit(oldp+1165,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_2_1_r));
        tracep->fullBit(oldp+1166,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_1_1_r));
        tracep->fullBit(oldp+1167,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_0_1_r));
        tracep->fullBit(oldp+1168,(((0x3fU == (0x3fU 
                                               & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                  >> 4U)))
                                     ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_63_1_r)
                                     : ((0x3eU == (0x3fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                      >> 4U)))
                                         ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_62_1_r)
                                         : ((0x3dU 
                                             == (0x3fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                    >> 4U)))
                                             ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_61_1_r)
                                             : ((0x3cU 
                                                 == 
                                                 (0x3fU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                     >> 4U)))
                                                 ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_60_1_r)
                                                 : 
                                                ((0x3bU 
                                                  == 
                                                  (0x3fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                      >> 4U)))
                                                  ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_59_1_r)
                                                  : 
                                                 ((0x3aU 
                                                   == 
                                                   (0x3fU 
                                                    & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                       >> 4U)))
                                                   ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_58_1_r)
                                                   : 
                                                  ((0x39U 
                                                    == 
                                                    (0x3fU 
                                                     & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                        >> 4U)))
                                                    ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_57_1_r)
                                                    : 
                                                   ((0x38U 
                                                     == 
                                                     (0x3fU 
                                                      & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                         >> 4U)))
                                                     ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_56_1_r)
                                                     : 
                                                    ((0x37U 
                                                      == 
                                                      (0x3fU 
                                                       & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                          >> 4U)))
                                                      ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_55_1_r)
                                                      : 
                                                     ((0x36U 
                                                       == 
                                                       (0x3fU 
                                                        & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                           >> 4U)))
                                                       ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_54_1_r)
                                                       : 
                                                      ((0x35U 
                                                        == 
                                                        (0x3fU 
                                                         & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                            >> 4U)))
                                                        ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_53_1_r)
                                                        : (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT___vMuxOut_T_103_1))))))))))))));
        tracep->fullIData(oldp+1169,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_63_1_r),22);
        tracep->fullIData(oldp+1170,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_62_1_r),22);
        tracep->fullIData(oldp+1171,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_61_1_r),22);
        tracep->fullIData(oldp+1172,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_60_1_r),22);
        tracep->fullIData(oldp+1173,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_59_1_r),22);
        tracep->fullIData(oldp+1174,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_58_1_r),22);
        tracep->fullIData(oldp+1175,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_57_1_r),22);
        tracep->fullIData(oldp+1176,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_56_1_r),22);
        tracep->fullIData(oldp+1177,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_55_1_r),22);
        tracep->fullIData(oldp+1178,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_54_1_r),22);
        tracep->fullIData(oldp+1179,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_53_1_r),22);
        tracep->fullIData(oldp+1180,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_52_1_r),22);
        tracep->fullIData(oldp+1181,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_51_1_r),22);
        tracep->fullIData(oldp+1182,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_50_1_r),22);
        tracep->fullIData(oldp+1183,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_49_1_r),22);
        tracep->fullIData(oldp+1184,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_48_1_r),22);
        tracep->fullIData(oldp+1185,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_47_1_r),22);
        tracep->fullIData(oldp+1186,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_46_1_r),22);
        tracep->fullIData(oldp+1187,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_45_1_r),22);
        tracep->fullIData(oldp+1188,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_44_1_r),22);
        tracep->fullIData(oldp+1189,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_43_1_r),22);
        tracep->fullIData(oldp+1190,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_42_1_r),22);
        tracep->fullIData(oldp+1191,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_41_1_r),22);
        tracep->fullIData(oldp+1192,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_40_1_r),22);
        tracep->fullIData(oldp+1193,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_39_1_r),22);
        tracep->fullIData(oldp+1194,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_38_1_r),22);
        tracep->fullIData(oldp+1195,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_37_1_r),22);
        tracep->fullIData(oldp+1196,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_36_1_r),22);
        tracep->fullIData(oldp+1197,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_35_1_r),22);
        tracep->fullIData(oldp+1198,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_34_1_r),22);
        tracep->fullIData(oldp+1199,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_33_1_r),22);
        tracep->fullIData(oldp+1200,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_32_1_r),22);
        tracep->fullIData(oldp+1201,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_31_1_r),22);
        tracep->fullIData(oldp+1202,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_30_1_r),22);
        tracep->fullIData(oldp+1203,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_29_1_r),22);
        tracep->fullIData(oldp+1204,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_28_1_r),22);
        tracep->fullIData(oldp+1205,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_27_1_r),22);
        tracep->fullIData(oldp+1206,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_26_1_r),22);
        tracep->fullIData(oldp+1207,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_25_1_r),22);
        tracep->fullIData(oldp+1208,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_24_1_r),22);
        tracep->fullIData(oldp+1209,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_23_1_r),22);
        tracep->fullIData(oldp+1210,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_22_1_r),22);
        tracep->fullIData(oldp+1211,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_21_1_r),22);
        tracep->fullIData(oldp+1212,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_20_1_r),22);
        tracep->fullIData(oldp+1213,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_19_1_r),22);
        tracep->fullIData(oldp+1214,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_18_1_r),22);
        tracep->fullIData(oldp+1215,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_17_1_r),22);
        tracep->fullIData(oldp+1216,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_16_1_r),22);
        tracep->fullIData(oldp+1217,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_15_1_r),22);
        tracep->fullIData(oldp+1218,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_14_1_r),22);
        tracep->fullIData(oldp+1219,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_13_1_r),22);
        tracep->fullIData(oldp+1220,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_12_1_r),22);
        tracep->fullIData(oldp+1221,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_11_1_r),22);
        tracep->fullIData(oldp+1222,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_10_1_r),22);
        tracep->fullIData(oldp+1223,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_9_1_r),22);
        tracep->fullIData(oldp+1224,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_8_1_r),22);
        tracep->fullIData(oldp+1225,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_7_1_r),22);
        tracep->fullIData(oldp+1226,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_6_1_r),22);
        tracep->fullIData(oldp+1227,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_5_1_r),22);
        tracep->fullIData(oldp+1228,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_4_1_r),22);
        tracep->fullIData(oldp+1229,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_3_1_r),22);
        tracep->fullIData(oldp+1230,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_2_1_r),22);
        tracep->fullIData(oldp+1231,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_1_1_r),22);
        tracep->fullIData(oldp+1232,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_0_1_r),22);
        tracep->fullIData(oldp+1233,(((0x3fU == (0x3fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                    >> 4U)))
                                       ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_63_1_r
                                       : ((0x3eU == 
                                           (0x3fU & 
                                            (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                             >> 4U)))
                                           ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_62_1_r
                                           : ((0x3dU 
                                               == (0x3fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                      >> 4U)))
                                               ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_61_1_r
                                               : ((0x3cU 
                                                   == 
                                                   (0x3fU 
                                                    & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                       >> 4U)))
                                                   ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_60_1_r
                                                   : 
                                                  ((0x3bU 
                                                    == 
                                                    (0x3fU 
                                                     & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                        >> 4U)))
                                                    ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_59_1_r
                                                    : 
                                                   ((0x3aU 
                                                     == 
                                                     (0x3fU 
                                                      & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                         >> 4U)))
                                                     ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_58_1_r
                                                     : 
                                                    ((0x39U 
                                                      == 
                                                      (0x3fU 
                                                       & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                          >> 4U)))
                                                      ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_57_1_r
                                                      : 
                                                     ((0x38U 
                                                       == 
                                                       (0x3fU 
                                                        & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                           >> 4U)))
                                                       ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_56_1_r
                                                       : 
                                                      ((0x37U 
                                                        == 
                                                        (0x3fU 
                                                         & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                            >> 4U)))
                                                        ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_55_1_r
                                                        : 
                                                       ((0x36U 
                                                         == 
                                                         (0x3fU 
                                                          & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                             >> 4U)))
                                                         ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_54_1_r
                                                         : 
                                                        ((0x35U 
                                                          == 
                                                          (0x3fU 
                                                           & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                              >> 4U)))
                                                          ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_53_1_r
                                                          : vlSelf->ysyx_041728__DOT__iCache__DOT___tagMuxOut_T_103_1)))))))))))),22);
        tracep->fullBit(oldp+1234,(vlSelf->ysyx_041728__DOT__iCache__DOT__hitArray_1));
        tracep->fullBit(oldp+1235,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_63_2_r));
        tracep->fullBit(oldp+1236,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_62_2_r));
        tracep->fullBit(oldp+1237,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_61_2_r));
        tracep->fullBit(oldp+1238,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_60_2_r));
        tracep->fullBit(oldp+1239,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_59_2_r));
        tracep->fullBit(oldp+1240,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_58_2_r));
        tracep->fullBit(oldp+1241,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_57_2_r));
        tracep->fullBit(oldp+1242,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_56_2_r));
        tracep->fullBit(oldp+1243,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_55_2_r));
        tracep->fullBit(oldp+1244,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_54_2_r));
        tracep->fullBit(oldp+1245,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_53_2_r));
        tracep->fullBit(oldp+1246,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_52_2_r));
        tracep->fullBit(oldp+1247,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_51_2_r));
        tracep->fullBit(oldp+1248,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_50_2_r));
        tracep->fullBit(oldp+1249,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_49_2_r));
        tracep->fullBit(oldp+1250,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_48_2_r));
        tracep->fullBit(oldp+1251,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_47_2_r));
        tracep->fullBit(oldp+1252,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_46_2_r));
        tracep->fullBit(oldp+1253,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_45_2_r));
        tracep->fullBit(oldp+1254,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_44_2_r));
        tracep->fullBit(oldp+1255,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_43_2_r));
        tracep->fullBit(oldp+1256,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_42_2_r));
        tracep->fullBit(oldp+1257,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_41_2_r));
        tracep->fullBit(oldp+1258,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_40_2_r));
        tracep->fullBit(oldp+1259,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_39_2_r));
        tracep->fullBit(oldp+1260,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_38_2_r));
        tracep->fullBit(oldp+1261,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_37_2_r));
        tracep->fullBit(oldp+1262,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_36_2_r));
        tracep->fullBit(oldp+1263,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_35_2_r));
        tracep->fullBit(oldp+1264,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_34_2_r));
        tracep->fullBit(oldp+1265,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_33_2_r));
        tracep->fullBit(oldp+1266,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_32_2_r));
        tracep->fullBit(oldp+1267,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_31_2_r));
        tracep->fullBit(oldp+1268,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_30_2_r));
        tracep->fullBit(oldp+1269,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_29_2_r));
        tracep->fullBit(oldp+1270,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_28_2_r));
        tracep->fullBit(oldp+1271,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_27_2_r));
        tracep->fullBit(oldp+1272,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_26_2_r));
        tracep->fullBit(oldp+1273,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_25_2_r));
        tracep->fullBit(oldp+1274,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_24_2_r));
        tracep->fullBit(oldp+1275,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_23_2_r));
        tracep->fullBit(oldp+1276,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_22_2_r));
        tracep->fullBit(oldp+1277,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_21_2_r));
        tracep->fullBit(oldp+1278,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_20_2_r));
        tracep->fullBit(oldp+1279,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_19_2_r));
        tracep->fullBit(oldp+1280,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_18_2_r));
        tracep->fullBit(oldp+1281,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_17_2_r));
        tracep->fullBit(oldp+1282,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_16_2_r));
        tracep->fullBit(oldp+1283,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_15_2_r));
        tracep->fullBit(oldp+1284,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_14_2_r));
        tracep->fullBit(oldp+1285,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_13_2_r));
        tracep->fullBit(oldp+1286,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_12_2_r));
        tracep->fullBit(oldp+1287,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_11_2_r));
        tracep->fullBit(oldp+1288,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_10_2_r));
        tracep->fullBit(oldp+1289,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_9_2_r));
        tracep->fullBit(oldp+1290,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_8_2_r));
        tracep->fullBit(oldp+1291,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_7_2_r));
        tracep->fullBit(oldp+1292,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_6_2_r));
        tracep->fullBit(oldp+1293,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_5_2_r));
        tracep->fullBit(oldp+1294,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_4_2_r));
        tracep->fullBit(oldp+1295,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_3_2_r));
        tracep->fullBit(oldp+1296,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_2_2_r));
        tracep->fullBit(oldp+1297,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_1_2_r));
        tracep->fullBit(oldp+1298,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_0_2_r));
        tracep->fullBit(oldp+1299,(((0x3fU == (0x3fU 
                                               & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                  >> 4U)))
                                     ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_63_2_r)
                                     : ((0x3eU == (0x3fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                      >> 4U)))
                                         ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_62_2_r)
                                         : ((0x3dU 
                                             == (0x3fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                    >> 4U)))
                                             ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_61_2_r)
                                             : ((0x3cU 
                                                 == 
                                                 (0x3fU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                     >> 4U)))
                                                 ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_60_2_r)
                                                 : 
                                                ((0x3bU 
                                                  == 
                                                  (0x3fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                      >> 4U)))
                                                  ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_59_2_r)
                                                  : 
                                                 ((0x3aU 
                                                   == 
                                                   (0x3fU 
                                                    & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                       >> 4U)))
                                                   ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_58_2_r)
                                                   : 
                                                  ((0x39U 
                                                    == 
                                                    (0x3fU 
                                                     & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                        >> 4U)))
                                                    ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_57_2_r)
                                                    : 
                                                   ((0x38U 
                                                     == 
                                                     (0x3fU 
                                                      & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                         >> 4U)))
                                                     ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_56_2_r)
                                                     : 
                                                    ((0x37U 
                                                      == 
                                                      (0x3fU 
                                                       & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                          >> 4U)))
                                                      ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_55_2_r)
                                                      : 
                                                     ((0x36U 
                                                       == 
                                                       (0x3fU 
                                                        & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                           >> 4U)))
                                                       ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_54_2_r)
                                                       : 
                                                      ((0x35U 
                                                        == 
                                                        (0x3fU 
                                                         & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                            >> 4U)))
                                                        ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_53_2_r)
                                                        : (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT___vMuxOut_T_103_2))))))))))))));
        tracep->fullIData(oldp+1300,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_63_2_r),22);
        tracep->fullIData(oldp+1301,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_62_2_r),22);
        tracep->fullIData(oldp+1302,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_61_2_r),22);
        tracep->fullIData(oldp+1303,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_60_2_r),22);
        tracep->fullIData(oldp+1304,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_59_2_r),22);
        tracep->fullIData(oldp+1305,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_58_2_r),22);
        tracep->fullIData(oldp+1306,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_57_2_r),22);
        tracep->fullIData(oldp+1307,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_56_2_r),22);
        tracep->fullIData(oldp+1308,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_55_2_r),22);
        tracep->fullIData(oldp+1309,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_54_2_r),22);
        tracep->fullIData(oldp+1310,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_53_2_r),22);
        tracep->fullIData(oldp+1311,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_52_2_r),22);
        tracep->fullIData(oldp+1312,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_51_2_r),22);
        tracep->fullIData(oldp+1313,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_50_2_r),22);
        tracep->fullIData(oldp+1314,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_49_2_r),22);
        tracep->fullIData(oldp+1315,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_48_2_r),22);
        tracep->fullIData(oldp+1316,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_47_2_r),22);
        tracep->fullIData(oldp+1317,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_46_2_r),22);
        tracep->fullIData(oldp+1318,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_45_2_r),22);
        tracep->fullIData(oldp+1319,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_44_2_r),22);
        tracep->fullIData(oldp+1320,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_43_2_r),22);
        tracep->fullIData(oldp+1321,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_42_2_r),22);
        tracep->fullIData(oldp+1322,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_41_2_r),22);
        tracep->fullIData(oldp+1323,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_40_2_r),22);
        tracep->fullIData(oldp+1324,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_39_2_r),22);
        tracep->fullIData(oldp+1325,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_38_2_r),22);
        tracep->fullIData(oldp+1326,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_37_2_r),22);
        tracep->fullIData(oldp+1327,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_36_2_r),22);
        tracep->fullIData(oldp+1328,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_35_2_r),22);
        tracep->fullIData(oldp+1329,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_34_2_r),22);
        tracep->fullIData(oldp+1330,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_33_2_r),22);
        tracep->fullIData(oldp+1331,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_32_2_r),22);
        tracep->fullIData(oldp+1332,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_31_2_r),22);
        tracep->fullIData(oldp+1333,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_30_2_r),22);
        tracep->fullIData(oldp+1334,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_29_2_r),22);
        tracep->fullIData(oldp+1335,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_28_2_r),22);
        tracep->fullIData(oldp+1336,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_27_2_r),22);
        tracep->fullIData(oldp+1337,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_26_2_r),22);
        tracep->fullIData(oldp+1338,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_25_2_r),22);
        tracep->fullIData(oldp+1339,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_24_2_r),22);
        tracep->fullIData(oldp+1340,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_23_2_r),22);
        tracep->fullIData(oldp+1341,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_22_2_r),22);
        tracep->fullIData(oldp+1342,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_21_2_r),22);
        tracep->fullIData(oldp+1343,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_20_2_r),22);
        tracep->fullIData(oldp+1344,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_19_2_r),22);
        tracep->fullIData(oldp+1345,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_18_2_r),22);
        tracep->fullIData(oldp+1346,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_17_2_r),22);
        tracep->fullIData(oldp+1347,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_16_2_r),22);
        tracep->fullIData(oldp+1348,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_15_2_r),22);
        tracep->fullIData(oldp+1349,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_14_2_r),22);
        tracep->fullIData(oldp+1350,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_13_2_r),22);
        tracep->fullIData(oldp+1351,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_12_2_r),22);
        tracep->fullIData(oldp+1352,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_11_2_r),22);
        tracep->fullIData(oldp+1353,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_10_2_r),22);
        tracep->fullIData(oldp+1354,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_9_2_r),22);
        tracep->fullIData(oldp+1355,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_8_2_r),22);
        tracep->fullIData(oldp+1356,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_7_2_r),22);
        tracep->fullIData(oldp+1357,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_6_2_r),22);
        tracep->fullIData(oldp+1358,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_5_2_r),22);
        tracep->fullIData(oldp+1359,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_4_2_r),22);
        tracep->fullIData(oldp+1360,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_3_2_r),22);
        tracep->fullIData(oldp+1361,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_2_2_r),22);
        tracep->fullIData(oldp+1362,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_1_2_r),22);
        tracep->fullIData(oldp+1363,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_0_2_r),22);
        tracep->fullIData(oldp+1364,(((0x3fU == (0x3fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                    >> 4U)))
                                       ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_63_2_r
                                       : ((0x3eU == 
                                           (0x3fU & 
                                            (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                             >> 4U)))
                                           ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_62_2_r
                                           : ((0x3dU 
                                               == (0x3fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                      >> 4U)))
                                               ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_61_2_r
                                               : ((0x3cU 
                                                   == 
                                                   (0x3fU 
                                                    & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                       >> 4U)))
                                                   ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_60_2_r
                                                   : 
                                                  ((0x3bU 
                                                    == 
                                                    (0x3fU 
                                                     & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                        >> 4U)))
                                                    ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_59_2_r
                                                    : 
                                                   ((0x3aU 
                                                     == 
                                                     (0x3fU 
                                                      & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                         >> 4U)))
                                                     ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_58_2_r
                                                     : 
                                                    ((0x39U 
                                                      == 
                                                      (0x3fU 
                                                       & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                          >> 4U)))
                                                      ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_57_2_r
                                                      : 
                                                     ((0x38U 
                                                       == 
                                                       (0x3fU 
                                                        & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                           >> 4U)))
                                                       ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_56_2_r
                                                       : 
                                                      ((0x37U 
                                                        == 
                                                        (0x3fU 
                                                         & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                            >> 4U)))
                                                        ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_55_2_r
                                                        : 
                                                       ((0x36U 
                                                         == 
                                                         (0x3fU 
                                                          & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                             >> 4U)))
                                                         ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_54_2_r
                                                         : 
                                                        ((0x35U 
                                                          == 
                                                          (0x3fU 
                                                           & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                              >> 4U)))
                                                          ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_53_2_r
                                                          : vlSelf->ysyx_041728__DOT__iCache__DOT___tagMuxOut_T_103_2)))))))))))),22);
        tracep->fullBit(oldp+1365,(vlSelf->ysyx_041728__DOT__iCache__DOT__hitArray_2));
        tracep->fullBit(oldp+1366,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_63_3_r));
        tracep->fullBit(oldp+1367,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_62_3_r));
        tracep->fullBit(oldp+1368,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_61_3_r));
        tracep->fullBit(oldp+1369,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_60_3_r));
        tracep->fullBit(oldp+1370,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_59_3_r));
        tracep->fullBit(oldp+1371,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_58_3_r));
        tracep->fullBit(oldp+1372,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_57_3_r));
        tracep->fullBit(oldp+1373,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_56_3_r));
        tracep->fullBit(oldp+1374,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_55_3_r));
        tracep->fullBit(oldp+1375,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_54_3_r));
        tracep->fullBit(oldp+1376,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_53_3_r));
        tracep->fullBit(oldp+1377,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_52_3_r));
        tracep->fullBit(oldp+1378,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_51_3_r));
        tracep->fullBit(oldp+1379,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_50_3_r));
        tracep->fullBit(oldp+1380,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_49_3_r));
        tracep->fullBit(oldp+1381,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_48_3_r));
        tracep->fullBit(oldp+1382,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_47_3_r));
        tracep->fullBit(oldp+1383,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_46_3_r));
        tracep->fullBit(oldp+1384,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_45_3_r));
        tracep->fullBit(oldp+1385,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_44_3_r));
        tracep->fullBit(oldp+1386,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_43_3_r));
        tracep->fullBit(oldp+1387,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_42_3_r));
        tracep->fullBit(oldp+1388,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_41_3_r));
        tracep->fullBit(oldp+1389,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_40_3_r));
        tracep->fullBit(oldp+1390,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_39_3_r));
        tracep->fullBit(oldp+1391,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_38_3_r));
        tracep->fullBit(oldp+1392,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_37_3_r));
        tracep->fullBit(oldp+1393,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_36_3_r));
        tracep->fullBit(oldp+1394,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_35_3_r));
        tracep->fullBit(oldp+1395,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_34_3_r));
        tracep->fullBit(oldp+1396,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_33_3_r));
        tracep->fullBit(oldp+1397,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_32_3_r));
        tracep->fullBit(oldp+1398,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_31_3_r));
        tracep->fullBit(oldp+1399,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_30_3_r));
        tracep->fullBit(oldp+1400,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_29_3_r));
        tracep->fullBit(oldp+1401,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_28_3_r));
        tracep->fullBit(oldp+1402,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_27_3_r));
        tracep->fullBit(oldp+1403,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_26_3_r));
        tracep->fullBit(oldp+1404,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_25_3_r));
        tracep->fullBit(oldp+1405,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_24_3_r));
        tracep->fullBit(oldp+1406,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_23_3_r));
        tracep->fullBit(oldp+1407,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_22_3_r));
        tracep->fullBit(oldp+1408,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_21_3_r));
        tracep->fullBit(oldp+1409,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_20_3_r));
        tracep->fullBit(oldp+1410,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_19_3_r));
        tracep->fullBit(oldp+1411,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_18_3_r));
        tracep->fullBit(oldp+1412,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_17_3_r));
        tracep->fullBit(oldp+1413,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_16_3_r));
        tracep->fullBit(oldp+1414,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_15_3_r));
        tracep->fullBit(oldp+1415,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_14_3_r));
        tracep->fullBit(oldp+1416,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_13_3_r));
        tracep->fullBit(oldp+1417,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_12_3_r));
        tracep->fullBit(oldp+1418,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_11_3_r));
        tracep->fullBit(oldp+1419,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_10_3_r));
        tracep->fullBit(oldp+1420,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_9_3_r));
        tracep->fullBit(oldp+1421,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_8_3_r));
        tracep->fullBit(oldp+1422,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_7_3_r));
        tracep->fullBit(oldp+1423,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_6_3_r));
        tracep->fullBit(oldp+1424,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_5_3_r));
        tracep->fullBit(oldp+1425,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_4_3_r));
        tracep->fullBit(oldp+1426,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_3_3_r));
        tracep->fullBit(oldp+1427,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_2_3_r));
        tracep->fullBit(oldp+1428,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_1_3_r));
        tracep->fullBit(oldp+1429,(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_0_3_r));
        tracep->fullBit(oldp+1430,(((0x3fU == (0x3fU 
                                               & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                  >> 4U)))
                                     ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_63_3_r)
                                     : ((0x3eU == (0x3fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                      >> 4U)))
                                         ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_62_3_r)
                                         : ((0x3dU 
                                             == (0x3fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                    >> 4U)))
                                             ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_61_3_r)
                                             : ((0x3cU 
                                                 == 
                                                 (0x3fU 
                                                  & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                     >> 4U)))
                                                 ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_60_3_r)
                                                 : 
                                                ((0x3bU 
                                                  == 
                                                  (0x3fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                      >> 4U)))
                                                  ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_59_3_r)
                                                  : 
                                                 ((0x3aU 
                                                   == 
                                                   (0x3fU 
                                                    & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                       >> 4U)))
                                                   ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_58_3_r)
                                                   : 
                                                  ((0x39U 
                                                    == 
                                                    (0x3fU 
                                                     & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                        >> 4U)))
                                                    ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_57_3_r)
                                                    : 
                                                   ((0x38U 
                                                     == 
                                                     (0x3fU 
                                                      & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                         >> 4U)))
                                                     ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_56_3_r)
                                                     : 
                                                    ((0x37U 
                                                      == 
                                                      (0x3fU 
                                                       & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                          >> 4U)))
                                                      ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_55_3_r)
                                                      : 
                                                     ((0x36U 
                                                       == 
                                                       (0x3fU 
                                                        & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                           >> 4U)))
                                                       ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_54_3_r)
                                                       : 
                                                      ((0x35U 
                                                        == 
                                                        (0x3fU 
                                                         & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                            >> 4U)))
                                                        ? (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__vArrayWire_53_3_r)
                                                        : (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT___vMuxOut_T_103_3))))))))))))));
        tracep->fullIData(oldp+1431,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_63_3_r),22);
        tracep->fullIData(oldp+1432,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_62_3_r),22);
        tracep->fullIData(oldp+1433,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_61_3_r),22);
        tracep->fullIData(oldp+1434,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_60_3_r),22);
        tracep->fullIData(oldp+1435,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_59_3_r),22);
        tracep->fullIData(oldp+1436,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_58_3_r),22);
        tracep->fullIData(oldp+1437,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_57_3_r),22);
        tracep->fullIData(oldp+1438,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_56_3_r),22);
        tracep->fullIData(oldp+1439,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_55_3_r),22);
        tracep->fullIData(oldp+1440,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_54_3_r),22);
        tracep->fullIData(oldp+1441,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_53_3_r),22);
        tracep->fullIData(oldp+1442,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_52_3_r),22);
        tracep->fullIData(oldp+1443,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_51_3_r),22);
        tracep->fullIData(oldp+1444,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_50_3_r),22);
        tracep->fullIData(oldp+1445,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_49_3_r),22);
        tracep->fullIData(oldp+1446,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_48_3_r),22);
        tracep->fullIData(oldp+1447,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_47_3_r),22);
        tracep->fullIData(oldp+1448,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_46_3_r),22);
        tracep->fullIData(oldp+1449,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_45_3_r),22);
        tracep->fullIData(oldp+1450,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_44_3_r),22);
        tracep->fullIData(oldp+1451,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_43_3_r),22);
        tracep->fullIData(oldp+1452,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_42_3_r),22);
        tracep->fullIData(oldp+1453,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_41_3_r),22);
        tracep->fullIData(oldp+1454,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_40_3_r),22);
        tracep->fullIData(oldp+1455,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_39_3_r),22);
        tracep->fullIData(oldp+1456,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_38_3_r),22);
        tracep->fullIData(oldp+1457,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_37_3_r),22);
        tracep->fullIData(oldp+1458,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_36_3_r),22);
        tracep->fullIData(oldp+1459,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_35_3_r),22);
        tracep->fullIData(oldp+1460,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_34_3_r),22);
        tracep->fullIData(oldp+1461,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_33_3_r),22);
        tracep->fullIData(oldp+1462,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_32_3_r),22);
        tracep->fullIData(oldp+1463,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_31_3_r),22);
        tracep->fullIData(oldp+1464,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_30_3_r),22);
        tracep->fullIData(oldp+1465,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_29_3_r),22);
        tracep->fullIData(oldp+1466,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_28_3_r),22);
        tracep->fullIData(oldp+1467,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_27_3_r),22);
        tracep->fullIData(oldp+1468,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_26_3_r),22);
        tracep->fullIData(oldp+1469,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_25_3_r),22);
        tracep->fullIData(oldp+1470,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_24_3_r),22);
        tracep->fullIData(oldp+1471,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_23_3_r),22);
        tracep->fullIData(oldp+1472,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_22_3_r),22);
        tracep->fullIData(oldp+1473,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_21_3_r),22);
        tracep->fullIData(oldp+1474,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_20_3_r),22);
        tracep->fullIData(oldp+1475,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_19_3_r),22);
        tracep->fullIData(oldp+1476,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_18_3_r),22);
        tracep->fullIData(oldp+1477,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_17_3_r),22);
        tracep->fullIData(oldp+1478,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_16_3_r),22);
        tracep->fullIData(oldp+1479,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_15_3_r),22);
        tracep->fullIData(oldp+1480,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_14_3_r),22);
        tracep->fullIData(oldp+1481,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_13_3_r),22);
        tracep->fullIData(oldp+1482,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_12_3_r),22);
        tracep->fullIData(oldp+1483,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_11_3_r),22);
        tracep->fullIData(oldp+1484,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_10_3_r),22);
        tracep->fullIData(oldp+1485,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_9_3_r),22);
        tracep->fullIData(oldp+1486,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_8_3_r),22);
        tracep->fullIData(oldp+1487,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_7_3_r),22);
        tracep->fullIData(oldp+1488,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_6_3_r),22);
        tracep->fullIData(oldp+1489,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_5_3_r),22);
        tracep->fullIData(oldp+1490,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_4_3_r),22);
        tracep->fullIData(oldp+1491,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_3_3_r),22);
        tracep->fullIData(oldp+1492,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_2_3_r),22);
        tracep->fullIData(oldp+1493,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_1_3_r),22);
        tracep->fullIData(oldp+1494,(vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_0_3_r),22);
        tracep->fullIData(oldp+1495,(((0x3fU == (0x3fU 
                                                 & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                    >> 4U)))
                                       ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_63_3_r
                                       : ((0x3eU == 
                                           (0x3fU & 
                                            (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                             >> 4U)))
                                           ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_62_3_r
                                           : ((0x3dU 
                                               == (0x3fU 
                                                   & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                      >> 4U)))
                                               ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_61_3_r
                                               : ((0x3cU 
                                                   == 
                                                   (0x3fU 
                                                    & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                       >> 4U)))
                                                   ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_60_3_r
                                                   : 
                                                  ((0x3bU 
                                                    == 
                                                    (0x3fU 
                                                     & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                        >> 4U)))
                                                    ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_59_3_r
                                                    : 
                                                   ((0x3aU 
                                                     == 
                                                     (0x3fU 
                                                      & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                         >> 4U)))
                                                     ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_58_3_r
                                                     : 
                                                    ((0x39U 
                                                      == 
                                                      (0x3fU 
                                                       & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                          >> 4U)))
                                                      ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_57_3_r
                                                      : 
                                                     ((0x38U 
                                                       == 
                                                       (0x3fU 
                                                        & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                           >> 4U)))
                                                       ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_56_3_r
                                                       : 
                                                      ((0x37U 
                                                        == 
                                                        (0x3fU 
                                                         & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                            >> 4U)))
                                                        ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_55_3_r
                                                        : 
                                                       ((0x36U 
                                                         == 
                                                         (0x3fU 
                                                          & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                             >> 4U)))
                                                         ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_54_3_r
                                                         : 
                                                        ((0x35U 
                                                          == 
                                                          (0x3fU 
                                                           & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                                              >> 4U)))
                                                          ? vlSelf->ysyx_041728__DOT__iCache__DOT__tagArrayWire_53_3_r
                                                          : vlSelf->ysyx_041728__DOT__iCache__DOT___tagMuxOut_T_103_3)))))))))))),22);
        tracep->fullBit(oldp+1496,(vlSelf->ysyx_041728__DOT__iCache__DOT__hitArray_3));
        tracep->fullBit(oldp+1497,(vlSelf->ysyx_041728__DOT__iCache__DOT__hit));
        tracep->fullBit(oldp+1498,((1U & (~ (IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__cacheState)))));
        tracep->fullWData(oldp+1499,(vlSelf->ysyx_041728__DOT__iCache__DOT__waysel),128);
        tracep->fullCData(oldp+1503,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_1_r),2);
        tracep->fullCData(oldp+1504,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_0_r),2);
        tracep->fullCData(oldp+1505,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_2_r),2);
        tracep->fullCData(oldp+1506,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_3_r),2);
        tracep->fullCData(oldp+1507,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_4_r),2);
        tracep->fullCData(oldp+1508,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_5_r),2);
        tracep->fullCData(oldp+1509,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_6_r),2);
        tracep->fullCData(oldp+1510,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_7_r),2);
        tracep->fullCData(oldp+1511,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_8_r),2);
        tracep->fullCData(oldp+1512,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_9_r),2);
        tracep->fullCData(oldp+1513,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_10_r),2);
        tracep->fullCData(oldp+1514,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_11_r),2);
        tracep->fullCData(oldp+1515,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_12_r),2);
        tracep->fullCData(oldp+1516,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_13_r),2);
        tracep->fullCData(oldp+1517,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_14_r),2);
        tracep->fullCData(oldp+1518,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_15_r),2);
        tracep->fullCData(oldp+1519,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_16_r),2);
        tracep->fullCData(oldp+1520,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_17_r),2);
        tracep->fullCData(oldp+1521,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_18_r),2);
        tracep->fullCData(oldp+1522,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_19_r),2);
        tracep->fullCData(oldp+1523,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_20_r),2);
        tracep->fullCData(oldp+1524,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_21_r),2);
        tracep->fullCData(oldp+1525,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_22_r),2);
        tracep->fullCData(oldp+1526,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_23_r),2);
        tracep->fullCData(oldp+1527,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_24_r),2);
        tracep->fullCData(oldp+1528,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_25_r),2);
        tracep->fullCData(oldp+1529,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_26_r),2);
        tracep->fullCData(oldp+1530,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_27_r),2);
        tracep->fullCData(oldp+1531,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_28_r),2);
        tracep->fullCData(oldp+1532,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_29_r),2);
        tracep->fullCData(oldp+1533,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_30_r),2);
        tracep->fullCData(oldp+1534,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_31_r),2);
        tracep->fullCData(oldp+1535,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_32_r),2);
        tracep->fullCData(oldp+1536,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_33_r),2);
        tracep->fullCData(oldp+1537,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_34_r),2);
        tracep->fullCData(oldp+1538,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_35_r),2);
        tracep->fullCData(oldp+1539,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_36_r),2);
        tracep->fullCData(oldp+1540,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_37_r),2);
        tracep->fullCData(oldp+1541,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_38_r),2);
        tracep->fullCData(oldp+1542,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_39_r),2);
        tracep->fullCData(oldp+1543,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_40_r),2);
        tracep->fullCData(oldp+1544,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_41_r),2);
        tracep->fullCData(oldp+1545,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_42_r),2);
        tracep->fullCData(oldp+1546,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_43_r),2);
        tracep->fullCData(oldp+1547,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_44_r),2);
        tracep->fullCData(oldp+1548,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_45_r),2);
        tracep->fullCData(oldp+1549,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_46_r),2);
        tracep->fullCData(oldp+1550,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_47_r),2);
        tracep->fullCData(oldp+1551,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_48_r),2);
        tracep->fullCData(oldp+1552,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_49_r),2);
        tracep->fullCData(oldp+1553,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_50_r),2);
        tracep->fullCData(oldp+1554,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_51_r),2);
        tracep->fullCData(oldp+1555,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_52_r),2);
        tracep->fullCData(oldp+1556,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_53_r),2);
        tracep->fullCData(oldp+1557,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_54_r),2);
        tracep->fullCData(oldp+1558,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_55_r),2);
        tracep->fullCData(oldp+1559,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_56_r),2);
        tracep->fullCData(oldp+1560,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_57_r),2);
        tracep->fullCData(oldp+1561,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_58_r),2);
        tracep->fullCData(oldp+1562,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_59_r),2);
        tracep->fullCData(oldp+1563,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_60_r),2);
        tracep->fullCData(oldp+1564,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_61_r),2);
        tracep->fullCData(oldp+1565,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_62_r),2);
        tracep->fullCData(oldp+1566,(vlSelf->ysyx_041728__DOT__iCache__DOT__selArrayWire_63_r),2);
        tracep->fullCData(oldp+1567,(vlSelf->ysyx_041728__DOT__iCache__DOT__sramSel),2);
        tracep->fullIData(oldp+1568,((vlSelf->ysyx_041728__DOT__riscvIns__DOT__ifu__DOT__pc 
                                      >> 4U)),28);
        tracep->fullCData(oldp+1569,(vlSelf->ysyx_041728__DOT__axiIIO__DOT__rd_state),2);
        tracep->fullCData(oldp+1570,(((IData)(vlSelf->ysyx_041728__DOT__iCache__DOT__cacheState)
                                       ? 1U : 0U)),2);
        tracep->fullBit(oldp+1571,((2U == (IData)(vlSelf->ysyx_041728__DOT__axiIIO__DOT__rd_state))));
        tracep->fullCData(oldp+1572,(vlSelf->ysyx_041728__DOT__axiIIO__DOT__w_state),2);
        tracep->fullBit(oldp+1573,((2U == (IData)(vlSelf->ysyx_041728__DOT__axiIIO__DOT__w_state))));
        tracep->fullBit(oldp+1574,(vlSelf->ysyx_041728__DOT__dArbIns__DOT__clinitV));
        tracep->fullBit(oldp+1575,(vlSelf->ysyx_041728__DOT__dArbIns__DOT__dCacheV));
        tracep->fullCData(oldp+1576,(vlSelf->ysyx_041728__DOT__mmioDCache__DOT__state),2);
        tracep->fullBit(oldp+1577,((0U == (IData)(vlSelf->ysyx_041728__DOT__mmioDCache__DOT__state))));
        tracep->fullCData(oldp+1578,((0xfU & (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                              >> 0x18U))),4);
        tracep->fullIData(oldp+1579,((0x3fffffU & (
                                                   vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   >> 2U))),22);
        tracep->fullCData(oldp+1580,(vlSelf->ysyx_041728__DOT__dCache__DOT__cacheState),2);
        tracep->fullBit(oldp+1581,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_63_0_r));
        tracep->fullBit(oldp+1582,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_62_0_r));
        tracep->fullBit(oldp+1583,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_61_0_r));
        tracep->fullBit(oldp+1584,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_60_0_r));
        tracep->fullBit(oldp+1585,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_59_0_r));
        tracep->fullBit(oldp+1586,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_58_0_r));
        tracep->fullBit(oldp+1587,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_57_0_r));
        tracep->fullBit(oldp+1588,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_56_0_r));
        tracep->fullBit(oldp+1589,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_55_0_r));
        tracep->fullBit(oldp+1590,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_54_0_r));
        tracep->fullBit(oldp+1591,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_53_0_r));
        tracep->fullBit(oldp+1592,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_52_0_r));
        tracep->fullBit(oldp+1593,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_51_0_r));
        tracep->fullBit(oldp+1594,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_50_0_r));
        tracep->fullBit(oldp+1595,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_49_0_r));
        tracep->fullBit(oldp+1596,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_48_0_r));
        tracep->fullBit(oldp+1597,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_47_0_r));
        tracep->fullBit(oldp+1598,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_46_0_r));
        tracep->fullBit(oldp+1599,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_45_0_r));
        tracep->fullBit(oldp+1600,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_44_0_r));
        tracep->fullBit(oldp+1601,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_43_0_r));
        tracep->fullBit(oldp+1602,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_42_0_r));
        tracep->fullBit(oldp+1603,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_41_0_r));
        tracep->fullBit(oldp+1604,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_40_0_r));
        tracep->fullBit(oldp+1605,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_39_0_r));
        tracep->fullBit(oldp+1606,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_38_0_r));
        tracep->fullBit(oldp+1607,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_37_0_r));
        tracep->fullBit(oldp+1608,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_36_0_r));
        tracep->fullBit(oldp+1609,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_35_0_r));
        tracep->fullBit(oldp+1610,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_34_0_r));
        tracep->fullBit(oldp+1611,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_33_0_r));
        tracep->fullBit(oldp+1612,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_32_0_r));
        tracep->fullBit(oldp+1613,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_31_0_r));
        tracep->fullBit(oldp+1614,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_30_0_r));
        tracep->fullBit(oldp+1615,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_29_0_r));
        tracep->fullBit(oldp+1616,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_28_0_r));
        tracep->fullBit(oldp+1617,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_27_0_r));
        tracep->fullBit(oldp+1618,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_26_0_r));
        tracep->fullBit(oldp+1619,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_25_0_r));
        tracep->fullBit(oldp+1620,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_24_0_r));
        tracep->fullBit(oldp+1621,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_23_0_r));
        tracep->fullBit(oldp+1622,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_22_0_r));
        tracep->fullBit(oldp+1623,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_21_0_r));
        tracep->fullBit(oldp+1624,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_20_0_r));
        tracep->fullBit(oldp+1625,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_19_0_r));
        tracep->fullBit(oldp+1626,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_18_0_r));
        tracep->fullBit(oldp+1627,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_17_0_r));
        tracep->fullBit(oldp+1628,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_16_0_r));
        tracep->fullBit(oldp+1629,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_15_0_r));
        tracep->fullBit(oldp+1630,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_14_0_r));
        tracep->fullBit(oldp+1631,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_13_0_r));
        tracep->fullBit(oldp+1632,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_12_0_r));
        tracep->fullBit(oldp+1633,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_11_0_r));
        tracep->fullBit(oldp+1634,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_10_0_r));
        tracep->fullBit(oldp+1635,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_9_0_r));
        tracep->fullBit(oldp+1636,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_8_0_r));
        tracep->fullBit(oldp+1637,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_7_0_r));
        tracep->fullBit(oldp+1638,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_6_0_r));
        tracep->fullBit(oldp+1639,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_5_0_r));
        tracep->fullBit(oldp+1640,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_4_0_r));
        tracep->fullBit(oldp+1641,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_3_0_r));
        tracep->fullBit(oldp+1642,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_2_0_r));
        tracep->fullBit(oldp+1643,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_1_0_r));
        tracep->fullBit(oldp+1644,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_0_0_r));
        tracep->fullBit(oldp+1645,(((0x3fU == (0x3fU 
                                               & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 4U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x1cU))))
                                     ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_63_0_r)
                                     : ((0x3eU == (0x3fU 
                                                   & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                       << 4U) 
                                                      | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                         >> 0x1cU))))
                                         ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_62_0_r)
                                         : ((0x3dU 
                                             == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                             ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_61_0_r)
                                             : ((0x3cU 
                                                 == 
                                                 (0x3fU 
                                                  & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                      << 4U) 
                                                     | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                        >> 0x1cU))))
                                                 ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_60_0_r)
                                                 : 
                                                ((0x3bU 
                                                  == 
                                                  (0x3fU 
                                                   & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                       << 4U) 
                                                      | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                         >> 0x1cU))))
                                                  ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_59_0_r)
                                                  : 
                                                 ((0x3aU 
                                                   == 
                                                   (0x3fU 
                                                    & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                        << 4U) 
                                                       | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                          >> 0x1cU))))
                                                   ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_58_0_r)
                                                   : 
                                                  ((0x39U 
                                                    == 
                                                    (0x3fU 
                                                     & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                         << 4U) 
                                                        | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                           >> 0x1cU))))
                                                    ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_57_0_r)
                                                    : 
                                                   ((0x38U 
                                                     == 
                                                     (0x3fU 
                                                      & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                          << 4U) 
                                                         | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                            >> 0x1cU))))
                                                     ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_56_0_r)
                                                     : 
                                                    ((0x37U 
                                                      == 
                                                      (0x3fU 
                                                       & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                           << 4U) 
                                                          | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                             >> 0x1cU))))
                                                      ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_55_0_r)
                                                      : 
                                                     ((0x36U 
                                                       == 
                                                       (0x3fU 
                                                        & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                            << 4U) 
                                                           | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                              >> 0x1cU))))
                                                       ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_54_0_r)
                                                       : 
                                                      ((0x35U 
                                                        == 
                                                        (0x3fU 
                                                         & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                             << 4U) 
                                                            | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                               >> 0x1cU))))
                                                        ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_53_0_r)
                                                        : (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT___vMuxOut_T_103_0))))))))))))));
        tracep->fullIData(oldp+1646,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_63_0_r),22);
        tracep->fullIData(oldp+1647,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_62_0_r),22);
        tracep->fullIData(oldp+1648,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_61_0_r),22);
        tracep->fullIData(oldp+1649,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_60_0_r),22);
        tracep->fullIData(oldp+1650,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_59_0_r),22);
        tracep->fullIData(oldp+1651,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_58_0_r),22);
        tracep->fullIData(oldp+1652,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_57_0_r),22);
        tracep->fullIData(oldp+1653,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_56_0_r),22);
        tracep->fullIData(oldp+1654,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_55_0_r),22);
        tracep->fullIData(oldp+1655,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_54_0_r),22);
        tracep->fullIData(oldp+1656,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_53_0_r),22);
        tracep->fullIData(oldp+1657,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_52_0_r),22);
        tracep->fullIData(oldp+1658,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_51_0_r),22);
        tracep->fullIData(oldp+1659,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_50_0_r),22);
        tracep->fullIData(oldp+1660,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_49_0_r),22);
        tracep->fullIData(oldp+1661,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_48_0_r),22);
        tracep->fullIData(oldp+1662,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_47_0_r),22);
        tracep->fullIData(oldp+1663,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_46_0_r),22);
        tracep->fullIData(oldp+1664,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_45_0_r),22);
        tracep->fullIData(oldp+1665,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_44_0_r),22);
        tracep->fullIData(oldp+1666,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_43_0_r),22);
        tracep->fullIData(oldp+1667,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_42_0_r),22);
        tracep->fullIData(oldp+1668,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_41_0_r),22);
        tracep->fullIData(oldp+1669,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_40_0_r),22);
        tracep->fullIData(oldp+1670,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_39_0_r),22);
        tracep->fullIData(oldp+1671,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_38_0_r),22);
        tracep->fullIData(oldp+1672,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_37_0_r),22);
        tracep->fullIData(oldp+1673,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_36_0_r),22);
        tracep->fullIData(oldp+1674,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_35_0_r),22);
        tracep->fullIData(oldp+1675,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_34_0_r),22);
        tracep->fullIData(oldp+1676,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_33_0_r),22);
        tracep->fullIData(oldp+1677,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_32_0_r),22);
        tracep->fullIData(oldp+1678,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_31_0_r),22);
        tracep->fullIData(oldp+1679,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_30_0_r),22);
        tracep->fullIData(oldp+1680,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_29_0_r),22);
        tracep->fullIData(oldp+1681,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_28_0_r),22);
        tracep->fullIData(oldp+1682,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_27_0_r),22);
        tracep->fullIData(oldp+1683,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_26_0_r),22);
        tracep->fullIData(oldp+1684,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_25_0_r),22);
        tracep->fullIData(oldp+1685,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_24_0_r),22);
        tracep->fullIData(oldp+1686,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_23_0_r),22);
        tracep->fullIData(oldp+1687,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_22_0_r),22);
        tracep->fullIData(oldp+1688,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_21_0_r),22);
        tracep->fullIData(oldp+1689,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_20_0_r),22);
        tracep->fullIData(oldp+1690,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_19_0_r),22);
        tracep->fullIData(oldp+1691,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_18_0_r),22);
        tracep->fullIData(oldp+1692,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_17_0_r),22);
        tracep->fullIData(oldp+1693,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_16_0_r),22);
        tracep->fullIData(oldp+1694,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_15_0_r),22);
        tracep->fullIData(oldp+1695,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_14_0_r),22);
        tracep->fullIData(oldp+1696,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_13_0_r),22);
        tracep->fullIData(oldp+1697,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_12_0_r),22);
        tracep->fullIData(oldp+1698,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_11_0_r),22);
        tracep->fullIData(oldp+1699,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_10_0_r),22);
        tracep->fullIData(oldp+1700,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_9_0_r),22);
        tracep->fullIData(oldp+1701,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_8_0_r),22);
        tracep->fullIData(oldp+1702,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_7_0_r),22);
        tracep->fullIData(oldp+1703,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_6_0_r),22);
        tracep->fullIData(oldp+1704,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_5_0_r),22);
        tracep->fullIData(oldp+1705,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_4_0_r),22);
        tracep->fullIData(oldp+1706,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_3_0_r),22);
        tracep->fullIData(oldp+1707,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_2_0_r),22);
        tracep->fullIData(oldp+1708,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_1_0_r),22);
        tracep->fullIData(oldp+1709,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_0_0_r),22);
        tracep->fullIData(oldp+1710,(((0x3fU == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                       ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_63_0_r
                                       : ((0x3eU == 
                                           (0x3fU & 
                                            ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                              << 4U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x1cU))))
                                           ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_62_0_r
                                           : ((0x3dU 
                                               == (0x3fU 
                                                   & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                       << 4U) 
                                                      | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                         >> 0x1cU))))
                                               ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_61_0_r
                                               : ((0x3cU 
                                                   == 
                                                   (0x3fU 
                                                    & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                        << 4U) 
                                                       | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                          >> 0x1cU))))
                                                   ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_60_0_r
                                                   : 
                                                  ((0x3bU 
                                                    == 
                                                    (0x3fU 
                                                     & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                         << 4U) 
                                                        | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                           >> 0x1cU))))
                                                    ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_59_0_r
                                                    : 
                                                   ((0x3aU 
                                                     == 
                                                     (0x3fU 
                                                      & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                          << 4U) 
                                                         | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                            >> 0x1cU))))
                                                     ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_58_0_r
                                                     : 
                                                    ((0x39U 
                                                      == 
                                                      (0x3fU 
                                                       & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                           << 4U) 
                                                          | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                             >> 0x1cU))))
                                                      ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_57_0_r
                                                      : 
                                                     ((0x38U 
                                                       == 
                                                       (0x3fU 
                                                        & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                            << 4U) 
                                                           | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                              >> 0x1cU))))
                                                       ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_56_0_r
                                                       : 
                                                      ((0x37U 
                                                        == 
                                                        (0x3fU 
                                                         & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                             << 4U) 
                                                            | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                               >> 0x1cU))))
                                                        ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_55_0_r
                                                        : 
                                                       ((0x36U 
                                                         == 
                                                         (0x3fU 
                                                          & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                              << 4U) 
                                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                                >> 0x1cU))))
                                                         ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_54_0_r
                                                         : 
                                                        ((0x35U 
                                                          == 
                                                          (0x3fU 
                                                           & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                               << 4U) 
                                                              | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                                 >> 0x1cU))))
                                                          ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_53_0_r
                                                          : vlSelf->ysyx_041728__DOT__dCache__DOT___tagMuxOut_T_103_0)))))))))))),22);
        tracep->fullBit(oldp+1711,(vlSelf->ysyx_041728__DOT__dCache__DOT__hitArray_0));
        tracep->fullBit(oldp+1712,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_63_1_r));
        tracep->fullBit(oldp+1713,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_62_1_r));
        tracep->fullBit(oldp+1714,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_61_1_r));
        tracep->fullBit(oldp+1715,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_60_1_r));
        tracep->fullBit(oldp+1716,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_59_1_r));
        tracep->fullBit(oldp+1717,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_58_1_r));
        tracep->fullBit(oldp+1718,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_57_1_r));
        tracep->fullBit(oldp+1719,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_56_1_r));
        tracep->fullBit(oldp+1720,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_55_1_r));
        tracep->fullBit(oldp+1721,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_54_1_r));
        tracep->fullBit(oldp+1722,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_53_1_r));
        tracep->fullBit(oldp+1723,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_52_1_r));
        tracep->fullBit(oldp+1724,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_51_1_r));
        tracep->fullBit(oldp+1725,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_50_1_r));
        tracep->fullBit(oldp+1726,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_49_1_r));
        tracep->fullBit(oldp+1727,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_48_1_r));
        tracep->fullBit(oldp+1728,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_47_1_r));
        tracep->fullBit(oldp+1729,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_46_1_r));
        tracep->fullBit(oldp+1730,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_45_1_r));
        tracep->fullBit(oldp+1731,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_44_1_r));
        tracep->fullBit(oldp+1732,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_43_1_r));
        tracep->fullBit(oldp+1733,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_42_1_r));
        tracep->fullBit(oldp+1734,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_41_1_r));
        tracep->fullBit(oldp+1735,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_40_1_r));
        tracep->fullBit(oldp+1736,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_39_1_r));
        tracep->fullBit(oldp+1737,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_38_1_r));
        tracep->fullBit(oldp+1738,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_37_1_r));
        tracep->fullBit(oldp+1739,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_36_1_r));
        tracep->fullBit(oldp+1740,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_35_1_r));
        tracep->fullBit(oldp+1741,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_34_1_r));
        tracep->fullBit(oldp+1742,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_33_1_r));
        tracep->fullBit(oldp+1743,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_32_1_r));
        tracep->fullBit(oldp+1744,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_31_1_r));
        tracep->fullBit(oldp+1745,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_30_1_r));
        tracep->fullBit(oldp+1746,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_29_1_r));
        tracep->fullBit(oldp+1747,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_28_1_r));
        tracep->fullBit(oldp+1748,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_27_1_r));
        tracep->fullBit(oldp+1749,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_26_1_r));
        tracep->fullBit(oldp+1750,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_25_1_r));
        tracep->fullBit(oldp+1751,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_24_1_r));
        tracep->fullBit(oldp+1752,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_23_1_r));
        tracep->fullBit(oldp+1753,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_22_1_r));
        tracep->fullBit(oldp+1754,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_21_1_r));
        tracep->fullBit(oldp+1755,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_20_1_r));
        tracep->fullBit(oldp+1756,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_19_1_r));
        tracep->fullBit(oldp+1757,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_18_1_r));
        tracep->fullBit(oldp+1758,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_17_1_r));
        tracep->fullBit(oldp+1759,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_16_1_r));
        tracep->fullBit(oldp+1760,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_15_1_r));
        tracep->fullBit(oldp+1761,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_14_1_r));
        tracep->fullBit(oldp+1762,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_13_1_r));
        tracep->fullBit(oldp+1763,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_12_1_r));
        tracep->fullBit(oldp+1764,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_11_1_r));
        tracep->fullBit(oldp+1765,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_10_1_r));
        tracep->fullBit(oldp+1766,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_9_1_r));
        tracep->fullBit(oldp+1767,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_8_1_r));
        tracep->fullBit(oldp+1768,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_7_1_r));
        tracep->fullBit(oldp+1769,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_6_1_r));
        tracep->fullBit(oldp+1770,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_5_1_r));
        tracep->fullBit(oldp+1771,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_4_1_r));
        tracep->fullBit(oldp+1772,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_3_1_r));
        tracep->fullBit(oldp+1773,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_2_1_r));
        tracep->fullBit(oldp+1774,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_1_1_r));
        tracep->fullBit(oldp+1775,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_0_1_r));
        tracep->fullBit(oldp+1776,(((0x3fU == (0x3fU 
                                               & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 4U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x1cU))))
                                     ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_63_1_r)
                                     : ((0x3eU == (0x3fU 
                                                   & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                       << 4U) 
                                                      | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                         >> 0x1cU))))
                                         ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_62_1_r)
                                         : ((0x3dU 
                                             == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                             ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_61_1_r)
                                             : ((0x3cU 
                                                 == 
                                                 (0x3fU 
                                                  & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                      << 4U) 
                                                     | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                        >> 0x1cU))))
                                                 ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_60_1_r)
                                                 : 
                                                ((0x3bU 
                                                  == 
                                                  (0x3fU 
                                                   & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                       << 4U) 
                                                      | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                         >> 0x1cU))))
                                                  ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_59_1_r)
                                                  : 
                                                 ((0x3aU 
                                                   == 
                                                   (0x3fU 
                                                    & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                        << 4U) 
                                                       | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                          >> 0x1cU))))
                                                   ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_58_1_r)
                                                   : 
                                                  ((0x39U 
                                                    == 
                                                    (0x3fU 
                                                     & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                         << 4U) 
                                                        | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                           >> 0x1cU))))
                                                    ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_57_1_r)
                                                    : 
                                                   ((0x38U 
                                                     == 
                                                     (0x3fU 
                                                      & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                          << 4U) 
                                                         | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                            >> 0x1cU))))
                                                     ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_56_1_r)
                                                     : 
                                                    ((0x37U 
                                                      == 
                                                      (0x3fU 
                                                       & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                           << 4U) 
                                                          | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                             >> 0x1cU))))
                                                      ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_55_1_r)
                                                      : 
                                                     ((0x36U 
                                                       == 
                                                       (0x3fU 
                                                        & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                            << 4U) 
                                                           | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                              >> 0x1cU))))
                                                       ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_54_1_r)
                                                       : 
                                                      ((0x35U 
                                                        == 
                                                        (0x3fU 
                                                         & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                             << 4U) 
                                                            | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                               >> 0x1cU))))
                                                        ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_53_1_r)
                                                        : (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT___vMuxOut_T_103_1))))))))))))));
        tracep->fullIData(oldp+1777,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_63_1_r),22);
        tracep->fullIData(oldp+1778,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_62_1_r),22);
        tracep->fullIData(oldp+1779,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_61_1_r),22);
        tracep->fullIData(oldp+1780,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_60_1_r),22);
        tracep->fullIData(oldp+1781,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_59_1_r),22);
        tracep->fullIData(oldp+1782,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_58_1_r),22);
        tracep->fullIData(oldp+1783,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_57_1_r),22);
        tracep->fullIData(oldp+1784,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_56_1_r),22);
        tracep->fullIData(oldp+1785,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_55_1_r),22);
        tracep->fullIData(oldp+1786,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_54_1_r),22);
        tracep->fullIData(oldp+1787,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_53_1_r),22);
        tracep->fullIData(oldp+1788,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_52_1_r),22);
        tracep->fullIData(oldp+1789,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_51_1_r),22);
        tracep->fullIData(oldp+1790,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_50_1_r),22);
        tracep->fullIData(oldp+1791,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_49_1_r),22);
        tracep->fullIData(oldp+1792,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_48_1_r),22);
        tracep->fullIData(oldp+1793,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_47_1_r),22);
        tracep->fullIData(oldp+1794,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_46_1_r),22);
        tracep->fullIData(oldp+1795,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_45_1_r),22);
        tracep->fullIData(oldp+1796,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_44_1_r),22);
        tracep->fullIData(oldp+1797,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_43_1_r),22);
        tracep->fullIData(oldp+1798,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_42_1_r),22);
        tracep->fullIData(oldp+1799,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_41_1_r),22);
        tracep->fullIData(oldp+1800,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_40_1_r),22);
        tracep->fullIData(oldp+1801,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_39_1_r),22);
        tracep->fullIData(oldp+1802,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_38_1_r),22);
        tracep->fullIData(oldp+1803,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_37_1_r),22);
        tracep->fullIData(oldp+1804,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_36_1_r),22);
        tracep->fullIData(oldp+1805,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_35_1_r),22);
        tracep->fullIData(oldp+1806,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_34_1_r),22);
        tracep->fullIData(oldp+1807,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_33_1_r),22);
        tracep->fullIData(oldp+1808,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_32_1_r),22);
        tracep->fullIData(oldp+1809,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_31_1_r),22);
        tracep->fullIData(oldp+1810,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_30_1_r),22);
        tracep->fullIData(oldp+1811,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_29_1_r),22);
        tracep->fullIData(oldp+1812,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_28_1_r),22);
        tracep->fullIData(oldp+1813,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_27_1_r),22);
        tracep->fullIData(oldp+1814,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_26_1_r),22);
        tracep->fullIData(oldp+1815,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_25_1_r),22);
        tracep->fullIData(oldp+1816,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_24_1_r),22);
        tracep->fullIData(oldp+1817,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_23_1_r),22);
        tracep->fullIData(oldp+1818,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_22_1_r),22);
        tracep->fullIData(oldp+1819,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_21_1_r),22);
        tracep->fullIData(oldp+1820,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_20_1_r),22);
        tracep->fullIData(oldp+1821,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_19_1_r),22);
        tracep->fullIData(oldp+1822,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_18_1_r),22);
        tracep->fullIData(oldp+1823,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_17_1_r),22);
        tracep->fullIData(oldp+1824,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_16_1_r),22);
        tracep->fullIData(oldp+1825,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_15_1_r),22);
        tracep->fullIData(oldp+1826,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_14_1_r),22);
        tracep->fullIData(oldp+1827,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_13_1_r),22);
        tracep->fullIData(oldp+1828,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_12_1_r),22);
        tracep->fullIData(oldp+1829,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_11_1_r),22);
        tracep->fullIData(oldp+1830,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_10_1_r),22);
        tracep->fullIData(oldp+1831,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_9_1_r),22);
        tracep->fullIData(oldp+1832,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_8_1_r),22);
        tracep->fullIData(oldp+1833,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_7_1_r),22);
        tracep->fullIData(oldp+1834,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_6_1_r),22);
        tracep->fullIData(oldp+1835,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_5_1_r),22);
        tracep->fullIData(oldp+1836,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_4_1_r),22);
        tracep->fullIData(oldp+1837,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_3_1_r),22);
        tracep->fullIData(oldp+1838,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_2_1_r),22);
        tracep->fullIData(oldp+1839,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_1_1_r),22);
        tracep->fullIData(oldp+1840,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_0_1_r),22);
        tracep->fullIData(oldp+1841,(((0x3fU == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                       ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_63_1_r
                                       : ((0x3eU == 
                                           (0x3fU & 
                                            ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                              << 4U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x1cU))))
                                           ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_62_1_r
                                           : ((0x3dU 
                                               == (0x3fU 
                                                   & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                       << 4U) 
                                                      | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                         >> 0x1cU))))
                                               ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_61_1_r
                                               : ((0x3cU 
                                                   == 
                                                   (0x3fU 
                                                    & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                        << 4U) 
                                                       | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                          >> 0x1cU))))
                                                   ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_60_1_r
                                                   : 
                                                  ((0x3bU 
                                                    == 
                                                    (0x3fU 
                                                     & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                         << 4U) 
                                                        | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                           >> 0x1cU))))
                                                    ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_59_1_r
                                                    : 
                                                   ((0x3aU 
                                                     == 
                                                     (0x3fU 
                                                      & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                          << 4U) 
                                                         | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                            >> 0x1cU))))
                                                     ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_58_1_r
                                                     : 
                                                    ((0x39U 
                                                      == 
                                                      (0x3fU 
                                                       & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                           << 4U) 
                                                          | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                             >> 0x1cU))))
                                                      ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_57_1_r
                                                      : 
                                                     ((0x38U 
                                                       == 
                                                       (0x3fU 
                                                        & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                            << 4U) 
                                                           | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                              >> 0x1cU))))
                                                       ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_56_1_r
                                                       : 
                                                      ((0x37U 
                                                        == 
                                                        (0x3fU 
                                                         & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                             << 4U) 
                                                            | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                               >> 0x1cU))))
                                                        ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_55_1_r
                                                        : 
                                                       ((0x36U 
                                                         == 
                                                         (0x3fU 
                                                          & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                              << 4U) 
                                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                                >> 0x1cU))))
                                                         ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_54_1_r
                                                         : 
                                                        ((0x35U 
                                                          == 
                                                          (0x3fU 
                                                           & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                               << 4U) 
                                                              | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                                 >> 0x1cU))))
                                                          ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_53_1_r
                                                          : vlSelf->ysyx_041728__DOT__dCache__DOT___tagMuxOut_T_103_1)))))))))))),22);
        tracep->fullBit(oldp+1842,(vlSelf->ysyx_041728__DOT__dCache__DOT__hitArray_1));
        tracep->fullBit(oldp+1843,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_63_2_r));
        tracep->fullBit(oldp+1844,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_62_2_r));
        tracep->fullBit(oldp+1845,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_61_2_r));
        tracep->fullBit(oldp+1846,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_60_2_r));
        tracep->fullBit(oldp+1847,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_59_2_r));
        tracep->fullBit(oldp+1848,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_58_2_r));
        tracep->fullBit(oldp+1849,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_57_2_r));
        tracep->fullBit(oldp+1850,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_56_2_r));
        tracep->fullBit(oldp+1851,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_55_2_r));
        tracep->fullBit(oldp+1852,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_54_2_r));
        tracep->fullBit(oldp+1853,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_53_2_r));
        tracep->fullBit(oldp+1854,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_52_2_r));
        tracep->fullBit(oldp+1855,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_51_2_r));
        tracep->fullBit(oldp+1856,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_50_2_r));
        tracep->fullBit(oldp+1857,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_49_2_r));
        tracep->fullBit(oldp+1858,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_48_2_r));
        tracep->fullBit(oldp+1859,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_47_2_r));
        tracep->fullBit(oldp+1860,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_46_2_r));
        tracep->fullBit(oldp+1861,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_45_2_r));
        tracep->fullBit(oldp+1862,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_44_2_r));
        tracep->fullBit(oldp+1863,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_43_2_r));
        tracep->fullBit(oldp+1864,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_42_2_r));
        tracep->fullBit(oldp+1865,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_41_2_r));
        tracep->fullBit(oldp+1866,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_40_2_r));
        tracep->fullBit(oldp+1867,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_39_2_r));
        tracep->fullBit(oldp+1868,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_38_2_r));
        tracep->fullBit(oldp+1869,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_37_2_r));
        tracep->fullBit(oldp+1870,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_36_2_r));
        tracep->fullBit(oldp+1871,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_35_2_r));
        tracep->fullBit(oldp+1872,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_34_2_r));
        tracep->fullBit(oldp+1873,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_33_2_r));
        tracep->fullBit(oldp+1874,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_32_2_r));
        tracep->fullBit(oldp+1875,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_31_2_r));
        tracep->fullBit(oldp+1876,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_30_2_r));
        tracep->fullBit(oldp+1877,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_29_2_r));
        tracep->fullBit(oldp+1878,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_28_2_r));
        tracep->fullBit(oldp+1879,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_27_2_r));
        tracep->fullBit(oldp+1880,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_26_2_r));
        tracep->fullBit(oldp+1881,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_25_2_r));
        tracep->fullBit(oldp+1882,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_24_2_r));
        tracep->fullBit(oldp+1883,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_23_2_r));
        tracep->fullBit(oldp+1884,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_22_2_r));
        tracep->fullBit(oldp+1885,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_21_2_r));
        tracep->fullBit(oldp+1886,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_20_2_r));
        tracep->fullBit(oldp+1887,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_19_2_r));
        tracep->fullBit(oldp+1888,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_18_2_r));
        tracep->fullBit(oldp+1889,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_17_2_r));
        tracep->fullBit(oldp+1890,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_16_2_r));
        tracep->fullBit(oldp+1891,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_15_2_r));
        tracep->fullBit(oldp+1892,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_14_2_r));
        tracep->fullBit(oldp+1893,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_13_2_r));
        tracep->fullBit(oldp+1894,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_12_2_r));
        tracep->fullBit(oldp+1895,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_11_2_r));
        tracep->fullBit(oldp+1896,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_10_2_r));
        tracep->fullBit(oldp+1897,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_9_2_r));
        tracep->fullBit(oldp+1898,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_8_2_r));
        tracep->fullBit(oldp+1899,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_7_2_r));
        tracep->fullBit(oldp+1900,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_6_2_r));
        tracep->fullBit(oldp+1901,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_5_2_r));
        tracep->fullBit(oldp+1902,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_4_2_r));
        tracep->fullBit(oldp+1903,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_3_2_r));
        tracep->fullBit(oldp+1904,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_2_2_r));
        tracep->fullBit(oldp+1905,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_1_2_r));
        tracep->fullBit(oldp+1906,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_0_2_r));
        tracep->fullBit(oldp+1907,(((0x3fU == (0x3fU 
                                               & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 4U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x1cU))))
                                     ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_63_2_r)
                                     : ((0x3eU == (0x3fU 
                                                   & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                       << 4U) 
                                                      | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                         >> 0x1cU))))
                                         ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_62_2_r)
                                         : ((0x3dU 
                                             == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                             ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_61_2_r)
                                             : ((0x3cU 
                                                 == 
                                                 (0x3fU 
                                                  & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                      << 4U) 
                                                     | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                        >> 0x1cU))))
                                                 ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_60_2_r)
                                                 : 
                                                ((0x3bU 
                                                  == 
                                                  (0x3fU 
                                                   & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                       << 4U) 
                                                      | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                         >> 0x1cU))))
                                                  ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_59_2_r)
                                                  : 
                                                 ((0x3aU 
                                                   == 
                                                   (0x3fU 
                                                    & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                        << 4U) 
                                                       | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                          >> 0x1cU))))
                                                   ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_58_2_r)
                                                   : 
                                                  ((0x39U 
                                                    == 
                                                    (0x3fU 
                                                     & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                         << 4U) 
                                                        | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                           >> 0x1cU))))
                                                    ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_57_2_r)
                                                    : 
                                                   ((0x38U 
                                                     == 
                                                     (0x3fU 
                                                      & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                          << 4U) 
                                                         | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                            >> 0x1cU))))
                                                     ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_56_2_r)
                                                     : 
                                                    ((0x37U 
                                                      == 
                                                      (0x3fU 
                                                       & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                           << 4U) 
                                                          | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                             >> 0x1cU))))
                                                      ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_55_2_r)
                                                      : 
                                                     ((0x36U 
                                                       == 
                                                       (0x3fU 
                                                        & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                            << 4U) 
                                                           | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                              >> 0x1cU))))
                                                       ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_54_2_r)
                                                       : 
                                                      ((0x35U 
                                                        == 
                                                        (0x3fU 
                                                         & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                             << 4U) 
                                                            | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                               >> 0x1cU))))
                                                        ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_53_2_r)
                                                        : (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT___vMuxOut_T_103_2))))))))))))));
        tracep->fullIData(oldp+1908,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_63_2_r),22);
        tracep->fullIData(oldp+1909,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_62_2_r),22);
        tracep->fullIData(oldp+1910,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_61_2_r),22);
        tracep->fullIData(oldp+1911,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_60_2_r),22);
        tracep->fullIData(oldp+1912,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_59_2_r),22);
        tracep->fullIData(oldp+1913,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_58_2_r),22);
        tracep->fullIData(oldp+1914,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_57_2_r),22);
        tracep->fullIData(oldp+1915,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_56_2_r),22);
        tracep->fullIData(oldp+1916,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_55_2_r),22);
        tracep->fullIData(oldp+1917,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_54_2_r),22);
        tracep->fullIData(oldp+1918,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_53_2_r),22);
        tracep->fullIData(oldp+1919,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_52_2_r),22);
        tracep->fullIData(oldp+1920,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_51_2_r),22);
        tracep->fullIData(oldp+1921,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_50_2_r),22);
        tracep->fullIData(oldp+1922,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_49_2_r),22);
        tracep->fullIData(oldp+1923,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_48_2_r),22);
        tracep->fullIData(oldp+1924,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_47_2_r),22);
        tracep->fullIData(oldp+1925,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_46_2_r),22);
        tracep->fullIData(oldp+1926,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_45_2_r),22);
        tracep->fullIData(oldp+1927,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_44_2_r),22);
        tracep->fullIData(oldp+1928,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_43_2_r),22);
        tracep->fullIData(oldp+1929,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_42_2_r),22);
        tracep->fullIData(oldp+1930,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_41_2_r),22);
        tracep->fullIData(oldp+1931,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_40_2_r),22);
        tracep->fullIData(oldp+1932,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_39_2_r),22);
        tracep->fullIData(oldp+1933,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_38_2_r),22);
        tracep->fullIData(oldp+1934,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_37_2_r),22);
        tracep->fullIData(oldp+1935,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_36_2_r),22);
        tracep->fullIData(oldp+1936,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_35_2_r),22);
        tracep->fullIData(oldp+1937,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_34_2_r),22);
        tracep->fullIData(oldp+1938,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_33_2_r),22);
        tracep->fullIData(oldp+1939,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_32_2_r),22);
        tracep->fullIData(oldp+1940,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_31_2_r),22);
        tracep->fullIData(oldp+1941,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_30_2_r),22);
        tracep->fullIData(oldp+1942,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_29_2_r),22);
        tracep->fullIData(oldp+1943,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_28_2_r),22);
        tracep->fullIData(oldp+1944,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_27_2_r),22);
        tracep->fullIData(oldp+1945,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_26_2_r),22);
        tracep->fullIData(oldp+1946,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_25_2_r),22);
        tracep->fullIData(oldp+1947,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_24_2_r),22);
        tracep->fullIData(oldp+1948,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_23_2_r),22);
        tracep->fullIData(oldp+1949,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_22_2_r),22);
        tracep->fullIData(oldp+1950,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_21_2_r),22);
        tracep->fullIData(oldp+1951,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_20_2_r),22);
        tracep->fullIData(oldp+1952,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_19_2_r),22);
        tracep->fullIData(oldp+1953,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_18_2_r),22);
        tracep->fullIData(oldp+1954,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_17_2_r),22);
        tracep->fullIData(oldp+1955,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_16_2_r),22);
        tracep->fullIData(oldp+1956,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_15_2_r),22);
        tracep->fullIData(oldp+1957,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_14_2_r),22);
        tracep->fullIData(oldp+1958,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_13_2_r),22);
        tracep->fullIData(oldp+1959,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_12_2_r),22);
        tracep->fullIData(oldp+1960,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_11_2_r),22);
        tracep->fullIData(oldp+1961,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_10_2_r),22);
        tracep->fullIData(oldp+1962,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_9_2_r),22);
        tracep->fullIData(oldp+1963,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_8_2_r),22);
        tracep->fullIData(oldp+1964,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_7_2_r),22);
        tracep->fullIData(oldp+1965,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_6_2_r),22);
        tracep->fullIData(oldp+1966,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_5_2_r),22);
        tracep->fullIData(oldp+1967,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_4_2_r),22);
        tracep->fullIData(oldp+1968,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_3_2_r),22);
        tracep->fullIData(oldp+1969,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_2_2_r),22);
        tracep->fullIData(oldp+1970,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_1_2_r),22);
        tracep->fullIData(oldp+1971,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_0_2_r),22);
        tracep->fullIData(oldp+1972,(((0x3fU == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                       ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_63_2_r
                                       : ((0x3eU == 
                                           (0x3fU & 
                                            ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                              << 4U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x1cU))))
                                           ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_62_2_r
                                           : ((0x3dU 
                                               == (0x3fU 
                                                   & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                       << 4U) 
                                                      | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                         >> 0x1cU))))
                                               ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_61_2_r
                                               : ((0x3cU 
                                                   == 
                                                   (0x3fU 
                                                    & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                        << 4U) 
                                                       | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                          >> 0x1cU))))
                                                   ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_60_2_r
                                                   : 
                                                  ((0x3bU 
                                                    == 
                                                    (0x3fU 
                                                     & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                         << 4U) 
                                                        | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                           >> 0x1cU))))
                                                    ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_59_2_r
                                                    : 
                                                   ((0x3aU 
                                                     == 
                                                     (0x3fU 
                                                      & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                          << 4U) 
                                                         | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                            >> 0x1cU))))
                                                     ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_58_2_r
                                                     : 
                                                    ((0x39U 
                                                      == 
                                                      (0x3fU 
                                                       & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                           << 4U) 
                                                          | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                             >> 0x1cU))))
                                                      ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_57_2_r
                                                      : 
                                                     ((0x38U 
                                                       == 
                                                       (0x3fU 
                                                        & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                            << 4U) 
                                                           | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                              >> 0x1cU))))
                                                       ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_56_2_r
                                                       : 
                                                      ((0x37U 
                                                        == 
                                                        (0x3fU 
                                                         & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                             << 4U) 
                                                            | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                               >> 0x1cU))))
                                                        ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_55_2_r
                                                        : 
                                                       ((0x36U 
                                                         == 
                                                         (0x3fU 
                                                          & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                              << 4U) 
                                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                                >> 0x1cU))))
                                                         ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_54_2_r
                                                         : 
                                                        ((0x35U 
                                                          == 
                                                          (0x3fU 
                                                           & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                               << 4U) 
                                                              | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                                 >> 0x1cU))))
                                                          ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_53_2_r
                                                          : vlSelf->ysyx_041728__DOT__dCache__DOT___tagMuxOut_T_103_2)))))))))))),22);
        tracep->fullBit(oldp+1973,(vlSelf->ysyx_041728__DOT__dCache__DOT__hitArray_2));
        tracep->fullBit(oldp+1974,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_63_3_r));
        tracep->fullBit(oldp+1975,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_62_3_r));
        tracep->fullBit(oldp+1976,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_61_3_r));
        tracep->fullBit(oldp+1977,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_60_3_r));
        tracep->fullBit(oldp+1978,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_59_3_r));
        tracep->fullBit(oldp+1979,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_58_3_r));
        tracep->fullBit(oldp+1980,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_57_3_r));
        tracep->fullBit(oldp+1981,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_56_3_r));
        tracep->fullBit(oldp+1982,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_55_3_r));
        tracep->fullBit(oldp+1983,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_54_3_r));
        tracep->fullBit(oldp+1984,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_53_3_r));
        tracep->fullBit(oldp+1985,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_52_3_r));
        tracep->fullBit(oldp+1986,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_51_3_r));
        tracep->fullBit(oldp+1987,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_50_3_r));
        tracep->fullBit(oldp+1988,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_49_3_r));
        tracep->fullBit(oldp+1989,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_48_3_r));
        tracep->fullBit(oldp+1990,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_47_3_r));
        tracep->fullBit(oldp+1991,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_46_3_r));
        tracep->fullBit(oldp+1992,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_45_3_r));
        tracep->fullBit(oldp+1993,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_44_3_r));
        tracep->fullBit(oldp+1994,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_43_3_r));
        tracep->fullBit(oldp+1995,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_42_3_r));
        tracep->fullBit(oldp+1996,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_41_3_r));
        tracep->fullBit(oldp+1997,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_40_3_r));
        tracep->fullBit(oldp+1998,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_39_3_r));
        tracep->fullBit(oldp+1999,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_38_3_r));
        tracep->fullBit(oldp+2000,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_37_3_r));
        tracep->fullBit(oldp+2001,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_36_3_r));
        tracep->fullBit(oldp+2002,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_35_3_r));
        tracep->fullBit(oldp+2003,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_34_3_r));
        tracep->fullBit(oldp+2004,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_33_3_r));
        tracep->fullBit(oldp+2005,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_32_3_r));
        tracep->fullBit(oldp+2006,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_31_3_r));
        tracep->fullBit(oldp+2007,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_30_3_r));
        tracep->fullBit(oldp+2008,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_29_3_r));
        tracep->fullBit(oldp+2009,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_28_3_r));
        tracep->fullBit(oldp+2010,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_27_3_r));
        tracep->fullBit(oldp+2011,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_26_3_r));
        tracep->fullBit(oldp+2012,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_25_3_r));
        tracep->fullBit(oldp+2013,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_24_3_r));
        tracep->fullBit(oldp+2014,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_23_3_r));
        tracep->fullBit(oldp+2015,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_22_3_r));
        tracep->fullBit(oldp+2016,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_21_3_r));
        tracep->fullBit(oldp+2017,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_20_3_r));
        tracep->fullBit(oldp+2018,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_19_3_r));
        tracep->fullBit(oldp+2019,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_18_3_r));
        tracep->fullBit(oldp+2020,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_17_3_r));
        tracep->fullBit(oldp+2021,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_16_3_r));
        tracep->fullBit(oldp+2022,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_15_3_r));
        tracep->fullBit(oldp+2023,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_14_3_r));
        tracep->fullBit(oldp+2024,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_13_3_r));
        tracep->fullBit(oldp+2025,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_12_3_r));
        tracep->fullBit(oldp+2026,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_11_3_r));
        tracep->fullBit(oldp+2027,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_10_3_r));
        tracep->fullBit(oldp+2028,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_9_3_r));
        tracep->fullBit(oldp+2029,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_8_3_r));
        tracep->fullBit(oldp+2030,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_7_3_r));
        tracep->fullBit(oldp+2031,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_6_3_r));
        tracep->fullBit(oldp+2032,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_5_3_r));
        tracep->fullBit(oldp+2033,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_4_3_r));
        tracep->fullBit(oldp+2034,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_3_3_r));
        tracep->fullBit(oldp+2035,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_2_3_r));
        tracep->fullBit(oldp+2036,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_1_3_r));
        tracep->fullBit(oldp+2037,(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_0_3_r));
        tracep->fullBit(oldp+2038,(((0x3fU == (0x3fU 
                                               & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                   << 4U) 
                                                  | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                     >> 0x1cU))))
                                     ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_63_3_r)
                                     : ((0x3eU == (0x3fU 
                                                   & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                       << 4U) 
                                                      | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                         >> 0x1cU))))
                                         ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_62_3_r)
                                         : ((0x3dU 
                                             == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                             ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_61_3_r)
                                             : ((0x3cU 
                                                 == 
                                                 (0x3fU 
                                                  & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                      << 4U) 
                                                     | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                        >> 0x1cU))))
                                                 ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_60_3_r)
                                                 : 
                                                ((0x3bU 
                                                  == 
                                                  (0x3fU 
                                                   & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                       << 4U) 
                                                      | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                         >> 0x1cU))))
                                                  ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_59_3_r)
                                                  : 
                                                 ((0x3aU 
                                                   == 
                                                   (0x3fU 
                                                    & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                        << 4U) 
                                                       | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                          >> 0x1cU))))
                                                   ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_58_3_r)
                                                   : 
                                                  ((0x39U 
                                                    == 
                                                    (0x3fU 
                                                     & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                         << 4U) 
                                                        | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                           >> 0x1cU))))
                                                    ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_57_3_r)
                                                    : 
                                                   ((0x38U 
                                                     == 
                                                     (0x3fU 
                                                      & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                          << 4U) 
                                                         | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                            >> 0x1cU))))
                                                     ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_56_3_r)
                                                     : 
                                                    ((0x37U 
                                                      == 
                                                      (0x3fU 
                                                       & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                           << 4U) 
                                                          | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                             >> 0x1cU))))
                                                      ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_55_3_r)
                                                      : 
                                                     ((0x36U 
                                                       == 
                                                       (0x3fU 
                                                        & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                            << 4U) 
                                                           | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                              >> 0x1cU))))
                                                       ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_54_3_r)
                                                       : 
                                                      ((0x35U 
                                                        == 
                                                        (0x3fU 
                                                         & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                             << 4U) 
                                                            | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                               >> 0x1cU))))
                                                        ? (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__vArrayWire_53_3_r)
                                                        : (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT___vMuxOut_T_103_3))))))))))))));
        tracep->fullIData(oldp+2039,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_63_3_r),22);
        tracep->fullIData(oldp+2040,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_62_3_r),22);
        tracep->fullIData(oldp+2041,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_61_3_r),22);
        tracep->fullIData(oldp+2042,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_60_3_r),22);
        tracep->fullIData(oldp+2043,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_59_3_r),22);
        tracep->fullIData(oldp+2044,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_58_3_r),22);
        tracep->fullIData(oldp+2045,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_57_3_r),22);
        tracep->fullIData(oldp+2046,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_56_3_r),22);
        tracep->fullIData(oldp+2047,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_55_3_r),22);
        tracep->fullIData(oldp+2048,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_54_3_r),22);
        tracep->fullIData(oldp+2049,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_53_3_r),22);
        tracep->fullIData(oldp+2050,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_52_3_r),22);
        tracep->fullIData(oldp+2051,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_51_3_r),22);
        tracep->fullIData(oldp+2052,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_50_3_r),22);
        tracep->fullIData(oldp+2053,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_49_3_r),22);
        tracep->fullIData(oldp+2054,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_48_3_r),22);
        tracep->fullIData(oldp+2055,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_47_3_r),22);
        tracep->fullIData(oldp+2056,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_46_3_r),22);
        tracep->fullIData(oldp+2057,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_45_3_r),22);
        tracep->fullIData(oldp+2058,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_44_3_r),22);
        tracep->fullIData(oldp+2059,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_43_3_r),22);
        tracep->fullIData(oldp+2060,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_42_3_r),22);
        tracep->fullIData(oldp+2061,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_41_3_r),22);
        tracep->fullIData(oldp+2062,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_40_3_r),22);
        tracep->fullIData(oldp+2063,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_39_3_r),22);
        tracep->fullIData(oldp+2064,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_38_3_r),22);
        tracep->fullIData(oldp+2065,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_37_3_r),22);
        tracep->fullIData(oldp+2066,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_36_3_r),22);
        tracep->fullIData(oldp+2067,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_35_3_r),22);
        tracep->fullIData(oldp+2068,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_34_3_r),22);
        tracep->fullIData(oldp+2069,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_33_3_r),22);
        tracep->fullIData(oldp+2070,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_32_3_r),22);
        tracep->fullIData(oldp+2071,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_31_3_r),22);
        tracep->fullIData(oldp+2072,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_30_3_r),22);
        tracep->fullIData(oldp+2073,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_29_3_r),22);
        tracep->fullIData(oldp+2074,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_28_3_r),22);
        tracep->fullIData(oldp+2075,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_27_3_r),22);
        tracep->fullIData(oldp+2076,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_26_3_r),22);
        tracep->fullIData(oldp+2077,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_25_3_r),22);
        tracep->fullIData(oldp+2078,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_24_3_r),22);
        tracep->fullIData(oldp+2079,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_23_3_r),22);
        tracep->fullIData(oldp+2080,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_22_3_r),22);
        tracep->fullIData(oldp+2081,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_21_3_r),22);
        tracep->fullIData(oldp+2082,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_20_3_r),22);
        tracep->fullIData(oldp+2083,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_19_3_r),22);
        tracep->fullIData(oldp+2084,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_18_3_r),22);
        tracep->fullIData(oldp+2085,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_17_3_r),22);
        tracep->fullIData(oldp+2086,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_16_3_r),22);
        tracep->fullIData(oldp+2087,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_15_3_r),22);
        tracep->fullIData(oldp+2088,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_14_3_r),22);
        tracep->fullIData(oldp+2089,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_13_3_r),22);
        tracep->fullIData(oldp+2090,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_12_3_r),22);
        tracep->fullIData(oldp+2091,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_11_3_r),22);
        tracep->fullIData(oldp+2092,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_10_3_r),22);
        tracep->fullIData(oldp+2093,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_9_3_r),22);
        tracep->fullIData(oldp+2094,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_8_3_r),22);
        tracep->fullIData(oldp+2095,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_7_3_r),22);
        tracep->fullIData(oldp+2096,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_6_3_r),22);
        tracep->fullIData(oldp+2097,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_5_3_r),22);
        tracep->fullIData(oldp+2098,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_4_3_r),22);
        tracep->fullIData(oldp+2099,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_3_3_r),22);
        tracep->fullIData(oldp+2100,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_2_3_r),22);
        tracep->fullIData(oldp+2101,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_1_3_r),22);
        tracep->fullIData(oldp+2102,(vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_0_3_r),22);
        tracep->fullIData(oldp+2103,(((0x3fU == (0x3fU 
                                                 & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                     << 4U) 
                                                    | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                       >> 0x1cU))))
                                       ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_63_3_r
                                       : ((0x3eU == 
                                           (0x3fU & 
                                            ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                              << 4U) 
                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                >> 0x1cU))))
                                           ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_62_3_r
                                           : ((0x3dU 
                                               == (0x3fU 
                                                   & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                       << 4U) 
                                                      | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                         >> 0x1cU))))
                                               ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_61_3_r
                                               : ((0x3cU 
                                                   == 
                                                   (0x3fU 
                                                    & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                        << 4U) 
                                                       | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                          >> 0x1cU))))
                                                   ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_60_3_r
                                                   : 
                                                  ((0x3bU 
                                                    == 
                                                    (0x3fU 
                                                     & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                         << 4U) 
                                                        | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                           >> 0x1cU))))
                                                    ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_59_3_r
                                                    : 
                                                   ((0x3aU 
                                                     == 
                                                     (0x3fU 
                                                      & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                          << 4U) 
                                                         | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                            >> 0x1cU))))
                                                     ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_58_3_r
                                                     : 
                                                    ((0x39U 
                                                      == 
                                                      (0x3fU 
                                                       & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                           << 4U) 
                                                          | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                             >> 0x1cU))))
                                                      ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_57_3_r
                                                      : 
                                                     ((0x38U 
                                                       == 
                                                       (0x3fU 
                                                        & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                            << 4U) 
                                                           | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                              >> 0x1cU))))
                                                       ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_56_3_r
                                                       : 
                                                      ((0x37U 
                                                        == 
                                                        (0x3fU 
                                                         & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                             << 4U) 
                                                            | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                               >> 0x1cU))))
                                                        ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_55_3_r
                                                        : 
                                                       ((0x36U 
                                                         == 
                                                         (0x3fU 
                                                          & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                              << 4U) 
                                                             | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                                >> 0x1cU))))
                                                         ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_54_3_r
                                                         : 
                                                        ((0x35U 
                                                          == 
                                                          (0x3fU 
                                                           & ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                                               << 4U) 
                                                              | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                                 >> 0x1cU))))
                                                          ? vlSelf->ysyx_041728__DOT__dCache__DOT__tagArrayWire_53_3_r
                                                          : vlSelf->ysyx_041728__DOT__dCache__DOT___tagMuxOut_T_103_3)))))))))))),22);
        tracep->fullBit(oldp+2104,(vlSelf->ysyx_041728__DOT__dCache__DOT__hitArray_3));
        tracep->fullBit(oldp+2105,(vlSelf->ysyx_041728__DOT__dCache__DOT__hit));
        tracep->fullBit(oldp+2106,((0U == (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__cacheState))));
        tracep->fullBit(oldp+2107,((2U == (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__cacheState))));
        tracep->fullBit(oldp+2108,((3U == (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__cacheState))));
        tracep->fullWData(oldp+2109,(vlSelf->ysyx_041728__DOT__dCache__DOT__waysel),128);
        tracep->fullCData(oldp+2113,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_1_r),2);
        tracep->fullCData(oldp+2114,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_0_r),2);
        tracep->fullCData(oldp+2115,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_2_r),2);
        tracep->fullCData(oldp+2116,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_3_r),2);
        tracep->fullCData(oldp+2117,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_4_r),2);
        tracep->fullCData(oldp+2118,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_5_r),2);
        tracep->fullCData(oldp+2119,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_6_r),2);
        tracep->fullCData(oldp+2120,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_7_r),2);
        tracep->fullCData(oldp+2121,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_8_r),2);
        tracep->fullCData(oldp+2122,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_9_r),2);
        tracep->fullCData(oldp+2123,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_10_r),2);
        tracep->fullCData(oldp+2124,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_11_r),2);
        tracep->fullCData(oldp+2125,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_12_r),2);
        tracep->fullCData(oldp+2126,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_13_r),2);
        tracep->fullCData(oldp+2127,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_14_r),2);
        tracep->fullCData(oldp+2128,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_15_r),2);
        tracep->fullCData(oldp+2129,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_16_r),2);
        tracep->fullCData(oldp+2130,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_17_r),2);
        tracep->fullCData(oldp+2131,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_18_r),2);
        tracep->fullCData(oldp+2132,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_19_r),2);
        tracep->fullCData(oldp+2133,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_20_r),2);
        tracep->fullCData(oldp+2134,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_21_r),2);
        tracep->fullCData(oldp+2135,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_22_r),2);
        tracep->fullCData(oldp+2136,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_23_r),2);
        tracep->fullCData(oldp+2137,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_24_r),2);
        tracep->fullCData(oldp+2138,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_25_r),2);
        tracep->fullCData(oldp+2139,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_26_r),2);
        tracep->fullCData(oldp+2140,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_27_r),2);
        tracep->fullCData(oldp+2141,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_28_r),2);
        tracep->fullCData(oldp+2142,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_29_r),2);
        tracep->fullCData(oldp+2143,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_30_r),2);
        tracep->fullCData(oldp+2144,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_31_r),2);
        tracep->fullCData(oldp+2145,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_32_r),2);
        tracep->fullCData(oldp+2146,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_33_r),2);
        tracep->fullCData(oldp+2147,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_34_r),2);
        tracep->fullCData(oldp+2148,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_35_r),2);
        tracep->fullCData(oldp+2149,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_36_r),2);
        tracep->fullCData(oldp+2150,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_37_r),2);
        tracep->fullCData(oldp+2151,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_38_r),2);
        tracep->fullCData(oldp+2152,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_39_r),2);
        tracep->fullCData(oldp+2153,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_40_r),2);
        tracep->fullCData(oldp+2154,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_41_r),2);
        tracep->fullCData(oldp+2155,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_42_r),2);
        tracep->fullCData(oldp+2156,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_43_r),2);
        tracep->fullCData(oldp+2157,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_44_r),2);
        tracep->fullCData(oldp+2158,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_45_r),2);
        tracep->fullCData(oldp+2159,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_46_r),2);
        tracep->fullCData(oldp+2160,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_47_r),2);
        tracep->fullCData(oldp+2161,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_48_r),2);
        tracep->fullCData(oldp+2162,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_49_r),2);
        tracep->fullCData(oldp+2163,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_50_r),2);
        tracep->fullCData(oldp+2164,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_51_r),2);
        tracep->fullCData(oldp+2165,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_52_r),2);
        tracep->fullCData(oldp+2166,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_53_r),2);
        tracep->fullCData(oldp+2167,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_54_r),2);
        tracep->fullCData(oldp+2168,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_55_r),2);
        tracep->fullCData(oldp+2169,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_56_r),2);
        tracep->fullCData(oldp+2170,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_57_r),2);
        tracep->fullCData(oldp+2171,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_58_r),2);
        tracep->fullCData(oldp+2172,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_59_r),2);
        tracep->fullCData(oldp+2173,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_60_r),2);
        tracep->fullCData(oldp+2174,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_61_r),2);
        tracep->fullCData(oldp+2175,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_62_r),2);
        tracep->fullCData(oldp+2176,(vlSelf->ysyx_041728__DOT__dCache__DOT__selArrayWire_63_r),2);
        tracep->fullCData(oldp+2177,(vlSelf->ysyx_041728__DOT__dCache__DOT__sramSel),2);
        tracep->fullIData(oldp+2178,((0xfffffffU & 
                                      ((vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[5U] 
                                        << 4U) | (vlSelf->ysyx_041728__DOT__riscvIns__DOT__pipEX2MEMReg[4U] 
                                                  >> 0x1cU)))),28);
        tracep->fullCData(oldp+2179,(((1U & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT___io_dataIO_mask_T_1))
                                       ? 0U : 0xffU)),8);
        tracep->fullCData(oldp+2180,(((2U & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT___io_dataIO_mask_T_1))
                                       ? 0U : 0xffU)),8);
        tracep->fullCData(oldp+2181,(((4U & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT___io_dataIO_mask_T_1))
                                       ? 0U : 0xffU)),8);
        tracep->fullCData(oldp+2182,(((8U & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT___io_dataIO_mask_T_1))
                                       ? 0U : 0xffU)),8);
        tracep->fullCData(oldp+2183,(((0x10U & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT___io_dataIO_mask_T_1))
                                       ? 0U : 0xffU)),8);
        tracep->fullCData(oldp+2184,(((0x20U & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT___io_dataIO_mask_T_1))
                                       ? 0U : 0xffU)),8);
        tracep->fullCData(oldp+2185,(((0x40U & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT___io_dataIO_mask_T_1))
                                       ? 0U : 0xffU)),8);
        tracep->fullCData(oldp+2186,(((0x80U & (IData)(vlSelf->ysyx_041728__DOT__riscvIns__DOT___io_dataIO_mask_T_1))
                                       ? 0U : 0xffU)),8);
        tracep->fullWData(oldp+2187,(vlSelf->ysyx_041728__DOT__dCache__DOT__ramMaskWrite),128);
        tracep->fullQData(oldp+2191,(vlSelf->ysyx_041728__DOT__clintIns__DOT__mtime_r),64);
        tracep->fullQData(oldp+2193,(vlSelf->ysyx_041728__DOT__clintIns__DOT__mtimecmp_r),64);
        tracep->fullCData(oldp+2195,(vlSelf->ysyx_041728__DOT__axiDIO__DOT__rd_state),2);
        tracep->fullCData(oldp+2196,(((1U == (IData)(vlSelf->ysyx_041728__DOT__dCache__DOT__cacheState))
                                       ? 1U : 0U)),2);
        tracep->fullBit(oldp+2197,((2U == (IData)(vlSelf->ysyx_041728__DOT__axiDIO__DOT__rd_state))));
        tracep->fullCData(oldp+2198,(vlSelf->ysyx_041728__DOT__axiDIO__DOT__w_state),2);
        tracep->fullBit(oldp+2199,((2U == (IData)(vlSelf->ysyx_041728__DOT__axiDIO__DOT__w_state))));
        tracep->fullWData(oldp+2200,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_0_r),128);
        tracep->fullWData(oldp+2204,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_1_r),128);
        tracep->fullWData(oldp+2208,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_2_r),128);
        tracep->fullWData(oldp+2212,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_3_r),128);
        tracep->fullWData(oldp+2216,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_4_r),128);
        tracep->fullWData(oldp+2220,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_5_r),128);
        tracep->fullWData(oldp+2224,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_6_r),128);
        tracep->fullWData(oldp+2228,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_7_r),128);
        tracep->fullWData(oldp+2232,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_8_r),128);
        tracep->fullWData(oldp+2236,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_9_r),128);
        tracep->fullWData(oldp+2240,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_10_r),128);
        tracep->fullWData(oldp+2244,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_11_r),128);
        tracep->fullWData(oldp+2248,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_12_r),128);
        tracep->fullWData(oldp+2252,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_13_r),128);
        tracep->fullWData(oldp+2256,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_14_r),128);
        tracep->fullWData(oldp+2260,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_15_r),128);
        tracep->fullWData(oldp+2264,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_16_r),128);
        tracep->fullWData(oldp+2268,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_17_r),128);
        tracep->fullWData(oldp+2272,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_18_r),128);
        tracep->fullWData(oldp+2276,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_19_r),128);
        tracep->fullWData(oldp+2280,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_20_r),128);
        tracep->fullWData(oldp+2284,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_21_r),128);
        tracep->fullWData(oldp+2288,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_22_r),128);
        tracep->fullWData(oldp+2292,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_23_r),128);
        tracep->fullWData(oldp+2296,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_24_r),128);
        tracep->fullWData(oldp+2300,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_25_r),128);
        tracep->fullWData(oldp+2304,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_26_r),128);
        tracep->fullWData(oldp+2308,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_27_r),128);
        tracep->fullWData(oldp+2312,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_28_r),128);
        tracep->fullWData(oldp+2316,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_29_r),128);
        tracep->fullWData(oldp+2320,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_30_r),128);
        tracep->fullWData(oldp+2324,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_31_r),128);
        tracep->fullWData(oldp+2328,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_32_r),128);
        tracep->fullWData(oldp+2332,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_33_r),128);
        tracep->fullWData(oldp+2336,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_34_r),128);
        tracep->fullWData(oldp+2340,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_35_r),128);
        tracep->fullWData(oldp+2344,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_36_r),128);
        tracep->fullWData(oldp+2348,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_37_r),128);
        tracep->fullWData(oldp+2352,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_38_r),128);
        tracep->fullWData(oldp+2356,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_39_r),128);
        tracep->fullWData(oldp+2360,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_40_r),128);
        tracep->fullWData(oldp+2364,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_41_r),128);
        tracep->fullWData(oldp+2368,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_42_r),128);
        tracep->fullWData(oldp+2372,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_43_r),128);
        tracep->fullWData(oldp+2376,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_44_r),128);
        tracep->fullWData(oldp+2380,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_45_r),128);
        tracep->fullWData(oldp+2384,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_46_r),128);
        tracep->fullWData(oldp+2388,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_47_r),128);
        tracep->fullWData(oldp+2392,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_48_r),128);
        tracep->fullWData(oldp+2396,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_49_r),128);
        tracep->fullWData(oldp+2400,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_50_r),128);
        tracep->fullWData(oldp+2404,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_51_r),128);
        tracep->fullWData(oldp+2408,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_52_r),128);
        tracep->fullWData(oldp+2412,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_53_r),128);
        tracep->fullWData(oldp+2416,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_54_r),128);
        tracep->fullWData(oldp+2420,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_55_r),128);
        tracep->fullWData(oldp+2424,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_56_r),128);
        tracep->fullWData(oldp+2428,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_57_r),128);
        tracep->fullWData(oldp+2432,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_58_r),128);
        tracep->fullWData(oldp+2436,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_59_r),128);
        tracep->fullWData(oldp+2440,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_60_r),128);
        tracep->fullWData(oldp+2444,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_61_r),128);
        tracep->fullWData(oldp+2448,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_62_r),128);
        tracep->fullWData(oldp+2452,(vlSymsp->TOP__ysyx_041728__DOT__imem.__PVT__ramWire_63_r),128);
        tracep->fullWData(oldp+2456,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_0_r),128);
        tracep->fullWData(oldp+2460,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_1_r),128);
        tracep->fullWData(oldp+2464,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_2_r),128);
        tracep->fullWData(oldp+2468,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_3_r),128);
        tracep->fullWData(oldp+2472,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_4_r),128);
        tracep->fullWData(oldp+2476,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_5_r),128);
        tracep->fullWData(oldp+2480,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_6_r),128);
        tracep->fullWData(oldp+2484,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_7_r),128);
        tracep->fullWData(oldp+2488,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_8_r),128);
        tracep->fullWData(oldp+2492,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_9_r),128);
        tracep->fullWData(oldp+2496,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_10_r),128);
        tracep->fullWData(oldp+2500,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_11_r),128);
        tracep->fullWData(oldp+2504,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_12_r),128);
        tracep->fullWData(oldp+2508,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_13_r),128);
        tracep->fullWData(oldp+2512,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_14_r),128);
        tracep->fullWData(oldp+2516,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_15_r),128);
        tracep->fullWData(oldp+2520,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_16_r),128);
        tracep->fullWData(oldp+2524,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_17_r),128);
        tracep->fullWData(oldp+2528,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_18_r),128);
        tracep->fullWData(oldp+2532,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_19_r),128);
        tracep->fullWData(oldp+2536,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_20_r),128);
        tracep->fullWData(oldp+2540,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_21_r),128);
        tracep->fullWData(oldp+2544,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_22_r),128);
        tracep->fullWData(oldp+2548,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_23_r),128);
        tracep->fullWData(oldp+2552,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_24_r),128);
        tracep->fullWData(oldp+2556,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_25_r),128);
        tracep->fullWData(oldp+2560,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_26_r),128);
        tracep->fullWData(oldp+2564,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_27_r),128);
        tracep->fullWData(oldp+2568,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_28_r),128);
        tracep->fullWData(oldp+2572,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_29_r),128);
        tracep->fullWData(oldp+2576,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_30_r),128);
        tracep->fullWData(oldp+2580,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_31_r),128);
        tracep->fullWData(oldp+2584,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_32_r),128);
        tracep->fullWData(oldp+2588,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_33_r),128);
        tracep->fullWData(oldp+2592,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_34_r),128);
        tracep->fullWData(oldp+2596,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_35_r),128);
        tracep->fullWData(oldp+2600,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_36_r),128);
        tracep->fullWData(oldp+2604,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_37_r),128);
        tracep->fullWData(oldp+2608,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_38_r),128);
        tracep->fullWData(oldp+2612,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_39_r),128);
        tracep->fullWData(oldp+2616,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_40_r),128);
        tracep->fullWData(oldp+2620,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_41_r),128);
        tracep->fullWData(oldp+2624,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_42_r),128);
        tracep->fullWData(oldp+2628,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_43_r),128);
        tracep->fullWData(oldp+2632,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_44_r),128);
        tracep->fullWData(oldp+2636,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_45_r),128);
        tracep->fullWData(oldp+2640,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_46_r),128);
        tracep->fullWData(oldp+2644,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_47_r),128);
        tracep->fullWData(oldp+2648,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_48_r),128);
        tracep->fullWData(oldp+2652,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_49_r),128);
        tracep->fullWData(oldp+2656,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_50_r),128);
        tracep->fullWData(oldp+2660,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_51_r),128);
        tracep->fullWData(oldp+2664,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_52_r),128);
        tracep->fullWData(oldp+2668,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_53_r),128);
        tracep->fullWData(oldp+2672,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_54_r),128);
        tracep->fullWData(oldp+2676,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_55_r),128);
        tracep->fullWData(oldp+2680,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_56_r),128);
        tracep->fullWData(oldp+2684,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_57_r),128);
        tracep->fullWData(oldp+2688,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_58_r),128);
        tracep->fullWData(oldp+2692,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_59_r),128);
        tracep->fullWData(oldp+2696,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_60_r),128);
        tracep->fullWData(oldp+2700,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_61_r),128);
        tracep->fullWData(oldp+2704,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_62_r),128);
        tracep->fullWData(oldp+2708,(vlSymsp->TOP__ysyx_041728__DOT__dmem.__PVT__ramWire_63_r),128);
        tracep->fullWData(oldp+2712,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_0_r),128);
        tracep->fullWData(oldp+2716,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_1_r),128);
        tracep->fullWData(oldp+2720,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_2_r),128);
        tracep->fullWData(oldp+2724,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_3_r),128);
        tracep->fullWData(oldp+2728,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_4_r),128);
        tracep->fullWData(oldp+2732,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_5_r),128);
        tracep->fullWData(oldp+2736,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_6_r),128);
        tracep->fullWData(oldp+2740,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_7_r),128);
        tracep->fullWData(oldp+2744,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_8_r),128);
        tracep->fullWData(oldp+2748,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_9_r),128);
        tracep->fullWData(oldp+2752,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_10_r),128);
        tracep->fullWData(oldp+2756,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_11_r),128);
        tracep->fullWData(oldp+2760,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_12_r),128);
        tracep->fullWData(oldp+2764,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_13_r),128);
        tracep->fullWData(oldp+2768,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_14_r),128);
        tracep->fullWData(oldp+2772,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_15_r),128);
        tracep->fullWData(oldp+2776,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_16_r),128);
        tracep->fullWData(oldp+2780,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_17_r),128);
        tracep->fullWData(oldp+2784,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_18_r),128);
        tracep->fullWData(oldp+2788,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_19_r),128);
        tracep->fullWData(oldp+2792,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_20_r),128);
        tracep->fullWData(oldp+2796,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_21_r),128);
        tracep->fullWData(oldp+2800,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_22_r),128);
        tracep->fullWData(oldp+2804,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_23_r),128);
        tracep->fullWData(oldp+2808,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_24_r),128);
        tracep->fullWData(oldp+2812,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_25_r),128);
        tracep->fullWData(oldp+2816,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_26_r),128);
        tracep->fullWData(oldp+2820,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_27_r),128);
        tracep->fullWData(oldp+2824,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_28_r),128);
        tracep->fullWData(oldp+2828,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_29_r),128);
        tracep->fullWData(oldp+2832,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_30_r),128);
        tracep->fullWData(oldp+2836,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_31_r),128);
        tracep->fullWData(oldp+2840,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_32_r),128);
        tracep->fullWData(oldp+2844,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_33_r),128);
        tracep->fullWData(oldp+2848,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_34_r),128);
        tracep->fullWData(oldp+2852,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_35_r),128);
        tracep->fullWData(oldp+2856,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_36_r),128);
        tracep->fullWData(oldp+2860,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_37_r),128);
        tracep->fullWData(oldp+2864,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_38_r),128);
        tracep->fullWData(oldp+2868,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_39_r),128);
        tracep->fullWData(oldp+2872,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_40_r),128);
        tracep->fullWData(oldp+2876,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_41_r),128);
        tracep->fullWData(oldp+2880,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_42_r),128);
        tracep->fullWData(oldp+2884,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_43_r),128);
        tracep->fullWData(oldp+2888,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_44_r),128);
        tracep->fullWData(oldp+2892,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_45_r),128);
        tracep->fullWData(oldp+2896,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_46_r),128);
        tracep->fullWData(oldp+2900,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_47_r),128);
        tracep->fullWData(oldp+2904,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_48_r),128);
        tracep->fullWData(oldp+2908,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_49_r),128);
        tracep->fullWData(oldp+2912,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_50_r),128);
        tracep->fullWData(oldp+2916,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_51_r),128);
        tracep->fullWData(oldp+2920,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_52_r),128);
        tracep->fullWData(oldp+2924,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_53_r),128);
        tracep->fullWData(oldp+2928,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_54_r),128);
        tracep->fullWData(oldp+2932,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_55_r),128);
        tracep->fullWData(oldp+2936,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_56_r),128);
        tracep->fullWData(oldp+2940,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_57_r),128);
        tracep->fullWData(oldp+2944,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_58_r),128);
        tracep->fullWData(oldp+2948,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_59_r),128);
        tracep->fullWData(oldp+2952,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_60_r),128);
        tracep->fullWData(oldp+2956,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_61_r),128);
        tracep->fullWData(oldp+2960,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_62_r),128);
        tracep->fullWData(oldp+2964,(vlSymsp->TOP__ysyx_041728__DOT__imem_1.__PVT__ramWire_63_r),128);
        tracep->fullWData(oldp+2968,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_0_r),128);
        tracep->fullWData(oldp+2972,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_1_r),128);
        tracep->fullWData(oldp+2976,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_2_r),128);
        tracep->fullWData(oldp+2980,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_3_r),128);
        tracep->fullWData(oldp+2984,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_4_r),128);
        tracep->fullWData(oldp+2988,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_5_r),128);
        tracep->fullWData(oldp+2992,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_6_r),128);
        tracep->fullWData(oldp+2996,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_7_r),128);
        tracep->fullWData(oldp+3000,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_8_r),128);
        tracep->fullWData(oldp+3004,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_9_r),128);
        tracep->fullWData(oldp+3008,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_10_r),128);
        tracep->fullWData(oldp+3012,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_11_r),128);
        tracep->fullWData(oldp+3016,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_12_r),128);
        tracep->fullWData(oldp+3020,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_13_r),128);
        tracep->fullWData(oldp+3024,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_14_r),128);
        tracep->fullWData(oldp+3028,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_15_r),128);
        tracep->fullWData(oldp+3032,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_16_r),128);
        tracep->fullWData(oldp+3036,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_17_r),128);
        tracep->fullWData(oldp+3040,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_18_r),128);
        tracep->fullWData(oldp+3044,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_19_r),128);
        tracep->fullWData(oldp+3048,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_20_r),128);
        tracep->fullWData(oldp+3052,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_21_r),128);
        tracep->fullWData(oldp+3056,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_22_r),128);
        tracep->fullWData(oldp+3060,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_23_r),128);
        tracep->fullWData(oldp+3064,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_24_r),128);
        tracep->fullWData(oldp+3068,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_25_r),128);
        tracep->fullWData(oldp+3072,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_26_r),128);
        tracep->fullWData(oldp+3076,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_27_r),128);
        tracep->fullWData(oldp+3080,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_28_r),128);
        tracep->fullWData(oldp+3084,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_29_r),128);
        tracep->fullWData(oldp+3088,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_30_r),128);
        tracep->fullWData(oldp+3092,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_31_r),128);
        tracep->fullWData(oldp+3096,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_32_r),128);
        tracep->fullWData(oldp+3100,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_33_r),128);
        tracep->fullWData(oldp+3104,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_34_r),128);
        tracep->fullWData(oldp+3108,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_35_r),128);
        tracep->fullWData(oldp+3112,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_36_r),128);
        tracep->fullWData(oldp+3116,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_37_r),128);
        tracep->fullWData(oldp+3120,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_38_r),128);
        tracep->fullWData(oldp+3124,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_39_r),128);
        tracep->fullWData(oldp+3128,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_40_r),128);
        tracep->fullWData(oldp+3132,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_41_r),128);
        tracep->fullWData(oldp+3136,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_42_r),128);
        tracep->fullWData(oldp+3140,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_43_r),128);
        tracep->fullWData(oldp+3144,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_44_r),128);
        tracep->fullWData(oldp+3148,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_45_r),128);
        tracep->fullWData(oldp+3152,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_46_r),128);
        tracep->fullWData(oldp+3156,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_47_r),128);
        tracep->fullWData(oldp+3160,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_48_r),128);
        tracep->fullWData(oldp+3164,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_49_r),128);
        tracep->fullWData(oldp+3168,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_50_r),128);
        tracep->fullWData(oldp+3172,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_51_r),128);
        tracep->fullWData(oldp+3176,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_52_r),128);
        tracep->fullWData(oldp+3180,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_53_r),128);
        tracep->fullWData(oldp+3184,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_54_r),128);
        tracep->fullWData(oldp+3188,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_55_r),128);
        tracep->fullWData(oldp+3192,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_56_r),128);
        tracep->fullWData(oldp+3196,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_57_r),128);
        tracep->fullWData(oldp+3200,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_58_r),128);
        tracep->fullWData(oldp+3204,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_59_r),128);
        tracep->fullWData(oldp+3208,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_60_r),128);
        tracep->fullWData(oldp+3212,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_61_r),128);
        tracep->fullWData(oldp+3216,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_62_r),128);
        tracep->fullWData(oldp+3220,(vlSymsp->TOP__ysyx_041728__DOT__dmem_1.__PVT__ramWire_63_r),128);
        tracep->fullWData(oldp+3224,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_0_r),128);
        tracep->fullWData(oldp+3228,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_1_r),128);
        tracep->fullWData(oldp+3232,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_2_r),128);
        tracep->fullWData(oldp+3236,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_3_r),128);
        tracep->fullWData(oldp+3240,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_4_r),128);
        tracep->fullWData(oldp+3244,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_5_r),128);
        tracep->fullWData(oldp+3248,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_6_r),128);
        tracep->fullWData(oldp+3252,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_7_r),128);
        tracep->fullWData(oldp+3256,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_8_r),128);
        tracep->fullWData(oldp+3260,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_9_r),128);
        tracep->fullWData(oldp+3264,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_10_r),128);
        tracep->fullWData(oldp+3268,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_11_r),128);
        tracep->fullWData(oldp+3272,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_12_r),128);
        tracep->fullWData(oldp+3276,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_13_r),128);
        tracep->fullWData(oldp+3280,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_14_r),128);
        tracep->fullWData(oldp+3284,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_15_r),128);
        tracep->fullWData(oldp+3288,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_16_r),128);
        tracep->fullWData(oldp+3292,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_17_r),128);
        tracep->fullWData(oldp+3296,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_18_r),128);
        tracep->fullWData(oldp+3300,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_19_r),128);
        tracep->fullWData(oldp+3304,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_20_r),128);
        tracep->fullWData(oldp+3308,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_21_r),128);
        tracep->fullWData(oldp+3312,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_22_r),128);
        tracep->fullWData(oldp+3316,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_23_r),128);
        tracep->fullWData(oldp+3320,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_24_r),128);
        tracep->fullWData(oldp+3324,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_25_r),128);
        tracep->fullWData(oldp+3328,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_26_r),128);
        tracep->fullWData(oldp+3332,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_27_r),128);
        tracep->fullWData(oldp+3336,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_28_r),128);
        tracep->fullWData(oldp+3340,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_29_r),128);
        tracep->fullWData(oldp+3344,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_30_r),128);
        tracep->fullWData(oldp+3348,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_31_r),128);
        tracep->fullWData(oldp+3352,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_32_r),128);
        tracep->fullWData(oldp+3356,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_33_r),128);
        tracep->fullWData(oldp+3360,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_34_r),128);
        tracep->fullWData(oldp+3364,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_35_r),128);
        tracep->fullWData(oldp+3368,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_36_r),128);
        tracep->fullWData(oldp+3372,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_37_r),128);
        tracep->fullWData(oldp+3376,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_38_r),128);
        tracep->fullWData(oldp+3380,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_39_r),128);
        tracep->fullWData(oldp+3384,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_40_r),128);
        tracep->fullWData(oldp+3388,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_41_r),128);
        tracep->fullWData(oldp+3392,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_42_r),128);
        tracep->fullWData(oldp+3396,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_43_r),128);
        tracep->fullWData(oldp+3400,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_44_r),128);
        tracep->fullWData(oldp+3404,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_45_r),128);
        tracep->fullWData(oldp+3408,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_46_r),128);
        tracep->fullWData(oldp+3412,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_47_r),128);
        tracep->fullWData(oldp+3416,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_48_r),128);
        tracep->fullWData(oldp+3420,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_49_r),128);
        tracep->fullWData(oldp+3424,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_50_r),128);
        tracep->fullWData(oldp+3428,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_51_r),128);
        tracep->fullWData(oldp+3432,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_52_r),128);
        tracep->fullWData(oldp+3436,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_53_r),128);
        tracep->fullWData(oldp+3440,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_54_r),128);
        tracep->fullWData(oldp+3444,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_55_r),128);
        tracep->fullWData(oldp+3448,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_56_r),128);
        tracep->fullWData(oldp+3452,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_57_r),128);
        tracep->fullWData(oldp+3456,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_58_r),128);
        tracep->fullWData(oldp+3460,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_59_r),128);
        tracep->fullWData(oldp+3464,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_60_r),128);
        tracep->fullWData(oldp+3468,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_61_r),128);
        tracep->fullWData(oldp+3472,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_62_r),128);
        tracep->fullWData(oldp+3476,(vlSymsp->TOP__ysyx_041728__DOT__imem_2.__PVT__ramWire_63_r),128);
        tracep->fullWData(oldp+3480,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_0_r),128);
        tracep->fullWData(oldp+3484,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_1_r),128);
        tracep->fullWData(oldp+3488,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_2_r),128);
        tracep->fullWData(oldp+3492,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_3_r),128);
        tracep->fullWData(oldp+3496,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_4_r),128);
        tracep->fullWData(oldp+3500,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_5_r),128);
        tracep->fullWData(oldp+3504,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_6_r),128);
        tracep->fullWData(oldp+3508,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_7_r),128);
        tracep->fullWData(oldp+3512,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_8_r),128);
        tracep->fullWData(oldp+3516,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_9_r),128);
        tracep->fullWData(oldp+3520,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_10_r),128);
        tracep->fullWData(oldp+3524,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_11_r),128);
        tracep->fullWData(oldp+3528,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_12_r),128);
        tracep->fullWData(oldp+3532,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_13_r),128);
        tracep->fullWData(oldp+3536,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_14_r),128);
        tracep->fullWData(oldp+3540,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_15_r),128);
        tracep->fullWData(oldp+3544,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_16_r),128);
        tracep->fullWData(oldp+3548,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_17_r),128);
        tracep->fullWData(oldp+3552,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_18_r),128);
        tracep->fullWData(oldp+3556,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_19_r),128);
        tracep->fullWData(oldp+3560,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_20_r),128);
        tracep->fullWData(oldp+3564,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_21_r),128);
        tracep->fullWData(oldp+3568,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_22_r),128);
        tracep->fullWData(oldp+3572,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_23_r),128);
        tracep->fullWData(oldp+3576,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_24_r),128);
        tracep->fullWData(oldp+3580,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_25_r),128);
        tracep->fullWData(oldp+3584,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_26_r),128);
        tracep->fullWData(oldp+3588,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_27_r),128);
        tracep->fullWData(oldp+3592,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_28_r),128);
        tracep->fullWData(oldp+3596,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_29_r),128);
        tracep->fullWData(oldp+3600,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_30_r),128);
        tracep->fullWData(oldp+3604,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_31_r),128);
        tracep->fullWData(oldp+3608,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_32_r),128);
        tracep->fullWData(oldp+3612,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_33_r),128);
        tracep->fullWData(oldp+3616,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_34_r),128);
        tracep->fullWData(oldp+3620,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_35_r),128);
        tracep->fullWData(oldp+3624,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_36_r),128);
        tracep->fullWData(oldp+3628,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_37_r),128);
        tracep->fullWData(oldp+3632,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_38_r),128);
        tracep->fullWData(oldp+3636,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_39_r),128);
        tracep->fullWData(oldp+3640,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_40_r),128);
        tracep->fullWData(oldp+3644,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_41_r),128);
        tracep->fullWData(oldp+3648,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_42_r),128);
        tracep->fullWData(oldp+3652,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_43_r),128);
        tracep->fullWData(oldp+3656,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_44_r),128);
        tracep->fullWData(oldp+3660,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_45_r),128);
        tracep->fullWData(oldp+3664,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_46_r),128);
        tracep->fullWData(oldp+3668,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_47_r),128);
        tracep->fullWData(oldp+3672,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_48_r),128);
        tracep->fullWData(oldp+3676,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_49_r),128);
        tracep->fullWData(oldp+3680,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_50_r),128);
        tracep->fullWData(oldp+3684,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_51_r),128);
        tracep->fullWData(oldp+3688,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_52_r),128);
        tracep->fullWData(oldp+3692,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_53_r),128);
        tracep->fullWData(oldp+3696,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_54_r),128);
        tracep->fullWData(oldp+3700,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_55_r),128);
        tracep->fullWData(oldp+3704,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_56_r),128);
        tracep->fullWData(oldp+3708,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_57_r),128);
        tracep->fullWData(oldp+3712,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_58_r),128);
        tracep->fullWData(oldp+3716,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_59_r),128);
        tracep->fullWData(oldp+3720,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_60_r),128);
        tracep->fullWData(oldp+3724,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_61_r),128);
        tracep->fullWData(oldp+3728,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_62_r),128);
        tracep->fullWData(oldp+3732,(vlSymsp->TOP__ysyx_041728__DOT__dmem_2.__PVT__ramWire_63_r),128);
        tracep->fullWData(oldp+3736,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_0_r),128);
        tracep->fullWData(oldp+3740,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_1_r),128);
        tracep->fullWData(oldp+3744,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_2_r),128);
        tracep->fullWData(oldp+3748,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_3_r),128);
        tracep->fullWData(oldp+3752,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_4_r),128);
        tracep->fullWData(oldp+3756,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_5_r),128);
        tracep->fullWData(oldp+3760,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_6_r),128);
        tracep->fullWData(oldp+3764,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_7_r),128);
        tracep->fullWData(oldp+3768,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_8_r),128);
        tracep->fullWData(oldp+3772,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_9_r),128);
        tracep->fullWData(oldp+3776,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_10_r),128);
        tracep->fullWData(oldp+3780,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_11_r),128);
        tracep->fullWData(oldp+3784,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_12_r),128);
        tracep->fullWData(oldp+3788,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_13_r),128);
        tracep->fullWData(oldp+3792,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_14_r),128);
        tracep->fullWData(oldp+3796,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_15_r),128);
        tracep->fullWData(oldp+3800,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_16_r),128);
        tracep->fullWData(oldp+3804,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_17_r),128);
        tracep->fullWData(oldp+3808,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_18_r),128);
        tracep->fullWData(oldp+3812,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_19_r),128);
        tracep->fullWData(oldp+3816,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_20_r),128);
        tracep->fullWData(oldp+3820,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_21_r),128);
        tracep->fullWData(oldp+3824,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_22_r),128);
        tracep->fullWData(oldp+3828,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_23_r),128);
        tracep->fullWData(oldp+3832,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_24_r),128);
        tracep->fullWData(oldp+3836,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_25_r),128);
        tracep->fullWData(oldp+3840,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_26_r),128);
        tracep->fullWData(oldp+3844,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_27_r),128);
        tracep->fullWData(oldp+3848,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_28_r),128);
        tracep->fullWData(oldp+3852,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_29_r),128);
        tracep->fullWData(oldp+3856,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_30_r),128);
        tracep->fullWData(oldp+3860,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_31_r),128);
        tracep->fullWData(oldp+3864,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_32_r),128);
        tracep->fullWData(oldp+3868,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_33_r),128);
        tracep->fullWData(oldp+3872,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_34_r),128);
        tracep->fullWData(oldp+3876,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_35_r),128);
        tracep->fullWData(oldp+3880,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_36_r),128);
        tracep->fullWData(oldp+3884,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_37_r),128);
        tracep->fullWData(oldp+3888,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_38_r),128);
        tracep->fullWData(oldp+3892,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_39_r),128);
        tracep->fullWData(oldp+3896,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_40_r),128);
        tracep->fullWData(oldp+3900,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_41_r),128);
        tracep->fullWData(oldp+3904,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_42_r),128);
        tracep->fullWData(oldp+3908,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_43_r),128);
        tracep->fullWData(oldp+3912,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_44_r),128);
        tracep->fullWData(oldp+3916,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_45_r),128);
        tracep->fullWData(oldp+3920,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_46_r),128);
        tracep->fullWData(oldp+3924,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_47_r),128);
        tracep->fullWData(oldp+3928,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_48_r),128);
        tracep->fullWData(oldp+3932,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_49_r),128);
        tracep->fullWData(oldp+3936,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_50_r),128);
        tracep->fullWData(oldp+3940,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_51_r),128);
        tracep->fullWData(oldp+3944,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_52_r),128);
        tracep->fullWData(oldp+3948,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_53_r),128);
        tracep->fullWData(oldp+3952,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_54_r),128);
        tracep->fullWData(oldp+3956,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_55_r),128);
        tracep->fullWData(oldp+3960,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_56_r),128);
        tracep->fullWData(oldp+3964,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_57_r),128);
        tracep->fullWData(oldp+3968,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_58_r),128);
        tracep->fullWData(oldp+3972,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_59_r),128);
        tracep->fullWData(oldp+3976,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_60_r),128);
        tracep->fullWData(oldp+3980,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_61_r),128);
        tracep->fullWData(oldp+3984,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_62_r),128);
        tracep->fullWData(oldp+3988,(vlSymsp->TOP__ysyx_041728__DOT__imem_3.__PVT__ramWire_63_r),128);
        tracep->fullWData(oldp+3992,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_0_r),128);
        tracep->fullWData(oldp+3996,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_1_r),128);
        tracep->fullWData(oldp+4000,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_2_r),128);
        tracep->fullWData(oldp+4004,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_3_r),128);
        tracep->fullWData(oldp+4008,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_4_r),128);
        tracep->fullWData(oldp+4012,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_5_r),128);
        tracep->fullWData(oldp+4016,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_6_r),128);
        tracep->fullWData(oldp+4020,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_7_r),128);
        tracep->fullWData(oldp+4024,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_8_r),128);
        tracep->fullWData(oldp+4028,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_9_r),128);
        tracep->fullWData(oldp+4032,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_10_r),128);
        tracep->fullWData(oldp+4036,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_11_r),128);
        tracep->fullWData(oldp+4040,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_12_r),128);
        tracep->fullWData(oldp+4044,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_13_r),128);
        tracep->fullWData(oldp+4048,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_14_r),128);
        tracep->fullWData(oldp+4052,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_15_r),128);
        tracep->fullWData(oldp+4056,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_16_r),128);
        tracep->fullWData(oldp+4060,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_17_r),128);
        tracep->fullWData(oldp+4064,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_18_r),128);
        tracep->fullWData(oldp+4068,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_19_r),128);
        tracep->fullWData(oldp+4072,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_20_r),128);
        tracep->fullWData(oldp+4076,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_21_r),128);
        tracep->fullWData(oldp+4080,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_22_r),128);
        tracep->fullWData(oldp+4084,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_23_r),128);
        tracep->fullWData(oldp+4088,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_24_r),128);
        tracep->fullWData(oldp+4092,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_25_r),128);
        tracep->fullWData(oldp+4096,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_26_r),128);
        tracep->fullWData(oldp+4100,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_27_r),128);
        tracep->fullWData(oldp+4104,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_28_r),128);
        tracep->fullWData(oldp+4108,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_29_r),128);
        tracep->fullWData(oldp+4112,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_30_r),128);
        tracep->fullWData(oldp+4116,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_31_r),128);
        tracep->fullWData(oldp+4120,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_32_r),128);
        tracep->fullWData(oldp+4124,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_33_r),128);
        tracep->fullWData(oldp+4128,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_34_r),128);
        tracep->fullWData(oldp+4132,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_35_r),128);
        tracep->fullWData(oldp+4136,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_36_r),128);
        tracep->fullWData(oldp+4140,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_37_r),128);
        tracep->fullWData(oldp+4144,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_38_r),128);
        tracep->fullWData(oldp+4148,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_39_r),128);
        tracep->fullWData(oldp+4152,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_40_r),128);
        tracep->fullWData(oldp+4156,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_41_r),128);
        tracep->fullWData(oldp+4160,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_42_r),128);
        tracep->fullWData(oldp+4164,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_43_r),128);
        tracep->fullWData(oldp+4168,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_44_r),128);
        tracep->fullWData(oldp+4172,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_45_r),128);
        tracep->fullWData(oldp+4176,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_46_r),128);
        tracep->fullWData(oldp+4180,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_47_r),128);
        tracep->fullWData(oldp+4184,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_48_r),128);
        tracep->fullWData(oldp+4188,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_49_r),128);
        tracep->fullWData(oldp+4192,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_50_r),128);
        tracep->fullWData(oldp+4196,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_51_r),128);
        tracep->fullWData(oldp+4200,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_52_r),128);
        tracep->fullWData(oldp+4204,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_53_r),128);
        tracep->fullWData(oldp+4208,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_54_r),128);
        tracep->fullWData(oldp+4212,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_55_r),128);
        tracep->fullWData(oldp+4216,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_56_r),128);
        tracep->fullWData(oldp+4220,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_57_r),128);
        tracep->fullWData(oldp+4224,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_58_r),128);
        tracep->fullWData(oldp+4228,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_59_r),128);
        tracep->fullWData(oldp+4232,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_60_r),128);
        tracep->fullWData(oldp+4236,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_61_r),128);
        tracep->fullWData(oldp+4240,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_62_r),128);
        tracep->fullWData(oldp+4244,(vlSymsp->TOP__ysyx_041728__DOT__dmem_3.__PVT__ramWire_63_r),128);
        tracep->fullBit(oldp+4248,(vlSelf->clock));
        tracep->fullBit(oldp+4249,(vlSelf->reset));
        tracep->fullBit(oldp+4250,(vlSelf->io_dmaster_awready));
        tracep->fullBit(oldp+4251,(vlSelf->io_dmaster_awvalid));
        tracep->fullCData(oldp+4252,(vlSelf->io_dmaster_awid),4);
        tracep->fullIData(oldp+4253,(vlSelf->io_dmaster_awaddr),32);
        tracep->fullCData(oldp+4254,(vlSelf->io_dmaster_awlen),8);
        tracep->fullCData(oldp+4255,(vlSelf->io_dmaster_awsize),3);
        tracep->fullCData(oldp+4256,(vlSelf->io_dmaster_awburst),2);
        tracep->fullBit(oldp+4257,(vlSelf->io_dmaster_wready));
        tracep->fullBit(oldp+4258,(vlSelf->io_dmaster_wvalid));
        tracep->fullQData(oldp+4259,(vlSelf->io_dmaster_wdata),64);
        tracep->fullCData(oldp+4261,(vlSelf->io_dmaster_wstrb),8);
        tracep->fullBit(oldp+4262,(vlSelf->io_dmaster_wlast));
        tracep->fullBit(oldp+4263,(vlSelf->io_dmaster_bready));
        tracep->fullBit(oldp+4264,(vlSelf->io_dmaster_bvalid));
        tracep->fullCData(oldp+4265,(vlSelf->io_dmaster_bid),4);
        tracep->fullCData(oldp+4266,(vlSelf->io_dmaster_bresp),2);
        tracep->fullBit(oldp+4267,(vlSelf->io_dmaster_arready));
        tracep->fullBit(oldp+4268,(vlSelf->io_dmaster_arvalid));
        tracep->fullCData(oldp+4269,(vlSelf->io_dmaster_arid),4);
        tracep->fullIData(oldp+4270,(vlSelf->io_dmaster_araddr),32);
        tracep->fullCData(oldp+4271,(vlSelf->io_dmaster_arlen),8);
        tracep->fullCData(oldp+4272,(vlSelf->io_dmaster_arsize),3);
        tracep->fullCData(oldp+4273,(vlSelf->io_dmaster_arburst),2);
        tracep->fullBit(oldp+4274,(vlSelf->io_dmaster_rready));
        tracep->fullBit(oldp+4275,(vlSelf->io_dmaster_rvalid));
        tracep->fullCData(oldp+4276,(vlSelf->io_dmaster_rid),4);
        tracep->fullCData(oldp+4277,(vlSelf->io_dmaster_rresp),2);
        tracep->fullQData(oldp+4278,(vlSelf->io_dmaster_rdata),64);
        tracep->fullBit(oldp+4280,(vlSelf->io_dmaster_rlast));
        tracep->fullBit(oldp+4281,(vlSelf->io_mmio_valid));
        tracep->fullBit(oldp+4282,(vlSelf->io_mmio_ready));
        tracep->fullQData(oldp+4283,(vlSelf->io_mmio_data_read),64);
        tracep->fullQData(oldp+4285,(vlSelf->io_mmio_data_write),64);
        tracep->fullBit(oldp+4287,(vlSelf->io_mmio_wen));
        tracep->fullIData(oldp+4288,(vlSelf->io_mmio_addr),32);
        tracep->fullCData(oldp+4289,(vlSelf->io_mmio_rsize),2);
        tracep->fullCData(oldp+4290,(vlSelf->io_mmio_mask),8);
        tracep->fullBit(oldp+4291,(((IData)(vlSelf->ysyx_041728__DOT__dmaIns__DOT__DMABuzy) 
                                    & (IData)(vlSelf->io_dmaster_rvalid))));
        tracep->fullBit(oldp+4292,(((2U == (IData)(vlSelf->ysyx_041728__DOT__dmaIns__DOT__rState)) 
                                    & (IData)(vlSelf->io_dmaster_rvalid))));
        VL_EXTEND_WQ(128,64, __Vtemp1132, vlSelf->io_dmaster_rdata);
        if (vlSelf->io_dmaster_rlast) {
            __Vtemp1133[0U] = 0U;
            __Vtemp1133[1U] = 0U;
            __Vtemp1133[2U] = (IData)(vlSelf->io_dmaster_rdata);
            __Vtemp1133[3U] = (IData)((vlSelf->io_dmaster_rdata 
                                       >> 0x20U));
        } else {
            __Vtemp1133[0U] = __Vtemp1132[0U];
            __Vtemp1133[1U] = __Vtemp1132[1U];
            __Vtemp1133[2U] = __Vtemp1132[2U];
            __Vtemp1133[3U] = __Vtemp1132[3U];
        }
        tracep->fullWData(oldp+4293,(__Vtemp1133),128);
        if (vlSelf->io_dmaster_rlast) {
            __Vtemp1136[0U] = 0xffffffffU;
            __Vtemp1136[1U] = 0xffffffffU;
            __Vtemp1136[2U] = 0U;
            __Vtemp1136[3U] = 0U;
        } else {
            __Vtemp1136[0U] = 0U;
            __Vtemp1136[1U] = 0U;
            __Vtemp1136[2U] = 0xffffffffU;
            __Vtemp1136[3U] = 0xffffffffU;
        }
        tracep->fullWData(oldp+4297,(__Vtemp1136),128);
        tracep->fullBit(oldp+4301,(((IData)(vlSelf->io_dmaster_bvalid) 
                                    & (3U == (IData)(vlSelf->ysyx_041728__DOT__axiIIO__DOT__w_state)))));
        tracep->fullCData(oldp+4302,(((IData)(vlSelf->io_dmaster_rlast)
                                       ? 0U : 1U)),2);
        __Vtemp1140[0U] = (~ ((IData)(vlSelf->io_dmaster_rlast)
                               ? 0xffffffffU : 0U));
        __Vtemp1140[1U] = (~ ((IData)(vlSelf->io_dmaster_rlast)
                               ? 0xffffffffU : 0U));
        __Vtemp1140[2U] = (~ ((IData)(vlSelf->io_dmaster_rlast)
                               ? 0U : 0xffffffffU));
        __Vtemp1140[3U] = (~ ((IData)(vlSelf->io_dmaster_rlast)
                               ? 0U : 0xffffffffU));
        tracep->fullWData(oldp+4303,(__Vtemp1140),128);
        tracep->fullCData(oldp+4307,(2U),3);
        tracep->fullQData(oldp+4308,(0ULL),64);
        tracep->fullCData(oldp+4310,(0U),8);
        tracep->fullBit(oldp+4311,(0U));
        tracep->fullCData(oldp+4312,(2U),2);
        tracep->fullCData(oldp+4313,(0U),2);
    }
}
