module cnter_sim();
reg clk, rst;
wire [3:0] count;
initial
    begin
        #0  rst = 0;
        #0  clk=0;
        #20  rst = 1;
        #1000 $finish;
    end 
always #10 clk=~clk;     
D u1(clk,rst,count);        
endmodule