<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2960941-A1" country="EP" doc-number="2960941" kind="A1" date="20151230" family-id="50981016" file-reference-id="318329" date-produced="20180824" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="160451390" ucid="EP-2960941-A1"><document-id><country>EP</country><doc-number>2960941</doc-number><kind>A1</kind><date>20151230</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-14174099-A" is-representative="YES"><document-id mxw-id="PAPP193865748" load-source="docdb" format="epo"><country>EP</country><doc-number>14174099</doc-number><kind>A</kind><date>20140626</date><lang>EN</lang></document-id><document-id mxw-id="PAPP193865749" load-source="patent-office" format="original"><country>EP</country><doc-number>14174099.3</doc-number><date>20140626</date><lang>EN</lang></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC162035050" ucid="EP-14174099-A" load-source="docdb"><document-id format="epo"><country>EP</country><doc-number>14174099</doc-number><kind>A</kind><date>20140626</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL-1988523782" load-source="docdb">H01L  29/74        20060101AFI20141202BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1988526592" load-source="docdb">H01L  29/744       20060101ALI20141202BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-1959453593" load-source="docdb" scheme="CPC">H01L  29/744       20130101 LI20160312BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1984019258" load-source="docdb" scheme="CPC">H01L  27/0664      20130101 LI20160114BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1984021333" load-source="docdb" scheme="CPC">H01L  29/7416      20130101 FI20160115BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT165545636" lang="DE" load-source="patent-office">Rückwärtsleitendes Hochleistungshalbleiterbauelement</invention-title><invention-title mxw-id="PT165545637" lang="EN" load-source="patent-office">Reverse-conducting power semiconductor device</invention-title><invention-title mxw-id="PT165545638" lang="FR" load-source="patent-office">Dispositif semi-conducteur électrique de puissance à conduction inversée</invention-title><citations><patent-citations><patcit mxw-id="PCIT335961971" load-source="docdb" ucid="EP-0200863-A1"><document-id format="epo"><country>EP</country><doc-number>0200863</doc-number><kind>A1</kind><date>19861217</date></document-id><sources><source name="SEA" category="A" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT353702196" load-source="docdb" ucid="WO-2012041958-A2"><document-id format="epo"><country>WO</country><doc-number>2012041958</doc-number><kind>A2</kind><date>20120405</date></document-id><sources><source name="APP" created-by-npl="N"/><source name="SEA" category="DA" created-by-npl="N"/></sources></patcit></patent-citations><non-patent-citations><nplcit><text>YAMAGUCHI Y ET AL: "A 6kV/5kA reverse conducting GCT", CONFERENCE RECORD OF THE 2001 IEEE INDUSTRY APPLICATIONS CONFERENCE. 36TH IAS ANNUAL MEETING . CHICAGO, IL, SEPT. 30 - OCT. 4, 2001; [CONFERENCE RECORD OF THE IEEE INDUSTRY APPLICATIONS CONFERENCE. IAS ANNUAL MEETING], NEW YORK, NY : IEEE, US, vol. 3, 30 September 2001 (2001-09-30), pages 1497 - 1503, XP010561892, ISBN: 978-0-7803-7114-9, DOI: 10.1109/IAS.2001.955733</text><sources><source mxw-id="PNPL61363519" load-source="docdb" name="SEA" category="A"/></sources></nplcit></non-patent-citations></citations></technical-data><parties><applicants><applicant mxw-id="PPAR1103334803" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>ABB TECHNOLOGY AG</last-name><address><country>CH</country></address></addressbook></applicant><applicant mxw-id="PPAR1103335329" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>ABB TECHNOLOGY AG</last-name></addressbook></applicant><applicant mxw-id="PPAR1101649225" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>ABB Technology AG</last-name><iid>100070100</iid><address><street>Affolternstrasse 44</street><city>8050 Zürich</city><country>CH</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR1103315480" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>RAHIMO MUNAF</last-name><address><country>CH</country></address></addressbook></inventor><inventor mxw-id="PPAR1103335856" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>RAHIMO, MUNAF</last-name></addressbook></inventor><inventor mxw-id="PPAR1101648843" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>RAHIMO, MUNAF</last-name><address><street>Bachweg 10</street><city>5619 Uezwil</city><country>CH</country></address></addressbook></inventor><inventor mxw-id="PPAR1103319016" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>ARNOLD MARTIN</last-name><address><country>CH</country></address></addressbook></inventor><inventor mxw-id="PPAR1103322772" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>ARNOLD, MARTIN</last-name></addressbook></inventor><inventor mxw-id="PPAR1101642420" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>ARNOLD, MARTIN</last-name><address><street>Zürcherstrasse 4</street><city>5400 Baden</city><country>CH</country></address></addressbook></inventor><inventor mxw-id="PPAR1103310535" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>VOBECKY JAN</last-name><address><country>CH</country></address></addressbook></inventor><inventor mxw-id="PPAR1103306327" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>VOBECKY, JAN</last-name></addressbook></inventor><inventor mxw-id="PPAR1101645114" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>VOBECKY, JAN</last-name><address><street>Rathausgasse 35</street><city>5600 Lenzburg</city><country>CH</country></address></addressbook></inventor><inventor mxw-id="PPAR1103309915" load-source="docdb" sequence="4" format="epo"><addressbook><last-name>VEMULAPATI UMAMAHESWARA</last-name><address><country>CH</country></address></addressbook></inventor><inventor mxw-id="PPAR1103310325" load-source="docdb" sequence="4" format="intermediate"><addressbook><last-name>Vemulapati, Umamaheswara</last-name></addressbook></inventor><inventor mxw-id="PPAR1101648994" load-source="patent-office" sequence="4" format="original"><addressbook><last-name>Vemulapati, Umamaheswara</last-name><address><street>Alberich Zwyssigstrasse 49</street><city>5430 Wettingen</city><country>CH</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR1101645830" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>ABB Patent Attorneys</last-name><iid>101112490</iid><address><street>C/o ABB Schweiz AG Intellectual Property (CH-LC/IP) Brown Boveri Strasse 6</street><city>5400 Baden</city><country>CH</country></address></addressbook></agent></agents></parties><international-convention-data><designated-states><ep-contracting-states><country mxw-id="DS660783079" load-source="docdb">AL</country><country mxw-id="DS660686676" load-source="docdb">AT</country><country mxw-id="DS660783081" load-source="docdb">BE</country><country mxw-id="DS660608862" load-source="docdb">BG</country><country mxw-id="DS660609617" load-source="docdb">CH</country><country mxw-id="DS660684235" load-source="docdb">CY</country><country mxw-id="DS660686677" load-source="docdb">CZ</country><country mxw-id="DS660605924" load-source="docdb">DE</country><country mxw-id="DS660783082" load-source="docdb">DK</country><country mxw-id="DS660684236" load-source="docdb">EE</country><country mxw-id="DS660684104" load-source="docdb">ES</country><country mxw-id="DS660608867" load-source="docdb">FI</country><country mxw-id="DS660608868" load-source="docdb">FR</country><country mxw-id="DS660605925" load-source="docdb">GB</country><country mxw-id="DS660783083" load-source="docdb">GR</country><country mxw-id="DS660783084" load-source="docdb">HR</country><country mxw-id="DS660684237" load-source="docdb">HU</country><country mxw-id="DS660609618" load-source="docdb">IE</country><country mxw-id="DS660783085" load-source="docdb">IS</country><country mxw-id="DS660608869" load-source="docdb">IT</country><country mxw-id="DS660684238" load-source="docdb">LI</country><country mxw-id="DS660605926" load-source="docdb">LT</country><country mxw-id="DS660686678" load-source="docdb">LU</country><country mxw-id="DS660605931" load-source="docdb">LV</country><country mxw-id="DS660605932" load-source="docdb">MC</country><country mxw-id="DS660687768" load-source="docdb">MK</country><country mxw-id="DS660687769" load-source="docdb">MT</country><country mxw-id="DS660608870" load-source="docdb">NL</country><country mxw-id="DS660684105" load-source="docdb">NO</country><country mxw-id="DS660608875" load-source="docdb">PL</country><country mxw-id="DS660684106" load-source="docdb">PT</country><country mxw-id="DS660608876" load-source="docdb">RO</country><country mxw-id="DS660684115" load-source="docdb">RS</country><country mxw-id="DS660608877" load-source="docdb">SE</country><country mxw-id="DS660687770" load-source="docdb">SI</country><country mxw-id="DS660609623" load-source="docdb">SK</country><country mxw-id="DS660609624" load-source="docdb">SM</country><country mxw-id="DS660605934" load-source="docdb">TR</country></ep-contracting-states><ep-extended-states><ep-extended-state-data><country>BA</country></ep-extended-state-data><ep-extended-state-data><country>ME</country></ep-extended-state-data></ep-extended-states></designated-states></international-convention-data></bibliographic-data><abstract mxw-id="PA166479760" lang="EN" load-source="patent-office"><p id="pa01" num="0001">A reverse-conducting power semiconductor device (1) with a wafer (10) having a first main side (11) and a second main side (15), which is arranged parallel to the first main side (11), is provided. The device comprises a plurality of diode cells (96) and a plurality of GCT cells (91), wherein each GCT cell comprises layers in the following order between the first and second main side (11, 15):<br/>
- a thyristor cathode electrode (2),<br/>
- a thyristor cathode layer (4) of the first conductivity type,<br/>
- a thyristor base layer (6) of the second conductivity type,<br/>
- a drift layer (3) of the first conductivity type,<br/>
- a thyristor buffer layer (8) of the first conductivity type,<br/>
- a thyristor anode layer (5) of the second conductivity type, and<br/>
- a thyristor anode electrode (25).</p><p id="pa02" num="0002">Each GCT cell (91) further comprises a gate electrode (7), which is arranged lateral to the thyristor cathode layer (4) and separated from it by the thyristor base layer (6). Each diode cell (96) comprises a diode anode electrode (28) on the first main side (11), which is in contact to a diode anode layer (55) of the second conductivity type, which diode anode layer (55) is separated from the thyristor base layer (6) by the drift layer (3), a diode drift layer 3", a diode cathode layer (45) of the first conductivity type on the second main side (15), which is arranged alternating to the thyristor anode layer (5), and a diode cathode electrode. The device comprises at least one mixed part (99), in which the diode anode layers (55) of the diode cells (96) alternate with the first cathode layers (4) of the GCT cells (91).</p><p id="pa03" num="0003">In each diode cell (96) a diode buffer layer (32) of the first conductivity type is arranged between the diode anode layer (55) and the drift layer (3) such that the diode buffer layer (32) covers lateral sides of the diode anode layer (55) from the first main side (11) at least to a depth of 90 % of the thickness of the diode anode layer (55).
<img id="iaf01" file="imgaf001.tif" wi="81" he="47" img-content="drawing" img-format="tif"/></p></abstract><abstract mxw-id="PA166759572" lang="EN" source="EPO" load-source="docdb"><p>A reverse-conducting power semiconductor device (1) with a wafer (10) having a first main side (11) and a second main side (15), which is arranged parallel to the first main side (11), is provided. The device comprises a plurality of diode cells (96) and a plurality of GCT cells (91), wherein each GCT cell comprises layers in the following order between the first and second main side (11, 15): 
- a thyristor cathode electrode (2), 
- a thyristor cathode layer (4) of the first conductivity type, 
- a thyristor base layer (6) of the second conductivity type, 
- a drift layer (3) of the first conductivity type, 
- a thyristor buffer layer (8) of the first conductivity type, 
- a thyristor anode layer (5) of the second conductivity type, and 
- a thyristor anode electrode (25).  Each GCT cell (91) further comprises a gate electrode (7), which is arranged lateral to the thyristor cathode layer (4) and separated from it by the thyristor base layer (6). Each diode cell (96) comprises a diode anode electrode (28) on the first main side (11), which is in contact to a diode anode layer (55) of the second conductivity type, which diode anode layer (55) is separated from the thyristor base layer (6) by the drift layer (3), a diode drift layer 3", a diode cathode layer (45) of the first conductivity type on the second main side (15), which is arranged alternating to the thyristor anode layer (5), and a diode cathode electrode. The device comprises at least one mixed part (99), in which the diode anode layers (55) of the diode cells (96) alternate with the first cathode layers (4) of the GCT cells (91).  In each diode cell (96) a diode buffer layer (32) of the first conductivity type is arranged between the diode anode layer (55) and the drift layer (3) such that the diode buffer layer (32) covers lateral sides of the diode anode layer (55) from the first main side (11) at least to a depth of 90 % of the thickness of the diode anode layer (55).</p></abstract><description mxw-id="PDES98404461" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><heading id="h0001"><b><i>Field of invention</i></b></heading><p id="p0001" num="0001">The invention relates to the field of power semiconductor devices. It relates to a reverse conducting power semiconductor device according to claim 1.</p><heading id="h0002"><b><i>Background of the invention</i></b></heading><p id="p0002" num="0002">A reverse conducting reverse-conducting GCT (RC-GCT) combines one or more gate commutated thyristors (GCTs) and one or more diodes within a single power semiconductor device. A bi-mode gate commutated thyristor (BGCT) is a RC-GCT, which comprises in a single semiconductor wafer a plurality of gate commutated thyristor (GCT) regions electrically connected in parallel to one another, and a plurality of diode cells distributed between the GCT cells. The diode cells are also electrically connected in parallel to one another and to the GCT cells, albeit with opposing forward direction.</p><p id="p0003" num="0003">The diode cells provided in the semiconductor wafer allow for operating the BGCT in a diode mode; thus providing for reverse conductivity of the BGCT, which is required for a plurality of applications in power electronics.</p><p id="p0004" num="0004">A prior art BGCT is described in <patcit id="pcit0001" dnum="WO2012041958A2"><text>WO 2012/041958 A2</text></patcit>, which is hereby included by reference in its entirety. <figref idrefs="f0001">FIG 1</figref> shows in a sectional view of the prior art BGCT from <patcit id="pcit0002" dnum="WO2012041958A2"><text>WO 2012/041958 A2</text></patcit>.</p><p id="p0005" num="0005">The prior art BGCT 1' comprises a semiconductor wafer having a first main side 11 and a second main side 15, said second main side 15 being arranged parallel to the first main side 11; and an (n-)- doped drift layer 3 located between -<!-- EPO <DP n="2"> --> and extending in a direction parallel to the first main side 11 and the second main side 15. The prior art BGCT 1' further comprises a plurality of GCT cells 91, each GCT cell 91 comprising layers in the wafer in the following order between the first main side 11 and the second main side 15: an n-doped thyristor cathode layer 4, a p-doped thyristor base layer 6, a thyristor drift layer 3' (which is part of the drift layer 3), an n-doped thyristor buffer layer 8 and a (p+)-doped thyristor anode layer 5. The GCT cell 91 further comprises a thyristor cathode electrode 2 arranged on the first main side 11 on each thyristor cathode layer 4, a thyristor anode electrode 25 arranged on the second main side 15 on each thyristor anode layer 5 and a plurality of gate electrodes 7 arranged on each thyristor base layer 6 lateral to, but separated from the thyristor cathode electrode 2 and the thyristor cathode layer 4. It contacts the p-doped thyristor base layer 6.</p><p id="p0006" num="0006">The BGCT 1' further comprises a plurality of diode cells 96 which comprise layers in the following order in the semiconductor wafer between the first and second main side 11, 15: a p-doped diode anode layer 55, a diode drift layer 3" (which is part of the drift layer 3), and an n-doped diode cathode layer 45, which is arranged alternating to the thyristor anode layer 5 adjacent to the second main side 15. Finally, the BGCT 1' comprises a diode anode electrode 28 arranged on the first main side 11 on each diode anode layer 55. The plurality of diode cells 96 form the diode part of the reverse conducting semiconductor device 100.</p><p id="p0007" num="0007">The diode cells 96 are separated from the GCT cells 91 by uniform separation regions 350, which are formed by parts of the drift layer 3 located between the diode cells 96 and GCT cells 91 and where the drift layer 3 extends to the first main side 11.</p><p id="p0008" num="0008">For a prior art BGCT, in the GCT mode operation the dedicated diode regions are utilized during conduction due to the plasma (charge) spreading into those regions. In the diode mode operation the dedicated GCT regions are also utilized. The tilted arrows in <figref idrefs="f0001">FIG 1</figref> show the expected plasma spread in GCT mode operation, which can be inverted for the diode mode.</p><p id="p0009" num="0009">The dimensioning of the GCT cells 91 and separation area between the diode and GCT cells 91, 96 is an important factor for area utilization. The separation regions 350 must be designed to enable the required blocking capability for the gate drive (gate-cathode blocking capability i.e., -20 V during GCT turn-off and blocking) while keeping the dimensions (separation region distance) to a minimum<!-- EPO <DP n="3"> --> for total area utilization (in order to enable plasma spreading from GCT regions 91 to dedicated diode regions 96 in GCT mode of operation and vice versa).</p><p id="p0010" num="0010">In high voltage devices like BGCTs 1' usually the N--base (N-drift layer) is very low doped and if the separation region distance is small, there is a possibility for the punch through effect and eventually this region cannot block the required gate drive voltage. Even if the small separation distance is enough to block the required gate drive voltage (during turn-off and blocking), there will be a high gate-cathode leakage current since PNP (P-thyristor base layer 6, N-drift layer 3, P-diode anode layer 55) gain is too high due to low doped N-drift layer 3 and small distance of the N-drift layer 3 between the thyristor base layer 6 and the diode anode layer 55, i.e. the width of the separation region 350.</p><heading id="h0003"><b><i>Description of the invention</i></b></heading><p id="p0011" num="0011">It is an object of the invention to provide a reverse conducting power semiconductor device with improved reduced lateral PNP gain at the separation region.</p><p id="p0012" num="0012">The problem is solved by the reverse conducting power semiconductor device with the characteristics of claim 1. The inventive reverse conducting power semiconductor device comprises a wafer (also called semiconductor chip) having a first main side and a second main side, which is arranged parallel to the first main side. The device comprises a plurality of diode cells and a plurality of GCT cells ((integrated) gate commutated thyristor cells), wherein each GCT cell comprises layers in the following order between the first and second main side:
<ul><li>a thyristor cathode electrode,</li><li>a thyristor cathode layer of a first conductivity type,</li><li>a thyristor base layer of a second conductivity type different from the first conductivity type,</li><li>a thyristor drift layer of the first conductivity type,</li><li>a thyristor buffer layer of the first conductivity type,</li><li>a thyristor anode layer of the second conductivity type, and</li><li>a thyristor anode electrode.</li></ul></p><p id="p0013" num="0013">Each GCT cell further comprises a gate electrode, which is arranged lateral to the thyristor cathode layer and separated from it by the thyristor base layer. Such GCT cells are well-known to the experts. They are similar to GTO cells in their<!-- EPO <DP n="4"> --> construction, from which they are a further development, but differ from them in the gate control and switching on and off. With respect to the positioning of a GCT cell it shall be understood as the positioning of the thyristor cathode layer (and gate electrode and thyristor base layer), i.e. the positioning of the first main sided layers of the IGCT cell.</p><p id="p0014" num="0014">Each diode cell comprises a diode anode electrode on the first main side, which is in contact to a second anode layer of the second conductivity type, which diode anode layer is separated from the thyristor base layer by the drift layer, a diode drift layer, a diode cathode layer of the first conductivity type on the second main side, which is arranged alternating to the thyristor anode layer, and a diode cathode electrode, which is formed as a common electrode with the thyristor anode electrode. The thyristor drift layer and the diode drift layer form a drift layer, which is a continuous layer over a whole plane of the wafer in a plane parallel to the first main side.</p><p id="p0015" num="0015">In this patent application with respect to the positioning of a diode cell it shall be understood as the positioning of the diode anode layer, i.e. the positioning of the first main sided layers of the diode cell. In each diode cell a diode buffer layer of the first conductivity type is arranged between the diode anode layer and the drift layer such that the diode buffer layer covers lateral sides of the diode anode layer from the first main side at least to a depth of 90 % of the thickness of the diode anode layer.</p><p id="p0016" num="0016">The device comprises at least one mixed part, in which diode cells (i.e. the diode anode layers of the diode cells) alternate with GCT cells (i.e. the thyristor cathode layers (and gate electrode and thyristor base layer) of the GCT cells).</p><p id="p0017" num="0017">Due to the introduction of the diode buffer layer the lateral PNP gain of the parasitic BJT at the separation region and hence the gate-cathode leakage current is reduced considerably as shown in <figref idrefs="f0004">FIG 7</figref>. For a voltage of -20 V the leakage current can be reduced by factor of 3 from a prior art BGCT to the inventive RC-GCT.</p><p id="p0018" num="0018">For the <figref idrefs="f0004 f0005">figures 7 to 9</figref>, the graphs have been obtained from RC-GCTs having a diode anode layer 55 with a maximum doping concentration of 1 *10<sup>17</sup> cm<sup>-3</sup>, and a thickness of the diode anode layer from the surface of the wafer to the pn junction of 20 µm.<!-- EPO <DP n="5"> --></p><p id="p0019" num="0019">The diode buffer layer in this example has a maximum doping concentration of 1 *10<sup>15</sup> cm<sup>-3</sup>, and a thickness of the diode buffer layer from the diode anode junction to n- drift layer of 17 µm. The sheet carrier concentration of the diode buffer is 7*10<sup>11</sup> cm<sup>-2</sup>. <figref idrefs="f0005">FIG 10</figref> shows the doping profile in the diode cell for the diode anode layer 55, diode buffer layer 32 and the diode drift layer 3" for the inventive RE-GCT used in this example.</p><p id="p0020" num="0020">In an exemplary embodiment, the lateral PNP gain may be further reduced by a weakening of the diode anode efficiency. This may be achieved by proving a diode anode layer of lower thickness and/or lower depth than the thyristor base layer.</p><p id="p0021" num="0021">The N- diode buffer layer around the diode anode layer of the BGCT not only reduces the lateral PNP gain (between diode p-anode layer, n-drift layer and GCT p- thyristor base layer), but also reduces vertical PNP gain (p-GCT anode layer, n-drift layer, diode p-anode layer) thereby improving the on-state performance of the BGCT in GCT mode by enhancing the plasma in the diode part (left sided part of <figref idrefs="f0004">FIG 8</figref>), because the diode n-buffer layer acts as an enhancement layer in the diode part of the device as shown in <figref idrefs="f0004">FIG 8</figref> without significant impact on the main blocking capability of the BGCT.</p><p id="p0022" num="0022">Due to the introduction of the diode n-buffer layer the separation region width can be kept at a minimum. This allows a better utilization of wafer area (which may be exemplarily be of silicon) due to plasma spread from GCT regions to dedicated diode regions in GCT mode and vice versa.</p><p id="p0023" num="0023"><figref idrefs="f0005">FIG 9</figref> shows the on-state characteristics of the inventive RC-GCT and of the prior art RC-GCT. It shows the anode current against anode voltage. The inventive RC-GCT is superior in view of the on-state performance compared to that of the prior art RC-GCT due to the improved plasma distribution, which is shown in <figref idrefs="f0004">FIG 8</figref>.</p><p id="p0024" num="0024">Further advantages according to the present invention will be apparent from the dependent claims.</p><heading id="h0004"><b><i>Brief description of the drawings</i></b></heading><p id="p0025" num="0025">The subject matter of the invention will be explained in more detail in the following text with reference to the attached drawings, in which:
<dl id="dl0001" compact="compact"><dt>FIG. 1</dt><dd>shows a cut through an BGCT according to the prior art;<!-- EPO <DP n="6"> --></dd><dt>FIG. 2</dt><dd>shows a cut through an inventive RC-GCT;</dd><dt>FIG. 3 and 4</dt><dd>show cuts through other inventive RC-GCTs;</dd><dt>FIG. 5</dt><dd>shows a top view on an inventive RC-GCT; and</dd><dt>FIG. 6</dt><dd>shows a top view on another inventive RC-GCT.</dd><dt>FIG 7</dt><dd>shows gate blocking characteristics of an inventive RC-GCT compared to a prior art BGCT; and</dd><dt>FIG 8</dt><dd>shows on-state characteristics of an inventive RC-GCT compared to a prior art BGCT in a plane parallel to the first main side on an axis going through a diode cell and a thyristor cell; and</dd><dt>FIG 9</dt><dd>shows on-state characteristics of an inventive RC-GCT compared to a prior art BGCT for the anode current versus anode voltage; and</dd><dt>FIG 10</dt><dd>shows the doping profile in a diode cell for the diode anode layer, diode buffer layer to the diode drift layer.</dd></dl></p><p id="p0026" num="0026">The reference symbols used in the figures and their meaning are summarized in the list of reference symbols. Generally, alike or alike-functioning parts are given the same reference symbols. The described embodiments are meant as examples and shall not confine the invention.</p><heading id="h0005"><b><i>Detailed description of preferred embodiments</i></b></heading><p id="p0027" num="0027"><figref idrefs="f0001">FIG. 2</figref> shows an inventive semiconductor device in form of a reverse conducting power semiconductor device 1 with a wafer 10 having a first main side 11 and a second main side 15, which is arranged parallel to the first main side 11. The device comprises a plurality of diode cells 96 and a plurality of GCT cells 91, wherein each GCT cell 91 comprises layers in the following order between the first and second main side 11, 15:
<ul><li>a thyristor cathode electrode 2, exemplarily in form of an cathode metallization layer,</li><li>an n+ doped thyristor cathode layer 4, exemplarily in form of a cathode metallization layer,</li><li>a p doped thyristor base layer 6,</li><li>an (n-) doped thyristor drift layer 3',</li><li>an n doped thyristor buffer layer 8,</li><li>a p+ doped thyristor anode layer 5, and</li><li>a thyristor anode electrode 25, exemplarily in form of an anode metallization layer.</li></ul><!-- EPO <DP n="7"> --></p><p id="p0028" num="0028">Each GCT cell 91 further comprises a gate electrode 7, which is arranged lateral to the thyristor cathode layer 4 and separated from it by the thyristor base layer 6. In an exemplary embodiment the thyristor buffer layer 8 has a maximum doping concentration of at most 10<sup>16</sup> cm<sup>-3</sup>. "Lateral" for layers shall mean that such layers are arranged lateral to each other in view of a plane parallel to the first main side 11. Exemplarily, the thyristor buffer layer 8 is a continuous buffer layer over the whole area of the wafer in a plane parallel to the first main side 11. The thyristor buffer layer 8 corresponds to the area, in which a higher doping concentration than in the low doped drift layer 3, but of the same conductivity type, is present.</p><p id="p0029" num="0029">A plurality of such GCT cells 91 form the GCT part of the reverse conducting semiconductor device 100.</p><p id="p0030" num="0030">The first main sided layers of a GCT cell (i.e. thyristor cathode layer 4, thyristor base layer 6 together with gate electrode 7) may be aligned to the second main sided layers of said GCT cell (i.e. thyristor anode layer 5). In case of non-alignment that thyristor anode layer 5, which is arranged closest to the first main sided layers shall belong to the same cell. Therefore, in case of non-alignment the device may be designed in such a way that more than one second sided layer may be allocated to a cell or in which one second sided layer is allocated to two cells.</p><p id="p0031" num="0031">Each diode cell 96 comprises a diode anode electrode 28, exemplarily in form of an anode metallization layer, a p doped diode anode layer 55 on the first main side 11, which is separated from the thyristor base layer 6 by the diode drift layer 3, the drift layer 3, an (n+) doped diode cathode layer 45 on the second main side 15, which is arranged alternating to the thyristor anode layer 5, and a diode cathode electrode. The diode anode layer 55 contacts the diode anode electrode 28. The thyristor anode electrode 25 of the GCT cells functions as a diode cathode electrode for the diode cells 96. The thyristor anode electrode 25 of the GCT cells extends on the second main side 15 over the whole plane of the wafer in that area, in which GCT and diode cells 91, 96 are arranged. The thyristor anode electrode 25 forms a diode cathode electrode on such parts, at which electrode 25 contacts the diode cathode layer 45.</p><p id="p0032" num="0032">In each diode cell 96 an n doped diode buffer layer 32 is arranged between the diode anode layer 55 and the drift layer 3 such that the diode buffer layer 32 covers lateral sides of the diode anode layer 55 from the first main side 11 at least<!-- EPO <DP n="8"> --> to a depth of 90 % of the thickness of the diode anode layer 55. The diode buffer layer has a higher doping concentration than the drift layer. The term lateral sides of the diode anode layer 55 shall be understood as such part of the diode anode layer 55, which extends from the first main side 11 (surface of the wafer 10) to 90 % of the thickness (maximum extension of the diode anode layer in a direction perpendicular to the first main side 11). The diode buffer layer 32 may also surround the deeper, centrally arranged part of the diode anode layer 55 such that the diode buffer layer 32 separates the diode anode layer 55 from the drift layer 3. However, in another embodiment, the diode buffer layer 32 may restricted to the lateral sides, i.e. in the central part of the diode anode layer 55 there may be a contact of the diode anode layer 55 to the drift layer 3. Of course, the diode buffer layer 32 may also cover the lateral sides of the diode anode layer 55 to more than 90 % diode anode layer 55 thickness, but still leaving a contact area to the drift layer 3 open in the central part of the diode anode layer 55. The thickness of the diode anode layer shall be understood as the maximum extension of the diode anode layer 55 in a direction perpendicular to the first main side 11.</p><p id="p0033" num="0033">The diode anode layer 55 may have a thickness of 3...30 µm, exemplarily 10 ... 20 µm or 10 ... 15 µm. The thyristor base layer 6 exemplarily has a thickness, which is larger than the thickness of the diode anode layer 55, exemplarily 3 to 10 times larger. In an exemplary embodiment, the thickness of the diode anode layer is between 20 ... 120 µm.</p><p id="p0034" num="0034">The diode anode layer 55 exemplarily has a maximum carrier concentration in a range of 1*10<sup>16</sup> ... 1*10<sup>18</sup> cm<sup>-3</sup>, exemplarily of 5*10<sup>16</sup> ... 5*10<sup>17</sup> cm<sup>-3</sup>, whereas the thyristor base layer 6 may have a maximum carrier concentration of at least 5*10<sup>16</sup> cm<sup>-3</sup>, exemplarily in a range of 1*10<sup>17</sup> ... 1*10<sup>18</sup> cm<sup>-3</sup>.</p><p id="p0035" num="0035">The diode buffer layer 32 corresponds to the area, in which a higher doping concentration than in the low doped drift layer 3, but of the same conductivity type, is present.</p><p id="p0036" num="0036">In an exemplary embodiment, the thyristor base layer 6 has a maximum carrier concentration higher than a maximum carrier concentration of the diode anode layer 55. Thus, in another embodiment, the thyristor base layer 6 is thicker and higher doped than the diode anode layer 55. In that case, there is less injection efficiency in the diode anode layer 55 and therefore, less lifetime control is needed than for a device with a deeper diode anode layer 55.<!-- EPO <DP n="9"> --></p><p id="p0037" num="0037">In another exemplary embodiment, the diode buffer layer 32 has a sheet carrier concentration of at most 2*10<sup>12</sup> cm<sup>-2</sup>. The sheet carrier concentration of the diode buffer layer shall correspond to the doping concentration of the diode buffer layer integrated over the depth, i.e. a direction perpendicular to the first main side 11. The maximum doping concentration of the diode buffer layer 32 is exemplarily at most 2*10<sup>16</sup> cm<sup>-3</sup>, exemplarily at most 1*10<sup>15</sup> cm<sup>-3</sup>. Depending on the thickness of the diode buffer layer 32, the maximum doping concentration is adapted and vice versa, i.e. a diode buffer layer with higher thickness has a lower maximum doping concentration than a diode buffer layer with lower thickness (but higher maximum doping concentration).</p><p id="p0038" num="0038">That part of the wafer having a low (n-) doping concentration, which is arranged in a plane between first and second main side 11, 15, forms a drift layer 3. The drift layer 3 comprises the thyristor drift layers 3' and the diode drift layers 3", i.e. exemplarily the thyristor and diode drift layers 3', 3" have the same doping concentration. It is formed as a continuous layer. The drift layer 3 shall be the layer of low doping concentration. Exemplarily, the drift layer 3 has a constantly low doping concentration. Therein, the substantially constant doping concentration of the drift layer 3 means that the doping concentration is substantially homogeneous throughout the drift layer 3, however without excluding that fluctuations in the doping concentration within the drift layer being in the order of a factor of one to five may be possibly present due to e.g. a fluctuations in the epitaxial growth process. The final drift layer thickness 32 and doping concentration is chosen due to the application needs. An exemplary doping concentration of the drift layer 3 is between 5*10<sup>12</sup> cm<sup>-3</sup> and 5 * 10<sup>14</sup> cm<sup>-3</sup>.</p><p id="p0039" num="0039">The first main sided layers of a diode cell (i.e. diode anode layer 55) may be aligned to the second main sided layers of said diode cell (i.e. diode cathode layer 45). In case of non-alignment that diode cathode layer 45, which is arranged closest to the first main sided layers shall belong to the same cell. Therefore, in case of non-alignment the device may be designed in such a way that more than one second sided layer may be allocated to a cell or in which one second sided layer is allocated to two cells.</p><p id="p0040" num="0040">The diode cell 96 is separated from the GCT cell 91 by a separation region 35, which is formed by an n doped layer. Exemplarily, in the separation region 35 the drift layer 3 is arranged between the diode and GCT cell 96, 91 and the drift layer<!-- EPO <DP n="10"> --> 3 extends to the first main side 11. The separation region 35 can also employ standard edge termination techniques for improved field spreading under reverse biasing conditions. In an exemplary embodiment, the separation region 35 has a width of 5 ... 200 µm or of 20 ... 100 µm.</p><p id="p0041" num="0041">In an alternative embodiment, the diode buffer layer 32 may extend into the separation region 35, it may even completely cover the drift layer 3 in the separation region 35 towards the first main side 11 as shown in <figref idrefs="f0002">FIG. 3</figref>. Thereby, the diode buffer layer 32 separates the diode anode layer 55 from the diode drift layer 3".</p><p id="p0042" num="0042">A lifetime killing layer may be arranged at least in the diode cells 96. This can be done by limiting the lifetime killing layer to the diode cells 96 by using a mask during creation or by applying a laterally limited ion beam onto the diode cells 96. In another exemplary embodiment, the lifetime killing layer may be formed as a continuous layer over the whole area of the wafer in one plane, the plane being arranged parallel to the main sides. Independently of whether the lifetime killing layer is limited to the diode cells 96 or made as a continuous layer, the device is exemplarily irradiated with protons or Helium ions for the creation of the lifetime killing layer, followed by an anneal step.</p><p id="p0043" num="0043">"Depth" shall mean the maximum distance to which a layer extends from the side, at which the layer is arranged, i.e. for the p thyristor base layer 6 it is the maximum distance from the first main side 11 and in orthogonal projection to the first main side 11. The first main side 11 shall be arranged in that plane, on which the gate electrodes 7 project from the wafer 10.</p><p id="p0044" num="0044">The device comprises at least one mixed part 99, in which diode cells 96 alternate with GCT cells 91. In an exemplary embodiment, the diode cells 96 are arranged such that one diode cell 96 is arranged between two neighbored GCT cells 91. That means that each diode cell is 96 arranged such that one diode anode layer 55 is arranged between two neighbored GCT cells 91, i.e. between the thyristor cathode layers 4 belonging to these GCT cells 91 and/or their gate electrodes 7.</p><p id="p0045" num="0045">In another exemplary embodiment there may be a plurality of GCT cells 91 arranged directly neighbored to each other such that the ratio of the diode cells 96 to GCT cells 91 varies between 1: 1 up to 1:5. The number of diode cells 96 is defined as the number of diode anode layers 55 and for the GCT cells 91 as the<!-- EPO <DP n="11"> --> number of thyristor cathode layers 4. Also for the mixed part 99 the diode cell 96 shall be understood as the arrangement of the diode anode layers 55 and the GCT cells 91 as the arrangement of thyristor cathode layers 4.</p><p id="p0046" num="0046">In this patent application with respect to the positioning of a diode cell 96 it shall be understood as the positioning of the diode anode layer 55, i.e. the positioning of the first main sided layers of the diode cell 96. With respect to the positioning of a GCT cell 91 it shall be understood as the positioning of the thyristor cathode layer 4 (and gate electrode 7 and thyristor base layer 6), i.e. the positioning of the first main sided layers of the GCT cell 91.</p><p id="p0047" num="0047">In another exemplary embodiment, the structures on the first main side 11 are aligned to the structures of the second main side 15. That means that in a diode cell 96 the diode anode layer 55 is arranged in projection/opposite to the diode cathode layer 45. In the GCT cells 91 the thyristor cathode layer 4 and the gate electrode 7 are arranged in orthogonal projection /opposite to the thyristor anode layer 5. In another exemplary embodiment the diode cathode layers 45 are arranged in orthogonal projection to a diode anode layer 55 in an area, which is limited at most by an orthogonal projection area of the thyristor cathode layer 4 of the directly adjacent GCT cells. Alternatively, there is no alignment between the first main sided layers and the second main sided layers.</p><p id="p0048" num="0048">In another embodiment, there are at least as many GCT cells 96 as there are diode cells 91. The ratio can for example be at least 1:3 in order to achieve a good GCT performance. Even with such a ratio, there are still enough diode cells 96 to ensure good performance in diode mode.</p><p id="p0049" num="0049">The diode cells 96 may have such a small size that during operation of the device in the GCT mode the plasma is formable in the diode cell 96. This effect may be achieved by at least one of or all of the diode cells 96 have a maximum lateral extension in a plane parallel to the first main side 11 of 50 up to 500 µm. In order to achieve the effect also at least one of or all of the GCT cells 91 may have a maximum lateral extension in a plane parallel to the first main side 11 of 50 up to 500 µm. In another exemplary embodiment at least one or all of the GCT and the diode cells have a maximum lateral extension in a plane parallel to the first main side 11 of 50 up to 500 µm. Lateral extension of a cell can be understood as the distance between two neighbored cells, i.e. the distance between a diode anode<!-- EPO <DP n="12"> --> layer 55 and one of the first main sided layers of a directly neighbored GCT cell or between the first main sided layers of two directly neighbored GCT cells.</p><p id="p0050" num="0050">The thyristor cathode layer 4 comprises one first half part, which is arranged closer to a diode cathode layer 45 than a second half part. The area, in which the diode cathode layer 45 is arranged, may be further limited by the diode cell area and the orthogonal projection area of the first half part of the first cathode layers 4 of the directly adjacent GCT cells 91. That means that the diode cathode layers 45 are arranged in orthogonal projection to a diode anode layer 55 an area, which is limited at most by an orthogonal projection area of that half part of the thyristor cathode layer 4 of the directly adjacent GCT cells 91, which is arranged towards said diode cathode layer 45.</p><p id="p0051" num="0051">The total area of the diode cathode layers 45 in a plane parallel to the first main side 11 can exemplarily be chosen to be 10 to 30 % of the total wafer area.</p><p id="p0052" num="0052">As shown in <figref idrefs="f0002">FIG. 4</figref> the diode cathode layer 45 may be formed of distributed cathode regions 451 alternating with p+ doped anode short regions 51 of the second conductivity type. The anode short regions 51 do not have to be aligned with the structure of the device on the first main side 11, i.e. the diode cathode layers 45 as well as the thyristor anode layers 5 and the anode short regions 51 do not have to be positioned in orthogonal projection to the diode anode layer 55 or the thyristor cathode layer 4, respectively.</p><p id="p0053" num="0053">To allow fast switching between GCT to diode mode the diode cells 96 (i.e. diode anode layers 55) may be distributed uniformly over the wafer area in the mixed part 99.</p><p id="p0054" num="0054">As shown in <figref idrefs="f0003">Fig. 6</figref> it may also be advantageous to have a pilot GCT part 9 on the wafer 10, which only consists of GCT cells 91 (exemplarily six or more, exemplarily at least 10), which are arranged directly adjacent to each other, and not having a diode cell in the pilot GCT part 9. That means that a plurality of first cathode layers 4, thyristor base layer 6 and gate electrodes 7 are arranged directly adjacent to each other without having a diode anode layer 4 in between. Such a pilot GCT part 9 consists on the first main side 11 of thyristor cathode layers 4 and gate electrodes 7 (together with the common, continuous thyristor base layer 6), which are arranged directly adjacent to each other without having a diode anode layer 4 in between.<!-- EPO <DP n="13"> --></p><p id="p0055" num="0055">Such a pilot GCT part 9 can be a single pilot GCT part or there may be a plurality, i.e. two or more such GCT parts arranged in the device. The total area of the GCT pilot parts 9 can be 10 to 50 % of the total wafer area. With such a pilot GCT part 9 the turn-on performance of the device can be improved.</p><p id="p0056" num="0056">In yet another embodiment, the wafer 10 has a shape of a circle and the first cathode layers 4 and the diode anode layers 55 are arranged as stripes radially to a center of the circle. The diode cells 96 may be arranged in a regular manner around the center of the circle as shown in <figref idrefs="f0003">FIG. 5</figref>. In another alternative, there are pilot GCT parts 9, arranged in segments of the circle alternating with segments, in which GCT cells 95 alternate with diode cells 91, thus forming an area 99 mixed with GCT cells 91 and diode cells 96.</p><p id="p0057" num="0057">In another embodiment, the conductivity types are switched, i.e. all layers of the first conductivity type are p type (e.g. the drift layer 3) and all layers of the second conductivity type are n type (e.g. thyristor base layer 6).</p><p id="p0058" num="0058">It should be noted that the term "comprising" does not exclude other elements or steps and that the indefinite article "a" or "an" does not exclude the plural. Also elements described in association with different embodiments may be combined. It should also be noted that reference signs in the claims shall not be construed as limiting the scope of the claims.</p><p id="p0059" num="0059">These examples shall not limit the scope of the invention. The above mentioned designs and arrangements are just examples for any kinds of possible designs and arrangements for the thyristor base layer(s) and well (zones).</p><p id="p0060" num="0060">It will be appreciated by those skilled in the art that the present invention can be embodied in other specific forms without departing from the spirit or essential characteristics thereof. The presently disclosed embodiments are therefore considered in all respects to be illustrative and not restricted. The scope of the invention is indicated by the appended claims rather than the foregoing description and all changes that come within the meaning and range and equivalence thereof are intended to be embraced therein.<!-- EPO <DP n="14"> --></p><heading id="h0006"><i>Reference List</i></heading><p id="p0061" num="0061"><dl id="dl0002" compact="compact"><dt>1</dt><dd>Reverse conducting power semiconductor device</dd><dt>10</dt><dd>Wafer</dd><dt>11</dt><dd>First main side</dd><dt>15</dt><dd>Second main side</dd><dt>100</dt><dd>Prior art reverse conducting power semiconductor device</dd><dt>2</dt><dd>Thyristor cathode electrode</dd><dt>25</dt><dd>Thyristor anode electrode</dd><dt>28</dt><dd>Second anode electrode</dd><dt>3, 3', 3"</dt><dd>Drift layer</dd><dt>32</dt><dd>Diode buffer layer</dd><dt>35</dt><dd>Separation region</dd><dt>4</dt><dd>Thyristor cathode layer</dd><dt>41</dt><dd>Half part</dd><dt>45</dt><dd>Diode cathode layer</dd><dt>451</dt><dd>Distributed cathode region</dd><dt>5</dt><dd>Thyristor anode layer</dd><dt>51</dt><dd>Anode short region</dd><dt>55</dt><dd>Diode anode layer</dd><dt>6</dt><dd>Thyristor base layer</dd><dt>7</dt><dd>Gate electrode</dd><dt>75</dt><dd>Gate contact</dd><dt>8</dt><dd>Buffer layer</dd><dt>9</dt><dd>Pilot GCT part</dd><dt>91</dt><dd>GCT cell</dd><dt>96</dt><dd>Diode cell</dd><dt>97</dt><dd>Single diode</dd><dt>99</dt><dd>Mixed GCT / diode part</dd></dl></p></description><claims mxw-id="PCLM90459395" lang="EN" load-source="patent-office"><!-- EPO <DP n="15"> --><claim id="c-en-0001" num="0001"><claim-text>A reverse-conducting power semiconductor device (1) with a wafer (10) having a first main side (11) and a second main side (15), which is arranged parallel to the first main side (11), the device comprising a plurality of diode cells (96) and a plurality of GCT cells (91), wherein each GCT cell (91) comprises layers in the following order between the first and second main side (11, 15):
<claim-text>- a thyristor cathode electrode (2),</claim-text>
<claim-text>- a thyristor cathode layer (4) of a first conductivity type,</claim-text>
<claim-text>- a thyristor base layer (6) of a second conductivity type different from the first conductivity type,</claim-text>
<claim-text>- a drift layer (3) of the first conductivity type,</claim-text>
<claim-text>- a thyristor buffer layer (8) of the first conductivity type,</claim-text>
<claim-text>- a thyristor anode layer (5) of the second conductivity type,</claim-text>
<claim-text>- a thyristor anode electrode (25),</claim-text>
wherein each GCT cell (91) further comprises a gate electrode (7), which is arranged lateral to the thyristor cathode layer (4) and separated from the thyristor cathode layer (4) by the thyristor base layer (6),<br/>
wherein each diode cell (96) comprises a diode anode electrode (28) on the first main side (11), a diode anode layer (55) of the second conductivity type, which is separated from the thyristor base layer (6) by the drift layer (3), the drift layer (3), a diode cathode layer (45) of the first conductivity type, which is arranged alternating to the thyristor anode layer (5) on the second main side (15), and a diode cathode electrode,<br/>
and wherein the device comprises at least one mixed part (99), in which the diode anode layers (55) of the diode cells (96) alternate with the first cathode layers (4) of the GCT cells (91), <b>characterized in, that</b> in at least one diode cell (96) a diode buffer layer (32) of the first conductivity type is arranged between the diode anode layer (55) and the drift layer (3) such that the diode buffer layer (32) covers lateral sides of the diode anode layer (55) from the first main side (11) at least to a depth of 90 % of the thickness of the diode anode layer (55).</claim-text></claim><claim id="c-en-0002" num="0002"><claim-text>The device (1) according to claim 1, <b>characterized in that</b> the diode buffer layer (32) completely covers the diode anode layer (55).<!-- EPO <DP n="16"> --></claim-text></claim><claim id="c-en-0003" num="0003"><claim-text>The device (1) according to any of the claims 1 or 2, <b>characterized in that</b> the diode anode layer (55) has a thickness of 3...30 µm or 10 ... 20 µm or 10 ... 15 µm.</claim-text></claim><claim id="c-en-0004" num="0004"><claim-text>The device (1) according to any of the claims 1 to 3, <b>characterized in that</b> the thyristor base layer (6) has a thickness, which is larger than the thickness of the diode anode layer (55).</claim-text></claim><claim id="c-en-0005" num="0005"><claim-text>The device (1) according to claim 4, <b>characterized in that</b> the thyristor base layer (6) has a thickness, which is 3 to 10 times larger than the thickness of the diode anode layer (55).</claim-text></claim><claim id="c-en-0006" num="0006"><claim-text>The device (1) according to any of the claims 1 to 5, <b>characterized in that</b> the thyristor base layer (6) has a thickness in a range between 20 ... 120 µm.</claim-text></claim><claim id="c-en-0007" num="0007"><claim-text>The device (1) according to any of the claims 1 to 6, <b>characterized in that</b> the diode buffer layer (32) has a sheet carrier concentration of at most 2*10<sup>12</sup> cm<sup>-2</sup>.</claim-text></claim><claim id="c-en-0008" num="0008"><claim-text>The device (1) according to any of the claims 1 to 7, <b>characterized in that</b> the diode buffer layer (32) has a maximum carrier concentration of at most 2*10<sup>16</sup> cm<sup>-3</sup> or at most 1 *10<sup>15</sup> cm<sup>-3</sup>.</claim-text></claim><claim id="c-en-0009" num="0009"><claim-text>The device (1) according to any of the claims 1 to 8, <b>characterized in that</b> the diode anode layer (55) has a maximum carrier concentration in a range of 1*10<sup>16</sup> ... 1 *10<sup>18</sup> cm<sup>-3</sup> or 5*10<sup>16</sup> ... 5*10<sup>17</sup> cm<sup>-3</sup>.</claim-text></claim><claim id="c-en-0010" num="0010"><claim-text>The device (1) according to any of the claims 1 to 9, <b>characterized in that</b> the thyristor base layer (6) has a maximum carrier concentration higher than a maximum carrier concentration of the diode anode layer (55).</claim-text></claim><claim id="c-en-0011" num="0011"><claim-text>The device (1) according to any of the claims 1 to 10, <b>characterized in that</b> the thyristor base layer (6) has a maximum carrier concentration of at least 5*10<sup>16</sup> cm<sup>-3</sup> or in a range of 1*10<sup>17</sup> ... 1*10<sup>18</sup> cm<sup>-3</sup>.</claim-text></claim><claim id="c-en-0012" num="0012"><claim-text>The device (1) according to any of the claims 1 to 11, <b>characterized in that</b> the device (1) comprises at least one pilot GCT part (9), which comprises a plurality of first cathode layers (4) and gate electrodes (7), which are arranged directly adjacent to each other without having a diode anode layer (4) in between.</claim-text></claim><claim id="c-en-0013" num="0013"><claim-text>The device (1) according to any of the claims 1 to 12, <b>characterized in that</b> the diode anode layers (55) are distributed uniformly over the wafer area in the mixed part (99).</claim-text></claim><claim id="c-en-0014" num="0014"><claim-text>The device (1) according to any of the claims 1 to 13, <b>characterized in that</b> at least one of or all of the first main sided part of the diode cells (96) to the first<!-- EPO <DP n="17"> --> main sided part of the GCT cells (91) or between two neighbored first main sided part of the GCT cells (91) have a maximum lateral distance to each other in a plane parallel to the first main side (11) of 50 up to 500 µm.</claim-text></claim><claim id="c-en-0015" num="0015"><claim-text>The device (1) according to any of the claims 1 to 14, <b>characterized in that</b> the diode cathode layers (45) are arranged in orthogonal projection to a diode anode layer (55) in an area, which is limited at most by an orthogonal projection area of the thyristor cathode layer (4) of the directly adjacent GCT cells (91).</claim-text></claim></claims><drawings mxw-id="PDW20422125" load-source="patent-office"><!-- EPO <DP n="18"> --><figure id="f0001" num="1,2"><img id="if0001" file="imgf0001.tif" wi="165" he="192" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="19"> --><figure id="f0002" num="3,4"><img id="if0002" file="imgf0002.tif" wi="165" he="194" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="20"> --><figure id="f0003" num="5,6"><img id="if0003" file="imgf0003.tif" wi="141" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="21"> --><figure id="f0004" num="7,8"><img id="if0004" file="imgf0004.tif" wi="165" he="223" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="22"> --><figure id="f0005" num="9,10"><img id="if0005" file="imgf0005.tif" wi="165" he="217" img-content="drawing" img-format="tif"/></figure></drawings><search-report-data><doc-page id="srep0001" file="srep0001.tif" wi="157" he="233" type="tif"/><doc-page id="srep0002" file="srep0002.tif" wi="157" he="233" type="tif"/></search-report-data><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
