(pcb "C:\Users\automaticien\Documents\test\ohmmetre_Multiwrap\_autosave-ohmmetre_Multiwrap.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.6)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  135512 -198762  -14902.1 -198762  -14902.1 -17720  135512 -17720
            135512 -198762)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component test:Condensateur
      (place C1 41910 -31750 front 90 (PN C))
    )
    (component test:Condensateur::1
      (place C2 41910 -49530 front 90 (PN C))
    )
    (component test:1N4007
      (place D1 99060 -180340 front 270 (PN DIODE))
      (place D3 99060 -160020 front 270 (PN DIODE))
      (place D4 97790 -72390 front 0 (PN DIODE))
      (place D7 67310 -72390 front 0 (PN DIODE))
      (place D9 99060 -102870 front 270 (PN DIODE))
    )
    (component test:1N4007::1
      (place D2 113030 -72390 front 0 (PN DIODE))
      (place D5 82550 -72390 front 0 (PN DIODE))
      (place D6 99060 -140970 front 270 (PN DIODE))
      (place D8 99060 -121920 front 270 (PN DIODE))
    )
    (component test:Socket_LCD_1602
      (place J1 32890 -32190 front 0 (PN Socket_Ecran_1602))
    )
    (component test:Arduino_Nano
      (place j1 60960 -26670 front 0 (PN Socket_Arduino))
    )
    (component "test:MKKDS-1,5-3-5,08"
      (place J2 30480 -130810 front 270 (PN "MKKDS-3"))
    )
    (component "test:MKKDS-1,5-3-5,08::1"
      (place J3 30480 -146050 front 270 (PN "MKKDS-3"))
      (place J5 30480 -161290 front 270 (PN "MKKDS-3"))
    )
    (component test:demux
      (place J4 129540 -24130 front 270 (PN Socket_Demux))
    )
    (component "test:MKKDS-1,5-2-5,08"
      (place J6 30480 -120650 front 270 (PN "MKKDS-2"))
    )
    (component "test:MKKDS-1,5-2-5,08::1"
      (place J7 30480 -110490 front 270 (PN "MKKDS-2"))
    )
    (component test:MT2
      (place K1 57150 -78740 front 270 (PN MT2))
      (place K8 69850 -74930 front 0 (PN MT2))
    )
    (component test:S45
      (place K2 96520 -185420 front 270 (PN S45))
      (place K4 96520 -165100 front 270 (PN S45))
    )
    (component test:MT2::1
      (place K3 115570 -74930 front 0 (PN MT2))
      (place K5 100330 -74930 front 0 (PN MT2))
      (place K6 85090 -74930 front 0 (PN MT2))
    )
    (component test:S45::1
      (place K7 96520 -146050 front 270 (PN S45))
      (place K9 96520 -127000 front 270 (PN S45))
      (place K10 96520 -107950 front 270 (PN S45))
    )
    (component test:2N2222A
      (place Q1 120650 -187960 front 180 (PN Q_NPN_BCE))
      (place Q3 107950 -179070 front 180 (PN Q_NPN_BCE))
      (place Q5 120650 -167640 front 180 (PN Q_NPN_BCE))
      (place Q7 107950 -158750 front 180 (PN Q_NPN_BCE))
      (place Q9 120650 -148590 front 180 (PN Q_NPN_BCE))
      (place Q10 107950 -148590 front 180 (PN Q_NPN_BCE))
      (place Q12 120650 -139700 front 180 (PN Q_NPN_BCE))
      (place Q14 107950 -129540 front 180 (PN Q_NPN_BCE))
      (place Q16 120650 -120650 front 180 (PN Q_NPN_BCE))
      (place Q18 107950 -110490 front 180 (PN Q_NPN_BCE))
    )
    (component test:2N2222A::1
      (place Q2 107950 -187960 front 180 (PN Q_NPN_BCE))
      (place Q4 120650 -179070 front 180 (PN Q_NPN_BCE))
      (place Q6 107950 -167640 front 180 (PN Q_NPN_BCE))
      (place Q8 120650 -158750 front 180 (PN Q_NPN_BCE))
      (place Q11 107950 -139700 front 180 (PN Q_NPN_BCE))
      (place Q13 120650 -129540 front 180 (PN Q_NPN_BCE))
      (place Q15 107950 -120650 front 180 (PN Q_NPN_BCE))
      (place Q17 120650 -110490 front 180 (PN Q_NPN_BCE))
      (place Q19 107950 -101600 front 180 (PN Q_NPN_BCE))
    )
    (component test:Resistance
      (place R1 39370 -67310 front 0 (PN R))
      (place R4 49530 -21590 front 180 (PN R))
      (place R5 46990 -44450 front 0 (PN R))
      (place R6 60960 -68580 front 180 (PN R))
      (place R9 124460 -50800 front 270 (PN R))
      (place R11 119380 -50800 front 270 (PN R))
      (place R13 114300 -50800 front 270 (PN R))
      (place R15 109220 -50800 front 270 (PN R))
      (place R17 104140 -50800 front 270 (PN R))
      (place R19 99060 -50800 front 270 (PN R))
      (place R21 93980 -50800 front 270 (PN R))
      (place R24 86360 -50800 front 270 (PN R))
    )
    (component test:Resistance::1
      (place R2 41910 -64770 front 180 (PN R))
      (place R3 46990 -21590 front 0 (PN R))
      (place R7 129540 -50800 front 270 (PN R))
      (place R8 127000 -50800 front 270 (PN R))
      (place R10 121920 -50800 front 270 (PN R))
      (place R12 116840 -50800 front 270 (PN R))
      (place R14 111760 -50800 front 270 (PN R))
      (place R16 106680 -50800 front 270 (PN R))
      (place R18 101600 -50800 front 270 (PN R))
      (place R20 96520 -50800 front 270 (PN R))
      (place R22 91440 -50800 front 270 (PN R))
      (place R23 88900 -50800 front 270 (PN R))
      (place R25 83820 -50800 front 270 (PN R))
    )
    (component Button_Switch_THT:SW_PUSH_6mm_H4.3mm
      (place SW1 44450 -29210 front 0 (PN SW_Push))
    )
    (component Button_Switch_THT:SW_PUSH_6mm_H4.3mm::1
      (place SW2 44450 -46990 front 0 (PN SW_Push))
    )
  )
  (library
    (image test:Condensateur
      (outline (path signal 50  4740 2260  4740 5360))
      (outline (path signal 120  -2080 2390  1960 2390))
      (outline (path signal 100  -1960 2510  1840 2510))
      (outline (path signal 100  1840 2510  1840 5110))
      (outline (path signal 100  1840 5110  -1960 5110))
      (outline (path signal 100  3690 3810  1840 3810))
      (outline (path signal 120  2650 3810  1960 3810))
      (outline (path signal 120  1960 2390  1960 5230))
      (outline (path signal 50  -4860 2260  4740 2260))
      (outline (path signal 100  -3810 3810  -1960 3810))
      (outline (path signal 100  -1960 5110  -1960 2510))
      (outline (path signal 120  1960 5230  -2080 5230))
      (outline (path signal 120  -2080 5230  -2080 2390))
      (outline (path signal 50  4740 5360  -4860 5360))
      (outline (path signal 50  -4860 5360  -4860 2260))
      (outline (path signal 120  -2770 3810  -2080 3810))
      (pin Oval[A]Pad_1600x1600_um 2 3690 3810)
      (pin Round[A]Pad_1600_um 1 -3810 3810)
    )
    (image test:Condensateur::1
      (outline (path signal 120  -2770 3810  -2080 3810))
      (outline (path signal 50  -4860 5360  -4860 2260))
      (outline (path signal 50  4740 5360  -4860 5360))
      (outline (path signal 120  -2080 5230  -2080 2390))
      (outline (path signal 120  1960 5230  -2080 5230))
      (outline (path signal 100  -1960 5110  -1960 2510))
      (outline (path signal 100  -3810 3810  -1960 3810))
      (outline (path signal 50  -4860 2260  4740 2260))
      (outline (path signal 120  1960 2390  1960 5230))
      (outline (path signal 120  2650 3810  1960 3810))
      (outline (path signal 100  3690 3810  1840 3810))
      (outline (path signal 100  1840 5110  -1960 5110))
      (outline (path signal 100  1840 2510  1840 5110))
      (outline (path signal 100  -1960 2510  1840 2510))
      (outline (path signal 120  -2080 2390  1960 2390))
      (outline (path signal 50  4740 2260  4740 5360))
      (pin Round[A]Pad_1600_um 1 -3810 3810)
      (pin Oval[A]Pad_1600x1600_um 2 3690 3810)
    )
    (image test:1N4007
      (outline (path signal 100  5330 800  2290 800))
      (outline (path signal 100  2746 800  2746 -800))
      (outline (path signal 100  2646 800  2646 -800))
      (outline (path signal 100  7620 0  5330 0))
      (outline (path signal 100  2846 800  2846 -800))
      (outline (path signal 100  2290 800  2290 -800))
      (outline (path signal 120  2170 920  2170 -920))
      (outline (path signal 100  5330 -800  5330 800))
      (outline (path signal 100  2290 -800  5330 -800))
      (outline (path signal 100  0 0  2290 0))
      (outline (path signal 50  8630 -1050  8630 1050))
      (outline (path signal 120  2866 920  2866 -920))
      (outline (path signal 120  2626 920  2626 -920))
      (outline (path signal 120  2170 -920  5450 -920))
      (outline (path signal 120  5450 -920  5450 920))
      (outline (path signal 50  -1000 1050  -1000 -1050))
      (outline (path signal 50  -1000 -1050  8630 -1050))
      (outline (path signal 120  5450 920  2170 920))
      (outline (path signal 120  6630 0  5450 0))
      (outline (path signal 120  990 0  2170 0))
      (outline (path signal 120  2746 920  2746 -920))
      (outline (path signal 50  8630 1050  -1000 1050))
      (pin Rect[A]Pad_1500x1500_um 1 0 0)
      (pin Oval[A]Pad_1500x1500_um 2 7620 0)
    )
    (image test:1N4007::1
      (outline (path signal 50  8630 1050  -1000 1050))
      (outline (path signal 120  2746 920  2746 -920))
      (outline (path signal 120  990 0  2170 0))
      (outline (path signal 120  6630 0  5450 0))
      (outline (path signal 120  5450 920  2170 920))
      (outline (path signal 50  -1000 -1050  8630 -1050))
      (outline (path signal 50  -1000 1050  -1000 -1050))
      (outline (path signal 120  5450 -920  5450 920))
      (outline (path signal 120  2170 -920  5450 -920))
      (outline (path signal 120  2626 920  2626 -920))
      (outline (path signal 120  2866 920  2866 -920))
      (outline (path signal 50  8630 -1050  8630 1050))
      (outline (path signal 100  0 0  2290 0))
      (outline (path signal 100  2290 -800  5330 -800))
      (outline (path signal 100  5330 -800  5330 800))
      (outline (path signal 120  2170 920  2170 -920))
      (outline (path signal 100  2290 800  2290 -800))
      (outline (path signal 100  2846 800  2846 -800))
      (outline (path signal 100  7620 0  5330 0))
      (outline (path signal 100  2646 800  2646 -800))
      (outline (path signal 100  2746 800  2746 -800))
      (outline (path signal 100  5330 800  2290 800))
      (pin Oval[A]Pad_1500x1500_um 2 7620 0)
      (pin Rect[A]Pad_1500x1500_um 1 0 0)
    )
    (image test:Socket_LCD_1602
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -39370))
      (outline (path signal 100  1270 -39370  -1270 -39370))
      (outline (path signal 100  -1270 -39370  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -39430  1330 -39430))
      (outline (path signal 120  -1330 -1270  -1330 -39430))
      (outline (path signal 120  1330 -1270  1330 -39430))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -39900))
      (outline (path signal 50  -1800 -39900  1800 -39900))
      (outline (path signal 50  1800 -39900  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um K 0 0)
      (pin Oval[A]Pad_1700x1700_um A 0 -2540)
      (pin Oval[A]Pad_1700x1700_um D7 0 -5080)
      (pin Oval[A]Pad_1700x1700_um D6 0 -7620)
      (pin Oval[A]Pad_1700x1700_um D5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um D4 0 -12700)
      (pin Oval[A]Pad_1700x1700_um D3 0 -15240)
      (pin Oval[A]Pad_1700x1700_um D2 0 -17780)
      (pin Oval[A]Pad_1700x1700_um D1 0 -20320)
      (pin Oval[A]Pad_1700x1700_um D0 0 -22860)
      (pin Oval[A]Pad_1700x1700_um E 0 -25400)
      (pin Oval[A]Pad_1700x1700_um RW 0 -27940)
      (pin Oval[A]Pad_1700x1700_um RS 0 -30480)
      (pin Oval[A]Pad_1700x1700_um V0 0 -33020)
      (pin Oval[A]Pad_1700x1700_um VDD 0 -35560)
      (pin Oval[A]Pad_1700x1700_um VSS 0 -38100)
    )
    (image test:Arduino_Nano
      (outline (path signal 50  16750 -42160  -1530 -42160))
      (outline (path signal 50  16750 -42160  16750 4060))
      (outline (path signal 50  -1530 4060  -1530 -42160))
      (outline (path signal 50  -1530 4060  16750 4060))
      (outline (path signal 100  16510 3810  16510 -39370))
      (outline (path signal 100  0 3810  16510 3810))
      (outline (path signal 100  -1270 2540  0 3810))
      (outline (path signal 100  -1270 -39370  -1270 2540))
      (outline (path signal 100  16510 -39370  -1270 -39370))
      (outline (path signal 120  16640 3940  -1400 3940))
      (outline (path signal 120  16640 -39500  16640 3940))
      (outline (path signal 120  -1400 -39500  16640 -39500))
      (outline (path signal 100  3810 -41910  3810 -31750))
      (outline (path signal 100  11430 -41910  3810 -41910))
      (outline (path signal 100  11430 -31750  11430 -41910))
      (outline (path signal 100  3810 -31750  11430 -31750))
      (outline (path signal 120  1270 -36830  -1400 -36830))
      (outline (path signal 120  1270 -1270  1270 -36830))
      (outline (path signal 120  1270 -1270  -1400 -1270))
      (outline (path signal 120  13970 -36830  16640 -36830))
      (outline (path signal 120  13970 1270  13970 -36830))
      (outline (path signal 120  13970 1270  16640 1270))
      (outline (path signal 120  -1400 3940  -1400 1270))
      (outline (path signal 120  -1400 -1270  -1400 -39500))
      (outline (path signal 120  1270 1270  -1400 1270))
      (outline (path signal 120  1270 -1270  1270 1270))
      (pin Rect[A]Pad_1600x1600_um D1 0 0)
      (pin Oval[A]Pad_1600x1600_um 3V3 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um D0 0 -2540)
      (pin Oval[A]Pad_1600x1600_um REF 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um RST 0 -5080)
      (pin Oval[A]Pad_1600x1600_um A7 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um GND 0 -7620)
      (pin Oval[A]Pad_1600x1600_um A6 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um D2 0 -10160)
      (pin Oval[A]Pad_1600x1600_um A5 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um D3 0 -12700)
      (pin Oval[A]Pad_1600x1600_um A4 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um D4 0 -15240)
      (pin Oval[A]Pad_1600x1600_um A3 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um D5 0 -17780)
      (pin Oval[A]Pad_1600x1600_um A2 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um D6 0 -20320)
      (pin Oval[A]Pad_1600x1600_um A1 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um D7 0 -22860)
      (pin Oval[A]Pad_1600x1600_um A0 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um D8 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 5V 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um D9 0 -27940)
      (pin Oval[A]Pad_1600x1600_um RST@1 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um D10 0 -30480)
      (pin Oval[A]Pad_1600x1600_um GND@1 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um D11 0 -33020)
      (pin Oval[A]Pad_1600x1600_um VIN 15240 0)
      (pin Oval[A]Pad_1600x1600_um D12 0 -35560)
      (pin Oval[A]Pad_1600x1600_um D13 15240 -35560)
    )
    (image "test:MKKDS-1,5-3-5,08"
      (outline (path signal 120  0 21400  10160 21400))
      (outline (path signal 120  12700 0  2540 0))
      (outline (path signal 120  0 21400  0 12700))
      (outline (path signal 120  2540 12290  0 12290))
      (outline (path signal 120  0 12290  0 12700))
      (outline (path signal 120  2540 0  2540 12290))
      (outline (path signal 120  15250 12290  15250 21400))
      (outline (path signal 120  17790 12290  17800 0))
      (outline (path signal 120  15250 12290  17800 12290))
      (outline (path signal 120  10160 21400  15250 21400))
      (outline (path signal 120  12700 0  17800 0))
      (pin Round[A]Pad_2500_um 6 12710 19890)
      (pin Round[A]Pad_2500_um 3 15250 4650)
      (pin Round[A]Pad_2500_um 5 7620 19890)
      (pin Round[A]Pad_2500_um 4 2540 19890)
      (pin Round[A]Pad_2500_um 2 10160 4650)
      (pin Round[A]Pad_2500_um 1 5080 4650)
    )
    (image "test:MKKDS-1,5-3-5,08::1"
      (outline (path signal 120  12700 0  17800 0))
      (outline (path signal 120  10160 21400  15250 21400))
      (outline (path signal 120  15250 12290  17800 12290))
      (outline (path signal 120  17790 12290  17800 0))
      (outline (path signal 120  15250 12290  15250 21400))
      (outline (path signal 120  2540 0  2540 12290))
      (outline (path signal 120  0 12290  0 12700))
      (outline (path signal 120  2540 12290  0 12290))
      (outline (path signal 120  0 21400  0 12700))
      (outline (path signal 120  12700 0  2540 0))
      (outline (path signal 120  0 21400  10160 21400))
      (pin Round[A]Pad_2500_um 1 5080 4650)
      (pin Round[A]Pad_2500_um 2 10160 4650)
      (pin Round[A]Pad_2500_um 4 2540 19890)
      (pin Round[A]Pad_2500_um 5 7620 19890)
      (pin Round[A]Pad_2500_um 3 15250 4650)
      (pin Round[A]Pad_2500_um 6 12710 19890)
    )
    (image test:demux
      (outline (path signal 50  16750 -42160  -1530 -42160))
      (outline (path signal 50  16750 -42160  16750 4060))
      (outline (path signal 50  -1530 4060  -1530 -42160))
      (outline (path signal 50  -1530 4060  16750 4060))
      (outline (path signal 100  16510 3810  16510 -39370))
      (outline (path signal 100  0 3810  16510 3810))
      (outline (path signal 100  -1270 2540  0 3810))
      (outline (path signal 100  -1270 -39370  -1270 2540))
      (outline (path signal 100  16510 -39370  -1270 -39370))
      (outline (path signal 120  16640 3940  -1400 3940))
      (outline (path signal 120  16640 -39500  16640 3940))
      (outline (path signal 120  -1400 -39500  16640 -39500))
      (outline (path signal 100  3810 -41910  3810 -31750))
      (outline (path signal 100  11430 -41910  3810 -41910))
      (outline (path signal 100  11430 -31750  11430 -41910))
      (outline (path signal 100  3810 -31750  11430 -31750))
      (outline (path signal 120  1270 -36830  -1400 -36830))
      (outline (path signal 120  1270 -1270  1270 -36830))
      (outline (path signal 120  1270 -1270  -1400 -1270))
      (outline (path signal 120  13970 -36830  16640 -36830))
      (outline (path signal 120  13970 1270  13970 -36830))
      (outline (path signal 120  13970 1270  16640 1270))
      (outline (path signal 120  -1400 3940  -1400 1270))
      (outline (path signal 120  -1400 -1270  -1400 -39500))
      (outline (path signal 120  1270 1270  -1400 1270))
      (outline (path signal 120  1270 -1270  1270 1270))
      (pin Oval[A]Pad_1600x1600_um C14 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um C13 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um C12 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um GND 0 -7620)
      (pin Oval[A]Pad_1600x1600_um C11 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um VCC 0 -10160)
      (pin Oval[A]Pad_1600x1600_um C10 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um EN 0 -12700)
      (pin Oval[A]Pad_1600x1600_um C9 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um S0 0 -15240)
      (pin Oval[A]Pad_1600x1600_um C8 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um S1 0 -17780)
      (pin Oval[A]Pad_1600x1600_um C7 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um S2 0 -20320)
      (pin Oval[A]Pad_1600x1600_um C6 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um S3 0 -22860)
      (pin Oval[A]Pad_1600x1600_um C5 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um SIG 0 -25400)
      (pin Oval[A]Pad_1600x1600_um C4 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um C3 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um C2 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um C1 15240 0)
      (pin Oval[A]Pad_1600x1600_um C15 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um C0 15240 2540)
    )
    (image "test:MKKDS-1,5-2-5,08"
      (outline (path signal 120  10160 20320  10160 15240))
      (outline (path signal 120  10160 15240  10160 12700))
      (outline (path signal 120  10160 20320  10160 21370))
      (outline (path signal 120  0 21400  10160 21400))
      (outline (path signal 120  12700 0  2540 0))
      (outline (path signal 120  0 21400  0 12700))
      (outline (path signal 120  10160 12700  10160 12290))
      (outline (path signal 120  10160 12290  12700 12290))
      (outline (path signal 120  2540 12290  0 12290))
      (outline (path signal 120  0 12290  0 12700))
      (outline (path signal 120  12700 0  12700 12290))
      (outline (path signal 120  2540 0  2540 12290))
      (pin Round[A]Pad_2500_um 4 7620 19890)
      (pin Round[A]Pad_2500_um 3 2540 19890)
      (pin Round[A]Pad_2500_um 2 10160 4650)
      (pin Round[A]Pad_2500_um 1 5080 4650)
    )
    (image "test:MKKDS-1,5-2-5,08::1"
      (outline (path signal 120  2540 0  2540 12290))
      (outline (path signal 120  12700 0  12700 12290))
      (outline (path signal 120  0 12290  0 12700))
      (outline (path signal 120  2540 12290  0 12290))
      (outline (path signal 120  10160 12290  12700 12290))
      (outline (path signal 120  10160 12700  10160 12290))
      (outline (path signal 120  0 21400  0 12700))
      (outline (path signal 120  12700 0  2540 0))
      (outline (path signal 120  0 21400  10160 21400))
      (outline (path signal 120  10160 20320  10160 21370))
      (outline (path signal 120  10160 15240  10160 12700))
      (outline (path signal 120  10160 20320  10160 15240))
      (pin Round[A]Pad_2500_um 1 5080 4650)
      (pin Round[A]Pad_2500_um 2 10160 4650)
      (pin Round[A]Pad_2500_um 3 2540 19890)
      (pin Round[A]Pad_2500_um 4 7620 19890)
    )
    (image test:MT2
      (outline (path signal 120  -3730 -21270  -3730 -1270))
      (outline (path signal 120  6270 -21270  -3730 -21270))
      (outline (path signal 120  6270 -1270  6270 -21270))
      (outline (path signal 120  -3730 -1270  6270 -1270))
      (pin Round[A]Pad_1800_um 8 -2540 -20320)
      (pin Round[A]Pad_1800_um 9 5080 -20320)
      (pin Round[A]Pad_1800_um 11 5080 -15240)
      (pin Round[A]Pad_1800_um 6 -2540 -15240)
      (pin Round[A]Pad_1800_um 13 5080 -10160)
      (pin Round[A]Pad_1800_um 4 -2540 -10160)
      (pin Round[A]Pad_1800_um 16 5080 -2540)
      (pin Round[A]Pad_1800_um 1 -2540 -2540)
    )
    (image test:S45
      (outline (path signal 120  -7620 0  5080 0))
      (outline (path signal 120  5080 0  5080 -30480))
      (outline (path signal 120  5080 -30480  -7620 -30480))
      (outline (path signal 120  -7620 -30480  -7620 0))
      (pin Round[A]Pad_2000_um 12 -5080 -2540)
      (pin Round[A]Pad_2000_um 11 -5080 -7620)
      (pin Round[A]Pad_2000_um 10 -5080 -12700)
      (pin Round[A]Pad_2000_um 9 -5080 -17780)
      (pin Round[A]Pad_2000_um 8 -5080 -22860)
      (pin Round[A]Pad_2000_um 7 -5080 -27940)
      (pin Round[A]Pad_2000_um 6 2540 -27940)
      (pin Round[A]Pad_2000_um 5 2540 -22860)
      (pin Round[A]Pad_2000_um 4 2540 -17780)
      (pin Round[A]Pad_2000_um 3 2540 -12700)
      (pin Round[A]Pad_2000_um 2 2540 -7620)
      (pin Round[A]Pad_2000_um 1 2540 -2540)
    )
    (image test:MT2::1
      (outline (path signal 120  -3730 -1270  6270 -1270))
      (outline (path signal 120  6270 -1270  6270 -21270))
      (outline (path signal 120  6270 -21270  -3730 -21270))
      (outline (path signal 120  -3730 -21270  -3730 -1270))
      (pin Round[A]Pad_1800_um 1 -2540 -2540)
      (pin Round[A]Pad_1800_um 16 5080 -2540)
      (pin Round[A]Pad_1800_um 4 -2540 -10160)
      (pin Round[A]Pad_1800_um 13 5080 -10160)
      (pin Round[A]Pad_1800_um 6 -2540 -15240)
      (pin Round[A]Pad_1800_um 11 5080 -15240)
      (pin Round[A]Pad_1800_um 9 5080 -20320)
      (pin Round[A]Pad_1800_um 8 -2540 -20320)
    )
    (image test:S45::1
      (outline (path signal 120  -7620 -30480  -7620 0))
      (outline (path signal 120  5080 -30480  -7620 -30480))
      (outline (path signal 120  5080 0  5080 -30480))
      (outline (path signal 120  -7620 0  5080 0))
      (pin Round[A]Pad_2000_um 1 2540 -2540)
      (pin Round[A]Pad_2000_um 2 2540 -7620)
      (pin Round[A]Pad_2000_um 3 2540 -12700)
      (pin Round[A]Pad_2000_um 4 2540 -17780)
      (pin Round[A]Pad_2000_um 5 2540 -22860)
      (pin Round[A]Pad_2000_um 6 2540 -27940)
      (pin Round[A]Pad_2000_um 7 -5080 -27940)
      (pin Round[A]Pad_2000_um 8 -5080 -22860)
      (pin Round[A]Pad_2000_um 9 -5080 -17780)
      (pin Round[A]Pad_2000_um 10 -5080 -12700)
      (pin Round[A]Pad_2000_um 11 -5080 -7620)
      (pin Round[A]Pad_2000_um 12 -5080 -2540)
    )
    (image test:2N2222A
      (outline (path signal 50  3560 -1850  -3540 -1850))
      (outline (path signal 120  -1940 -1700  1910 -1700))
      (outline (path signal 50  3560 -1850  3560 2750))
      (outline (path signal 100  -1890 -1600  1860 -1600))
      (outline (path signal 50  -3540 2750  3560 2750))
      (outline (path signal 50  -3540 2750  -3540 -1850))
      (pin Rect[A]Pad_1500x1500_um (rotate 90) 1 -2540 0)
      (pin Round[A]Pad_1500_um (rotate 90) 3 2540 0)
      (pin Round[A]Pad_1500_um (rotate 90) 2 0 0)
    )
    (image test:2N2222A::1
      (outline (path signal 50  -3540 2750  -3540 -1850))
      (outline (path signal 50  -3540 2750  3560 2750))
      (outline (path signal 100  -1890 -1600  1860 -1600))
      (outline (path signal 50  3560 -1850  3560 2750))
      (outline (path signal 120  -1940 -1700  1910 -1700))
      (outline (path signal 50  3560 -1850  -3540 -1850))
      (pin Round[A]Pad_1500_um (rotate 90) 2 0 0)
      (pin Round[A]Pad_1500_um (rotate 90) 3 2540 0)
      (pin Rect[A]Pad_1500x1500_um (rotate 90) 1 -2540 0)
    )
    (image test:Resistance
      (outline (path signal 120  -1270 3810  -1270 1270))
      (outline (path signal 120  -1270 1270  3810 1270))
      (outline (path signal 120  3810 1270  3810 3810))
      (outline (path signal 120  3810 3810  -1270 3810))
      (outline (path signal 120  -1270 3810  3810 3810))
      (outline (path signal 120  3810 2540  4445 2540))
      (outline (path signal 120  4445 2540  3810 2540))
      (outline (path signal 120  -1905 2540  -1270 2540))
      (pin Round[A]Pad_1524_um 2 5080 2540)
      (pin Round[A]Pad_1524_um 1 -2540 2540)
    )
    (image test:Resistance::1
      (outline (path signal 120  -1905 2540  -1270 2540))
      (outline (path signal 120  4445 2540  3810 2540))
      (outline (path signal 120  3810 2540  4445 2540))
      (outline (path signal 120  -1270 3810  3810 3810))
      (outline (path signal 120  3810 3810  -1270 3810))
      (outline (path signal 120  3810 1270  3810 3810))
      (outline (path signal 120  -1270 1270  3810 1270))
      (outline (path signal 120  -1270 3810  -1270 1270))
      (pin Round[A]Pad_1524_um 1 -2540 2540)
      (pin Round[A]Pad_1524_um 2 5080 2540)
    )
    (image Button_Switch_THT:SW_PUSH_6mm_H4.3mm
      (outline (path signal 100  3250 750  6250 750))
      (outline (path signal 100  6250 750  6250 -5250))
      (outline (path signal 100  6250 -5250  250 -5250))
      (outline (path signal 100  250 -5250  250 750))
      (outline (path signal 100  250 750  3250 750))
      (outline (path signal 50  7750 -6000  8000 -6000))
      (outline (path signal 50  8000 -6000  8000 -5750))
      (outline (path signal 50  7750 1500  8000 1500))
      (outline (path signal 50  8000 1500  8000 1250))
      (outline (path signal 50  -1500 1250  -1500 1500))
      (outline (path signal 50  -1500 1500  -1250 1500))
      (outline (path signal 50  -1500 -5750  -1500 -6000))
      (outline (path signal 50  -1500 -6000  -1250 -6000))
      (outline (path signal 50  -1250 1500  7750 1500))
      (outline (path signal 50  -1500 -5750  -1500 1250))
      (outline (path signal 50  7750 -6000  -1250 -6000))
      (outline (path signal 50  8000 1250  8000 -5750))
      (outline (path signal 120  1000 -5500  5500 -5500))
      (outline (path signal 120  -250 -1500  -250 -3000))
      (outline (path signal 120  5500 1000  1000 1000))
      (outline (path signal 120  6750 -3000  6750 -1500))
      (outline (path signal 100  5265.56 -2250  5183.92 -2817.85  4945.6 -3339.7  4569.91 -3773.26
            4087.3 -4083.42  3536.84 -4245.05  2963.16 -4245.05  2412.7 -4083.42
            1930.09 -3773.26  1554.4 -3339.7  1316.08 -2817.85  1234.44 -2250
            1316.08 -1682.15  1554.4 -1160.3  1930.09 -726.738  2412.7 -416.578
            2963.16 -254.951  3536.84 -254.951  4087.3 -416.578  4569.91 -726.738
            4945.6 -1160.3  5183.92 -1682.15  5265.56 -2250))
      (pin Round[A]Pad_2000_um (rotate 90) 1 6500 0)
      (pin Round[A]Pad_2000_um (rotate 90) 2 6500 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 1@1 0 0)
      (pin Round[A]Pad_2000_um (rotate 90) 2@1 0 -4500)
    )
    (image Button_Switch_THT:SW_PUSH_6mm_H4.3mm::1
      (outline (path signal 100  5265.56 -2250  5183.92 -2817.85  4945.6 -3339.7  4569.91 -3773.26
            4087.3 -4083.42  3536.84 -4245.05  2963.16 -4245.05  2412.7 -4083.42
            1930.09 -3773.26  1554.4 -3339.7  1316.08 -2817.85  1234.44 -2250
            1316.08 -1682.15  1554.4 -1160.3  1930.09 -726.738  2412.7 -416.578
            2963.16 -254.951  3536.84 -254.951  4087.3 -416.578  4569.91 -726.738
            4945.6 -1160.3  5183.92 -1682.15  5265.56 -2250))
      (outline (path signal 120  6750 -3000  6750 -1500))
      (outline (path signal 120  5500 1000  1000 1000))
      (outline (path signal 120  -250 -1500  -250 -3000))
      (outline (path signal 120  1000 -5500  5500 -5500))
      (outline (path signal 50  8000 1250  8000 -5750))
      (outline (path signal 50  7750 -6000  -1250 -6000))
      (outline (path signal 50  -1500 -5750  -1500 1250))
      (outline (path signal 50  -1250 1500  7750 1500))
      (outline (path signal 50  -1500 -6000  -1250 -6000))
      (outline (path signal 50  -1500 -5750  -1500 -6000))
      (outline (path signal 50  -1500 1500  -1250 1500))
      (outline (path signal 50  -1500 1250  -1500 1500))
      (outline (path signal 50  8000 1500  8000 1250))
      (outline (path signal 50  7750 1500  8000 1500))
      (outline (path signal 50  8000 -6000  8000 -5750))
      (outline (path signal 50  7750 -6000  8000 -6000))
      (outline (path signal 100  250 750  3250 750))
      (outline (path signal 100  250 -5250  250 750))
      (outline (path signal 100  6250 -5250  250 -5250))
      (outline (path signal 100  6250 750  6250 -5250))
      (outline (path signal 100  3250 750  6250 750))
      (pin Round[A]Pad_2000_um (rotate 90) 2 0 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 1 0 0)
      (pin Round[A]Pad_2000_um (rotate 90) 2@1 6500 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 1@1 6500 0)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle F.Cu 1524))
      (shape (circle B.Cu 1524))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Round[A]Pad_2500_um
      (shape (circle F.Cu 2500))
      (shape (circle B.Cu 2500))
      (attach off)
    )
    (padstack Oval[A]Pad_1500x1500_um
      (shape (path F.Cu 1500  0 0  0 0))
      (shape (path B.Cu 1500  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1500x1500_um
      (shape (rect F.Cu -750 -750 750 750))
      (shape (rect B.Cu -750 -750 750 750))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(C1-Pad1)"
      (pins C1-1 j1-D1 SW1-1 SW1-1@1)
    )
    (net "Net-(C1-Pad2)"
      (pins C1-2 R4-1 SW1-2 SW1-2@1)
    )
    (net "Net-(C2-Pad2)"
      (pins C2-2 R5-1 SW2-2 SW2-2@1)
    )
    (net "Net-(C2-Pad1)"
      (pins C2-1 j1-D0 SW2-1 SW2-1@1)
    )
    (net "Net-(D1-Pad1)"
      (pins D1-1 D3-2 K2-12 K4-1)
    )
    (net "Net-(D1-Pad2)"
      (pins D1-2 K1-9 K2-1)
    )
    (net "Net-(D2-Pad1)"
      (pins D2-1 D4-2 K3-1 K5-16)
    )
    (net "Net-(D2-Pad2)"
      (pins D2-2 K1-8 K3-16)
    )
    (net "Net-(D3-Pad1)"
      (pins D3-1 D6-2 K4-12 K7-1)
    )
    (net "Net-(D4-Pad1)"
      (pins D4-1 D5-2 K5-1 K6-16)
    )
    (net "Net-(D5-Pad1)"
      (pins D5-1 D7-2 K6-1 K8-16)
    )
    (net "Net-(D6-Pad1)"
      (pins D6-1 D8-2 K7-12 K9-1)
    )
    (net "Net-(D7-Pad1)"
      (pins D7-1 K8-1)
    )
    (net "Net-(D8-Pad1)"
      (pins D8-1 D9-2 K9-12 K10-1)
    )
    (net "Net-(D9-Pad1)"
      (pins D9-1 K10-12)
    )
    (net "Net-(J2-Pad6)"
      (pins J2-6 K2-3)
    )
    (net "Net-(J2-Pad3)"
      (pins J2-3 K3-4)
    )
    (net "Net-(J2-Pad5)"
      (pins J2-5 K2-4)
    )
    (net "Net-(J2-Pad4)"
      (pins J2-4 K2-9)
    )
    (net "Net-(J2-Pad2)"
      (pins J2-2 K2-10)
    )
    (net "Net-(J2-Pad1)"
      (pins J2-1 K4-3)
    )
    (net "Net-(J3-Pad1)"
      (pins J3-1 K5-4)
    )
    (net "Net-(J3-Pad2)"
      (pins J3-2 K7-3)
    )
    (net "Net-(J3-Pad4)"
      (pins J3-4 K4-9)
    )
    (net "Net-(J3-Pad5)"
      (pins J3-5 K3-13)
    )
    (net "Net-(J3-Pad3)"
      (pins J3-3 K4-10)
    )
    (net "Net-(J3-Pad6)"
      (pins J3-6 K4-4)
    )
    (net "Net-(J5-Pad1)"
      (pins J5-1 K9-4)
    )
    (net "Net-(J5-Pad2)"
      (pins J5-2 K9-3)
    )
    (net "Net-(J5-Pad4)"
      (pins J5-4 K7-10)
    )
    (net "Net-(J5-Pad5)"
      (pins J5-5 K7-9)
    )
    (net "Net-(J5-Pad3)"
      (pins J5-3 K5-13)
    )
    (net "Net-(J5-Pad6)"
      (pins J5-6 K7-4)
    )
    (net "Net-(J6-Pad4)"
      (pins J6-4 K9-9)
    )
    (net "Net-(J6-Pad3)"
      (pins J6-3 K6-4)
    )
    (net "Net-(J6-Pad2)"
      (pins J6-2 K9-10)
    )
    (net "Net-(J6-Pad1)"
      (pins J6-1 K10-3)
    )
    (net "Net-(J7-Pad1)"
      (pins J7-1 K8-4)
    )
    (net "Net-(J7-Pad2)"
      (pins J7-2 K10-9)
    )
    (net "Net-(J7-Pad4)"
      (pins J7-4 K10-4)
    )
    (net "Net-(Q1-Pad1)"
      (pins Q1-1 R25-2)
    )
    (net "Net-(Q1-Pad2)"
      (pins Q1-2 Q2-2 Q3-2 Q4-2 Q5-2 Q6-2 Q7-2 Q8-2 Q9-2 Q10-2 Q11-2 Q12-2 Q13-2 Q14-2
        Q15-2 Q16-2 Q17-2 Q18-2 Q19-2)
    )
    (net "Net-(Q2-Pad1)"
      (pins Q2-1 R24-2)
    )
    (net "Net-(Q3-Pad1)"
      (pins Q3-1 R23-2)
    )
    (net "Net-(Q4-Pad1)"
      (pins Q4-1 R22-2)
    )
    (net "Net-(Q5-Pad1)"
      (pins Q5-1 R21-2)
    )
    (net "Net-(Q6-Pad1)"
      (pins Q6-1 R20-2)
    )
    (net "Net-(Q7-Pad1)"
      (pins Q7-1 R19-2)
    )
    (net "Net-(Q8-Pad1)"
      (pins Q8-1 R18-2)
    )
    (net "Net-(Q9-Pad1)"
      (pins Q9-1 R17-2)
    )
    (net "Net-(Q10-Pad1)"
      (pins Q10-1 R16-2)
    )
    (net "Net-(Q11-Pad1)"
      (pins Q11-1 R15-2)
    )
    (net "Net-(Q12-Pad1)"
      (pins Q12-1 R14-2)
    )
    (net "Net-(Q13-Pad1)"
      (pins Q13-1 R13-2)
    )
    (net "Net-(Q14-Pad1)"
      (pins Q14-1 R12-2)
    )
    (net "Net-(Q15-Pad1)"
      (pins Q15-1 R11-2)
    )
    (net "Net-(Q16-Pad1)"
      (pins Q16-1 R10-2)
    )
    (net "Net-(Q17-Pad1)"
      (pins Q17-1 R9-2)
    )
    (net "Net-(Q18-Pad1)"
      (pins Q18-1 R8-2)
    )
    (net "Net-(Q19-Pad1)"
      (pins Q19-1 R7-2)
    )
    (net "Net-(R1-Pad2)"
      (pins R1-2 R2-1)
    )
    (net "Net-(J1-PadV0)"
      (pins J1-V0 R1-1)
    )
    (net "Net-(J1-PadVDD)"
      (pins J1-VDD j1-5V J4-VCC J4-SIG R2-2 R3-2)
    )
    (net "Net-(J1-PadA)"
      (pins J1-A R3-1)
    )
    (net "Net-(J1-PadK)"
      (pins J1-K J1-RW J1-VSS J4-GND J4-EN R4-2 R5-2)
    )
    (net "Net-(R6-Pad1)"
      (pins j1-A1 R6-1)
    )
    (net "Net-(J4-PadC0)"
      (pins J4-C0 R7-1)
    )
    (net "Net-(J4-PadC1)"
      (pins J4-C1 R8-1)
    )
    (net "Net-(J4-PadC2)"
      (pins J4-C2 R9-1)
    )
    (net "Net-(J4-PadC3)"
      (pins J4-C3 R10-1)
    )
    (net "Net-(J4-PadC4)"
      (pins J4-C4 R11-1)
    )
    (net "Net-(J4-PadC5)"
      (pins J4-C5 R12-1)
    )
    (net "Net-(J4-PadC6)"
      (pins J4-C6 R13-1)
    )
    (net "Net-(J4-PadC7)"
      (pins J4-C7 R14-1)
    )
    (net "Net-(J4-PadC8)"
      (pins J4-C8 R15-1)
    )
    (net "Net-(J4-PadC9)"
      (pins J4-C9 R16-1)
    )
    (net "Net-(J4-PadC10)"
      (pins J4-C10 R17-1)
    )
    (net "Net-(J4-PadC11)"
      (pins J4-C11 R18-1)
    )
    (net "Net-(J4-PadC12)"
      (pins J4-C12 R19-1)
    )
    (net "Net-(J4-PadC13)"
      (pins J4-C13 R20-1)
    )
    (net "Net-(J4-PadC14)"
      (pins J4-C14 R21-1)
    )
    (net "Net-(J4-PadC15)"
      (pins J4-C15 R22-1)
    )
    (net "Net-(R23-Pad1)"
      (pins j1-A4 R23-1)
    )
    (net "Net-(R24-Pad1)"
      (pins j1-A3 R24-1)
    )
    (net "Net-(R25-Pad1)"
      (pins j1-A2 R25-1)
    )
    (net "Net-(J4-PadS0)"
      (pins j1-D4 J4-S0)
    )
    (net "Net-(J4-PadS1)"
      (pins j1-D5 J4-S1)
    )
    (net "Net-(J4-PadS2)"
      (pins j1-D6 J4-S2)
    )
    (net "Net-(J4-PadS3)"
      (pins j1-D7 J4-S3)
    )
    (net "Net-(j1-PadRST)"
      (pins j1-RST j1-RST@1)
    )
    (net "Net-(j1-PadGND)"
      (pins j1-GND j1-GND@1)
    )
    (net "Net-(J1-PadRS)"
      (pins J1-RS j1-D8)
    )
    (net "Net-(J1-PadE)"
      (pins J1-E j1-D9 K1-1)
    )
    (net "Net-(J1-PadD7)"
      (pins J1-D7 j1-D10)
    )
    (net "Net-(J1-PadD6)"
      (pins J1-D6 j1-D11)
    )
    (net "Net-(J1-PadD5)"
      (pins J1-D5 j1-D12)
    )
    (net "Net-(J1-PadD4)"
      (pins J1-D4 j1-D13)
    )
    (net "Net-(K1-Pad16)"
      (pins j1-A0 K1-16)
    )
    (net "Net-(K1-Pad13)"
      (pins K1-13 K1-4)
    )
    (net "Net-(K2-Pad11)"
      (pins K2-11 Q4-3)
    )
    (net "Net-(K2-Pad8)"
      (pins K2-8 Q3-3)
    )
    (net "Net-(K2-Pad5)"
      (pins K2-5 Q2-3)
    )
    (net "Net-(K2-Pad2)"
      (pins K2-2 Q1-3)
    )
    (net "Net-(K3-Pad8)"
      (pins K3-9 K3-8 K5-9 K5-8 K6-9 K6-8 K8-8 K8-9 R6-2)
    )
    (net "Net-(K4-Pad2)"
      (pins K4-2 Q5-3)
    )
    (net "Net-(K4-Pad5)"
      (pins K4-5 Q6-3)
    )
    (net "Net-(K4-Pad8)"
      (pins K4-8 Q7-3)
    )
    (net "Net-(K4-Pad11)"
      (pins K4-11 Q8-3)
    )
    (net "Net-(K7-Pad2)"
      (pins K7-2 Q9-3)
    )
    (net "Net-(K7-Pad5)"
      (pins K7-5 Q10-3)
    )
    (net "Net-(K7-Pad8)"
      (pins K7-8 Q11-3)
    )
    (net "Net-(K7-Pad11)"
      (pins K7-11 Q12-3)
    )
    (net "Net-(K9-Pad2)"
      (pins K9-2 Q13-3)
    )
    (net "Net-(K9-Pad5)"
      (pins K9-5 Q14-3)
    )
    (net "Net-(K9-Pad8)"
      (pins K9-8 Q15-3)
    )
    (net "Net-(K9-Pad11)"
      (pins K9-11 Q16-3)
    )
    (net "Net-(K10-Pad8)"
      (pins K10-8 Q19-3)
    )
    (net "Net-(K10-Pad5)"
      (pins K10-5 Q18-3)
    )
    (net "Net-(K10-Pad2)"
      (pins K10-2 Q17-3)
    )
    (net "Net-(J1-PadD3)"
      (pins J1-D3)
    )
    (net "Net-(J1-PadD2)"
      (pins J1-D2)
    )
    (net "Net-(J1-PadD1)"
      (pins J1-D1)
    )
    (net "Net-(J1-PadD0)"
      (pins J1-D0)
    )
    (net "Net-(j1-Pad3V3)"
      (pins j1-3V3)
    )
    (net "Net-(j1-PadREF)"
      (pins j1-REF)
    )
    (net "Net-(j1-PadA7)"
      (pins j1-A7)
    )
    (net "Net-(j1-PadA6)"
      (pins j1-A6)
    )
    (net "Net-(j1-PadD2)"
      (pins j1-D2)
    )
    (net "Net-(j1-PadA5)"
      (pins j1-A5)
    )
    (net "Net-(j1-PadD3)"
      (pins j1-D3)
    )
    (net "Net-(j1-PadVIN)"
      (pins j1-VIN)
    )
    (net "Net-(J7-Pad3)"
      (pins J7-3 K6-13)
    )
    (net "Net-(K8-Pad13)"
      (pins K8-13)
    )
    (net "Net-(K10-Pad10)"
      (pins K10-10)
    )
    (net "Net-(K10-Pad11)"
      (pins K10-11)
    )
    (class kicad_default "" "Net-(C1-Pad1)" "Net-(C1-Pad2)" "Net-(C2-Pad1)"
      "Net-(C2-Pad2)" "Net-(D1-Pad1)" "Net-(D1-Pad2)" "Net-(D2-Pad1)" "Net-(D2-Pad2)"
      "Net-(D3-Pad1)" "Net-(D4-Pad1)" "Net-(D5-Pad1)" "Net-(D6-Pad1)" "Net-(D7-Pad1)"
      "Net-(D8-Pad1)" "Net-(D9-Pad1)" "Net-(J1-PadA)" "Net-(J1-PadD0)" "Net-(J1-PadD1)"
      "Net-(J1-PadD2)" "Net-(J1-PadD3)" "Net-(J1-PadD4)" "Net-(J1-PadD5)"
      "Net-(J1-PadD6)" "Net-(J1-PadD7)" "Net-(J1-PadE)" "Net-(J1-PadK)" "Net-(J1-PadRS)"
      "Net-(J1-PadV0)" "Net-(J1-PadVDD)" "Net-(J2-Pad1)" "Net-(J2-Pad2)" "Net-(J2-Pad3)"
      "Net-(J2-Pad4)" "Net-(J2-Pad5)" "Net-(J2-Pad6)" "Net-(J3-Pad1)" "Net-(J3-Pad2)"
      "Net-(J3-Pad3)" "Net-(J3-Pad4)" "Net-(J3-Pad5)" "Net-(J3-Pad6)" "Net-(J4-PadC0)"
      "Net-(J4-PadC1)" "Net-(J4-PadC10)" "Net-(J4-PadC11)" "Net-(J4-PadC12)"
      "Net-(J4-PadC13)" "Net-(J4-PadC14)" "Net-(J4-PadC15)" "Net-(J4-PadC2)"
      "Net-(J4-PadC3)" "Net-(J4-PadC4)" "Net-(J4-PadC5)" "Net-(J4-PadC6)"
      "Net-(J4-PadC7)" "Net-(J4-PadC8)" "Net-(J4-PadC9)" "Net-(J4-PadS0)"
      "Net-(J4-PadS1)" "Net-(J4-PadS2)" "Net-(J4-PadS3)" "Net-(J5-Pad1)" "Net-(J5-Pad2)"
      "Net-(J5-Pad3)" "Net-(J5-Pad4)" "Net-(J5-Pad5)" "Net-(J5-Pad6)" "Net-(J6-Pad1)"
      "Net-(J6-Pad2)" "Net-(J6-Pad3)" "Net-(J6-Pad4)" "Net-(J7-Pad1)" "Net-(J7-Pad2)"
      "Net-(J7-Pad3)" "Net-(J7-Pad4)" "Net-(K1-Pad13)" "Net-(K1-Pad16)" "Net-(K10-Pad10)"
      "Net-(K10-Pad11)" "Net-(K10-Pad2)" "Net-(K10-Pad5)" "Net-(K10-Pad8)"
      "Net-(K2-Pad11)" "Net-(K2-Pad2)" "Net-(K2-Pad5)" "Net-(K2-Pad8)" "Net-(K3-Pad8)"
      "Net-(K4-Pad11)" "Net-(K4-Pad2)" "Net-(K4-Pad5)" "Net-(K4-Pad8)" "Net-(K7-Pad11)"
      "Net-(K7-Pad2)" "Net-(K7-Pad5)" "Net-(K7-Pad8)" "Net-(K8-Pad13)" "Net-(K9-Pad11)"
      "Net-(K9-Pad2)" "Net-(K9-Pad5)" "Net-(K9-Pad8)" "Net-(Q1-Pad1)" "Net-(Q1-Pad2)"
      "Net-(Q10-Pad1)" "Net-(Q11-Pad1)" "Net-(Q12-Pad1)" "Net-(Q13-Pad1)"
      "Net-(Q14-Pad1)" "Net-(Q15-Pad1)" "Net-(Q16-Pad1)" "Net-(Q17-Pad1)"
      "Net-(Q18-Pad1)" "Net-(Q19-Pad1)" "Net-(Q2-Pad1)" "Net-(Q3-Pad1)" "Net-(Q4-Pad1)"
      "Net-(Q5-Pad1)" "Net-(Q6-Pad1)" "Net-(Q7-Pad1)" "Net-(Q8-Pad1)" "Net-(Q9-Pad1)"
      "Net-(R1-Pad2)" "Net-(R23-Pad1)" "Net-(R24-Pad1)" "Net-(R25-Pad1)" "Net-(R6-Pad1)"
      "Net-(j1-Pad3V3)" "Net-(j1-PadA5)" "Net-(j1-PadA6)" "Net-(j1-PadA7)"
      "Net-(j1-PadD2)" "Net-(j1-PadD3)" "Net-(j1-PadGND)" "Net-(j1-PadREF)"
      "Net-(j1-PadRST)" "Net-(j1-PadVIN)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
