\documentclass{article}
\usepackage{graphicx}
\usepackage{booktabs}
\usepackage[table,xcdraw]{xcolor}
\usepackage{colortbl}


\begin{document}

\begin{table}[]
\resizebox{\columnwidth}{!}{%
\begin{tabular}{l|l|l|l|l|l|}
\cline{2-6}
                                          & \textbf{FPGA}                               & \textbf{Software}           & \textbf{Language}         & \textbf{On-Chip Power}                                                                       & \textbf{Adder}                                       \\ \hline
\multicolumn{1}{|l|}{\textbf{Simulation-Based Analysis of Power, Hardware,
and Temperature Constraints in 4-Bit Full Adder 
Circuits for High-Speed Data Processing }} & \multicolumn{1}{c|}{Virtex and Zynq boards} & \multicolumn{1}{c|}{Vivado} & \multicolumn{1}{c|}{VHDL} & \multicolumn{1}{c|}{\begin{tabular}[c]{@{}c@{}}Virtex = 6.948w\\ Zynq = 2.802w\end{tabular}} & 4-bit Full adder                                     \\ \hline
\multicolumn{1}{|l|}{\textbf{ Comparative Analysis of Hardware and Software 
utilization in the implementation of Full Adder using 
Vivado }} & Zed, Kintex and Genesys                     & Vivado                      & Not especified            & \begin{tabular}[c]{@{}l@{}}Genesys = 1.082w\\ Kintex = 1.515w\\ Zed = 1.025w\end{tabular}    & Full adder                                           \\ \hline
\multicolumn{1}{|l|}{\textbf{Comparative Analysis of Power, Temperature and 
Hardware Utilization on Implementation of Half 
Adder }} & Airtex, Kintex and Virtex                   & Vivado                      & Not especified            & \begin{tabular}[c]{@{}l@{}}Airtex = 0.795w\\ Vintex = 1.013w\\ Kintex = 1.294w\end{tabular}  & Half adder                                           \\ \hline
\multicolumn{1}{|l|}{\textbf{DeMAS: An Efficient Design Methodology for Building
 Approximate Adders for FPGA-Based Systems}} & Virtex-7 (7VX330T)                          & Xilinx ISE 14.7             & \multicolumn{1}{c|}{VHDL}                      & Not especified                                                                               & 1/2 bit(s) approximate adders (scalable for 16 bits) \\ \hline
\multicolumn{1}{|l|}{\textbf{Exploring Temperature, Power, and Hardware 
Utilization in Half Adder Implementation on FPGA 
Platforms}} & Genesys, Virtex                             & Vivado                      & \multicolumn{1}{c|}{VHDL}                      & \begin{tabular}[c]{@{}l@{}}Virtex = 3.616w\\ Genesys = 0.824w\end{tabular}                   & Half adder                                           \\ \hline
\end{tabular}%
}
\end{table}



% Please add the following required packages to your document preamble:
% \usepackage{booktabs}
% \usepackage[table,xcdraw]{xcolor}
% Beamer presentation requires \usepackage{colortbl} instead of \usepackage[table,xcdraw]{xcolor}
% Please add the following required packages to your document preamble:
% \usepackage[table,xcdraw]{xcolor}
% Beamer presentation requires \usepackage{colortbl} instead of \usepackage[table,xcdraw]{xcolor}
\begin{table}[p]
\begin{tabular}{|c|c|c|c|c|c|}
\hline
\rowcolor[HTML]{FFFFC7} 
{\color[HTML]{000000} \textbf{Article Name}} &
  {\color[HTML]{000000} \textbf{FPGA}} &
  {\color[HTML]{000000} \textbf{Software}} &
  {\color[HTML]{000000} \textbf{Language}} &
  {\color[HTML]{000000} \textbf{On-Chip Power}} &
  {\color[HTML]{000000} \textbf{Adder}} \\ \hline
\textbf{\begin{tabular}[c]{@{}c@{}}Simulation-Based Analysis of Power,\\  Hardware, and Temperature Constraints\\  in 4-Bit Full Adder Circuits for High-Speed\\  Data Processing\end{tabular}} &
  Virtex and Zynq boards &
  Vivado &
  VHDL &
  \begin{tabular}[c]{@{}c@{}}Virtex = 6.948w\\ Zynq = 2.802w\end{tabular} &
  4-bit Full adder \\ \hline
\textbf{\begin{tabular}[c]{@{}c@{}}Comparative Analysis of Hardware and\\  Software utilization in the implementation\\  of Full Adder using Vivado\end{tabular}} &
  Zed, Kintex and Genesys &
  Vivado &
  Not especified &
  \begin{tabular}[c]{@{}c@{}}Genesys = 1.082w\\ Kintex = 1.515w\\ Zed = 1.025w\end{tabular} &
  Full adder \\ \hline
\textbf{\begin{tabular}[c]{@{}c@{}}Comparative Analysis of Power, Temperature\\  and Hardware Utilization on Implementation\\  of Half Adder\end{tabular}} &
  Airtex, Kintex and Virtex &
  Vivado &
  Not especified &
  \begin{tabular}[c]{@{}c@{}}Airtex = 0.795w\\ Vintex = 1.013w\\ Kintex = 1.294w\end{tabular} &
  Half adder \\ \hline
\textbf{\begin{tabular}[c]{@{}c@{}}DeMAS: An Efficient Design Methodology for\\  Building Approximate Adders for FPGA-Based\\  Systems\end{tabular}} &
  Virtex-7 (7VX330T) &
  Xilinx ISE 14.7 &
  VHDL &
  Not especified &
  1/2 bit(s) approximate adders (scalable for 16 bits) \\ \hline
\textbf{\begin{tabular}[c]{@{}c@{}}Exploring Temperature, Power, and Hardware\\  Utilization in Half Adder Implementation on \\ FPGA Platforms\end{tabular}} &
  Genesys, Virtex &
  Vivado &
  VHDL &
  \begin{tabular}[c]{@{}c@{}}Virtex = 3.616w\\ Genesys = 0.824w\end{tabular} &
  Half adder \\ \hline
\end{tabular}
\end{table}

\end{document}