
---------- Begin Simulation Statistics ----------
final_tick                                52974656000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                                 926900                       # Number of bytes of host memory used
host_seconds                                  1535.02                       # Real time elapsed on the host
host_tick_rate                               34510739                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.052975                       # Number of seconds simulated
sim_ticks                                 52974656000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 144249772                       # number of cc regfile reads
system.cpu.cc_regfile_writes                153501435                       # number of cc regfile writes
system.cpu.committedInsts::0                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::1                 80407777                       # Number of Instructions Simulated
system.cpu.committedInsts::total            180407777                       # Number of Instructions Simulated
system.cpu.committedOps::0                  163090816                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  153493575                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              316584391                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.059493                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            1.317650                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.587277                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   4499076                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3787975                       # number of floating regfile writes
system.cpu.idleCycles                           44824                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1225716                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0              10117062                       # Number of branches executed
system.cpu.iew.exec_branches::1              17330940                       # Number of branches executed
system.cpu.iew.exec_branches::total          27448002                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.074803                       # Inst execution rate
system.cpu.iew.exec_refs::0                  25841779                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  40741454                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              66583233                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                 9991213                       # Number of stores executed
system.cpu.iew.exec_stores::1                15396506                       # Number of stores executed
system.cpu.iew.exec_stores::total            25387719                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2722063                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              42436280                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                766                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             26254079                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           335585998                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           15850566                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           25344948                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       41195514                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1644030                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             325773281                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6371                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  5164                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1203254                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 29592                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          21428                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       531792                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         693924                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              206514201                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              161953252                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          368467453                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  165020840                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  160370287                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              325391127                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.630612                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.648040                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.638272                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              130230313                       # num instructions producing a value
system.cpu.iew.wb_producers::1              104952215                       # num instructions producing a value
system.cpu.iew.wb_producers::total          235182528                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.557545                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    1.513651                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                3.071196                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   165062819                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   160448322                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               325511141                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                525379846                       # number of integer regfile reads
system.cpu.int_regfile_writes               273817295                       # number of integer regfile writes
system.cpu.ipc::0                            0.943848                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.758927                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.702774                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3620588      2.18%      2.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             130040570     78.45%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              5574640      3.36%     84.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                184210      0.11%     84.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               96894      0.06%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   96      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  859      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  483      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              178176      0.11%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                123      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               5      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              10      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               3      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             15987456      9.65%     93.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             9726189      5.87%     99.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           27379      0.02%     99.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         320982      0.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              165758675                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           1662254      1.03%      1.03% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu             117335710     72.51%     73.54% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               365011      0.23%     73.76% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                  8095      0.01%     73.77% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd              362619      0.22%     73.99% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     73.99% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                   0      0.00%     73.99% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     73.99% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     73.99% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     73.99% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     73.99% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  1      0.00%     73.99% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                 1025      0.00%     73.99% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     73.99% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                59505      0.04%     74.03% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    0      0.00%     74.03% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                  194      0.00%     74.03% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc              370251      0.23%     74.26% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                  6      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd           59017      0.04%     74.30% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     74.30% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     74.30% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt          292790      0.18%     74.48% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv            5533      0.00%     74.48% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     74.48% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult          38260      0.02%     74.50% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     74.50% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt            347      0.00%     74.50% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     74.50% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     74.50% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     74.50% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     74.50% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     74.50% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     74.50% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     74.50% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     74.50% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     74.50% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     74.50% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     74.50% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     74.50% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     74.50% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     74.50% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             22914619     14.16%     88.66% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            13035858      8.06%     96.72% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead         2816938      1.74%     98.46% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite        2489274      1.54%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              161817307                       # Type of FU issued
system.cpu.iq.FU_type::total                327575982      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                14281022                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            21508738                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7054990                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7930639                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 54334030                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 39338452                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total             93672482                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.165867                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.120090                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.285957                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                57241334     61.11%     61.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                6725976      7.18%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                    8824      0.01%     68.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                602687      0.64%     68.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     68.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     68.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     68.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     68.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     68.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     68.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    1      0.00%     68.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    325      0.00%     68.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     68.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  26502      0.03%     68.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     68.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    182      0.00%     68.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 32276      0.03%     69.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     69.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     69.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   41      0.00%     69.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     69.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     69.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     69.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             15586      0.02%     69.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     69.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     69.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt             81170      0.09%     69.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv              4118      0.00%     69.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     69.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult             3248      0.00%     69.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     69.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                9      0.00%     69.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     69.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     69.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     69.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     69.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     69.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     69.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     69.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     69.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     69.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     69.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     69.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     69.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                4990737      5.33%     74.44% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              20145921     21.51%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1474632      1.57%     97.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite          2318913      2.48%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              478409313                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          911428502                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    318336137                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         346678171                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  335583531                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 327575982                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2467                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        19001578                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           1483594                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1075                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     27207555                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     105904489                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.093127                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.441666                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4824409      4.56%      4.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6975747      6.59%     11.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            26826257     25.33%     36.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            25280223     23.87%     60.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            23985697     22.65%     82.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            13548385     12.79%     95.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3849234      3.63%     99.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              589361      0.56%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               25176      0.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       105904489                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.091818                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            204915                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           238164                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             16277033                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            10266636                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads           1162648                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores          2013375                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             26159247                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            15987443                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               112113378                       # number of misc regfile reads
system.cpu.numCycles                        105949313                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1687                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   21                       # Number of system calls
system.cpu.workload1.numSyscalls                   17                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         41633                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1342                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       653876                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1309377                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
sim_insts                                   180407777                       # Number of instructions simulated
sim_ops                                     316584391                       # Number of ops (including micro ops) simulated
host_inst_rate                                 117528                       # Simulator instruction rate (inst/s)
host_op_rate                                   206241                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                30093352                       # Number of BP lookups
system.cpu.branchPred.condPredicted          21804533                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1437246                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             20125427                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                19540703                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             97.094601                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2418024                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               4397                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          924723                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             880268                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            44455                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       234619                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        17151186                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1392                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1180877                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    105888681                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.989785                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.520780                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        18362491     17.34%     17.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        19120833     18.06%     35.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        17089190     16.14%     51.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        12567336     11.87%     63.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        12940789     12.22%     75.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         6764103      6.39%     82.02% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         4550103      4.30%     86.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         3251807      3.07%     89.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        11242029     10.62%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    105888681                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::1          80407777                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     180407777                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           163090816                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           153493575                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       316584391                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 25511179                       # Number of memory references committed
system.cpu.commit.memRefs::1                 39402716                       # Number of memory references committed
system.cpu.commit.memRefs::total             64913895                       # Number of memory references committed
system.cpu.commit.loads::0                   15568310                       # Number of loads committed
system.cpu.commit.loads::1                   24288454                       # Number of loads committed
system.cpu.commit.loads::total               39856764                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       18                       # Number of memory barriers committed
system.cpu.commit.membars::1                      900                       # Number of memory barriers committed
system.cpu.commit.membars::total                  918                       # Number of memory barriers committed
system.cpu.commit.branches::0                10045652                       # Number of branches committed
system.cpu.commit.branches::1                16823679                       # Number of branches committed
system.cpu.commit.branches::total            26869331                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                  578907                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                 6343746                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             6922653                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                159434446                       # Number of committed integer instructions.
system.cpu.commit.integer::1                151067692                       # Number of committed integer instructions.
system.cpu.commit.integer::total            310502138                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0             107667                       # Number of function calls committed.
system.cpu.commit.functionCalls::1            2079642                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        2187309                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      3548093      2.18%      2.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    128023985     78.50%     80.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      5559775      3.41%     84.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       179990      0.11%     84.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        88439      0.05%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd           86      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          623      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          388      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       178114      0.11%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          120      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            3      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            7      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     15545153      9.53%     93.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      9655261      5.92%     99.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        23157      0.01%     99.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       287608      0.18%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    163090816                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      1575558      1.03%      1.03% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu    111023516     72.33%     73.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       344148      0.22%     73.58% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv         7417      0.00%     73.59% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd       330495      0.22%     73.80% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     73.80% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt            0      0.00%     73.80% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     73.80% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     73.80% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     73.80% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     73.80% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd          962      0.00%     73.80% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu        58512      0.04%     73.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            0      0.00%     73.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt          172      0.00%     73.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc       367957      0.24%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift            6      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd        58931      0.04%     74.12% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     74.12% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     74.12% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt       279047      0.18%     74.30% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv         5531      0.00%     74.30% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult        38260      0.02%     74.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     74.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt          347      0.00%     74.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     74.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     74.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     74.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     74.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     74.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     74.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     74.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     74.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     74.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     74.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     74.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     74.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     74.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     74.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     21605350     14.08%     88.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     12669083      8.25%     96.66% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead      2683104      1.75%     98.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite      2445179      1.59%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    153493575                       # Class of committed instruction
system.cpu.commit.committedInstType::total    316584391      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples      11242029                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     64670994                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         64670994                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     64676303                       # number of overall hits
system.cpu.dcache.overall_hits::total        64676303                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       145552                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         145552                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       145710                       # number of overall misses
system.cpu.dcache.overall_misses::total        145710                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1508528495                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1508528495                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1508528495                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1508528495                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     64816546                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     64816546                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     64822013                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     64822013                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002246                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002246                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002248                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002248                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 10364.189396                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10364.189396                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 10352.951033                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10352.951033                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          116                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         9218                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1421                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     6.486981                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       102159                       # number of writebacks
system.cpu.dcache.writebacks::total            102159                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        42425                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        42425                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        42425                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        42425                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       103127                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       103127                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       103259                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       103259                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1065281496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1065281496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1069433996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1069433996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001591                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001591                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001593                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001593                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 10329.802050                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10329.802050                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 10356.811474                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10356.811474                       # average overall mshr miss latency
system.cpu.dcache.replacements                 102159                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     39664493                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        39664493                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        92435                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         92435                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    825458000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    825458000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     39756928                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     39756928                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002325                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002325                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  8930.145508                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8930.145508                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        42347                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        42347                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        50088                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        50088                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    436313500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    436313500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001260                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001260                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  8710.938748                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8710.938748                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     25006501                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       25006501                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        53117                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        53117                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    683070495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    683070495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     25059618                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     25059618                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002120                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002120                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 12859.734078                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12859.734078                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           78                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           78                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        53039                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        53039                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    628967996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    628967996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002117                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002117                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 11858.594544                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11858.594544                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         5309                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          5309                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          158                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          158                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         5467                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5467                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.028901                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.028901                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          132                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          132                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      4152500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      4152500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.024145                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.024145                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 31458.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 31458.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  52974656000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.721878                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            64779580                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            103183                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            627.812527                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.721878                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998752                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998752                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          724                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         129747209                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        129747209                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52974656000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                108306361                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               8050407                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  91269194                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2979762                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1203254                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             19176473                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                258575                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              340681655                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               5738921                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    41243753                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    25392276                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        132228                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         26860                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  52974656000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  52974656000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52974656000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1231110                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      198468682                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    30093352                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           22838995                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     103853173                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1459734                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                      15290                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                22582                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  59796858                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                100163                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                    18921                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          105904489                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.304619                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.830781                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 10724525     10.13%     10.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 13910346     13.13%     23.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 12640899     11.94%     35.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 11280405     10.65%     45.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  9800958      9.25%     55.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 47547356     44.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                5                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            105904489                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.284035                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.873242                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     59224096                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59224096                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     59224096                       # number of overall hits
system.cpu.icache.overall_hits::total        59224096                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       571993                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         571993                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       571993                       # number of overall misses
system.cpu.icache.overall_misses::total        571993                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4793934258                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4793934258                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4793934258                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4793934258                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     59796089                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59796089                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     59796089                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59796089                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009566                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009566                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009566                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009566                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  8381.106514                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8381.106514                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  8381.106514                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8381.106514                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       343261                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          506                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             33074                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              17                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    10.378575                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    29.764706                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       551692                       # number of writebacks
system.cpu.icache.writebacks::total            551692                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        19726                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        19726                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        19726                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        19726                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       552267                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       552267                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       552267                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       552267                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4409530907                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4409530907                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4409530907                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4409530907                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009236                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009236                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009236                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009236                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  7984.418600                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  7984.418600                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  7984.418600                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  7984.418600                       # average overall mshr miss latency
system.cpu.icache.replacements                 551692                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     59224096                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59224096                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       571993                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        571993                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4793934258                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4793934258                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     59796089                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59796089                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009566                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009566                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  8381.106514                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8381.106514                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        19726                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        19726                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       552267                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       552267                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4409530907                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4409530907                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009236                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009236                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  7984.418600                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  7984.418600                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  52974656000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.053676                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59776363                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            552267                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            108.238158                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.053676                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998152                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998152                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          165                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          168                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         120144445                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        120144445                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52974656000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59815984                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        114500                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  52974656000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  52974656000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52974656000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       52438                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  708721                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   67                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1040                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 323767                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 1050                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    786                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                     1358193                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                 1870791                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                 4190                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation               20388                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                 873181                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                18476                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                    553                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  52974656000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1203254                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                111996446                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 3720543                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            267                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  90829950                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4058518                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              337328309                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               1645862                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                255785                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1407737                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      1                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1792491                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents          140368                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           447493858                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   817985274                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                545216259                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   4776801                       # Number of floating rename lookups
system.cpu.rename.committedMaps             420210980                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 27282818                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      10                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   9                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5413415                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1051659658                       # The number of ROB reads
system.cpu.rob.writes                       670253311                       # The number of ROB writes
system.cpu.thread0.numInsts                  80407777                       # Number of Instructions committed
system.cpu.thread0.numOps                   153493575                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               548788                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               100024                       # number of demand (read+write) hits
system.l2.demand_hits::total                   648812                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              548788                       # number of overall hits
system.l2.overall_hits::.cpu.data              100024                       # number of overall hits
system.l2.overall_hits::total                  648812                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3386                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               3159                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6545                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3386                       # number of overall misses
system.l2.overall_misses::.cpu.data              3159                       # number of overall misses
system.l2.overall_misses::total                  6545                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    243652500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    259137500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        502790000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    243652500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    259137500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       502790000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           552174                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           103183                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               655357                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          552174                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          103183                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              655357                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.006132                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.030616                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.009987                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.006132                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.030616                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.009987                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71958.800945                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82031.497309                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76820.473644                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71958.800945                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82031.497309                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76820.473644                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data              87                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  87                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             87                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 87                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3386                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          3072                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6458                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3386                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         3072                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        35175                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            41633                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    223336500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    226086000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    449422500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    223336500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    226086000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2107069269                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2556491769                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.006132                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.029772                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.009854                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.006132                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.029772                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.063527                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65958.800945                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73595.703125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69591.591824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65958.800945                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73595.703125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 59902.466780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61405.418034                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       100120                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           100120                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       100120                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       100120                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       553651                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           553651                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       553651                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       553651                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        35175                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          35175                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2107069269                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2107069269                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 59902.466780                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 59902.466780                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data               76                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   76                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data           76                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               76                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             50298                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 50298                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2677                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2677                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    220507500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     220507500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         52975                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             52975                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.050533                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.050533                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82371.124393                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82371.124393                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           86                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               86                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data         2591                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2591                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    190388000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    190388000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.048910                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.048910                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73480.509456                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73480.509456                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         548788                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             548788                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3386                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3386                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    243652500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    243652500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       552174                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         552174                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.006132                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.006132                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71958.800945                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71958.800945                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3386                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3386                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    223336500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    223336500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.006132                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.006132                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65958.800945                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65958.800945                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         49726                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             49726                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          482                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             482                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     38630000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     38630000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        50208                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         50208                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.009600                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.009600                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80145.228216                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80145.228216                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          481                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          481                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     35698000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     35698000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.009580                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.009580                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74216.216216                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74216.216216                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  52974656000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  302891                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              302892                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 27524                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  52974656000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 40743.024020                       # Cycle average of tags in use
system.l2.tags.total_refs                     1344292                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     41633                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     32.289098                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      3278.246868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2797.820363                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 34666.956789                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.050022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.042691                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.528976                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.621689                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         35175                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          6458                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        35172                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6391                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.536728                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.098541                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20988897                       # Number of tag accesses
system.l2.tags.data_accesses                 20988897                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52974656000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      3386.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     35175.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000690250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               93962                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       41633                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     41633                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 41633                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     838                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2664512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     50.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   52577175000                       # Total gap between requests
system.mem_ctrls.avgGap                    1262872.60                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       216704                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       196608                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      2251200                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 4090710.848598998040                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 3711359.635822835378                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 42495792.705100342631                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3386                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         3072                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        35175                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     97663431                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    111454170                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   1013740301                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28843.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36280.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     28819.91                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       216704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       196608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      2251200                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2664512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       216704                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       216704                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3386                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         3072                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        35175                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          41633                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      4090711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      3711360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     42495793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         50297863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      4090711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4090711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      4090711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      3711360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     42495793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        50297863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                41633                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2608                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2510                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2537                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2476                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2476                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2568                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2489                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2481                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2454                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2625                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2744                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2775                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2722                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2744                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2722                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2702                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               442239152                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             208165000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1222857902                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10622.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29372.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               37504                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.08                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         4129                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   645.316542                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   416.566721                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   422.854098                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          781     18.91%     18.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          514     12.45%     31.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          209      5.06%     36.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          150      3.63%     40.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          149      3.61%     43.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           73      1.77%     45.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           71      1.72%     47.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           64      1.55%     48.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2118     51.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         4129                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2664512                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               50.297863                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.39                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               90.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  52974656000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        13601700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         7229475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      143835300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4181395920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1693719660                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  18915977760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   24955759815                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   471.088662                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  49155561153                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1768780000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2050314847                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        15879360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         8440080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      153424320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4181395920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1819881750                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  18809736000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   24988757430                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   471.711556                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  48879920452                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1768780000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2325955548                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  52974656000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              39042                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2591                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2591                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         39042                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        83266                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        83266                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  83266                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2664512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2664512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2664512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             41633                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   41633    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               41633                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  52974656000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy            64344483                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          217752876                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            602475                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       100120                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       553731                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            40143                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              76                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             76                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            52975                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           52975                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        552267                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        50208                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1656133                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       308677                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1964810                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     70647424                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     13141888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               83789312                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           40236                       # Total snoops (count)
system.tol2bus.snoopTraffic                      5952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           695669                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001948                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.044091                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 694314     99.81%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1355      0.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             695669                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  52974656000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1308539999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         828409981                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         154829965                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
