{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713888868060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713888868061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 11:14:27 2024 " "Processing started: Tue Apr 23 11:14:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713888868061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713888868061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off step2 -c step2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off step2 -c step2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713888868061 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713888868265 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713888868265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file step2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 step2 " "Found entity 1: step2" {  } { { "step2.bdf" "" { Schematic "/home/connero/Documents/SecondBrain/academia/CPRE281/Lab/Lab_12/step2/step2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713888874450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713888874450 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "step2 " "Elaborating entity \"step2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713888874513 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register_file.v 1 1 " "Using design file register_file.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "/home/connero/Documents/SecondBrain/academia/CPRE281/Lab/Lab_12/step2/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713888874539 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713888874539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:inst " "Elaborating entity \"register_file\" for hierarchy \"register_file:inst\"" {  } { { "step2.bdf" "inst" { Schematic "/home/connero/Documents/SecondBrain/academia/CPRE281/Lab/Lab_12/step2/step2.bdf" { { 280 728 920 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713888874539 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_3to8.v 1 1 " "Using design file decoder_3to8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3to8 " "Found entity 1: decoder_3to8" {  } { { "decoder_3to8.v" "" { Text "/home/connero/Documents/SecondBrain/academia/CPRE281/Lab/Lab_12/step2/decoder_3to8.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713888874546 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713888874546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3to8 register_file:inst\|decoder_3to8:dec " "Elaborating entity \"decoder_3to8\" for hierarchy \"register_file:inst\|decoder_3to8:dec\"" {  } { { "register_file.v" "dec" { Text "/home/connero/Documents/SecondBrain/academia/CPRE281/Lab/Lab_12/step2/register_file.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713888874546 ""}
{ "Warning" "WSGN_SEARCH_FILE" "four_bit_register.v 1 1 " "Using design file four_bit_register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_register " "Found entity 1: four_bit_register" {  } { { "four_bit_register.v" "" { Text "/home/connero/Documents/SecondBrain/academia/CPRE281/Lab/Lab_12/step2/four_bit_register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713888874552 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713888874552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_register register_file:inst\|four_bit_register:registers\[0\].reg_inst " "Elaborating entity \"four_bit_register\" for hierarchy \"register_file:inst\|four_bit_register:registers\[0\].reg_inst\"" {  } { { "register_file.v" "registers\[0\].reg_inst" { Text "/home/connero/Documents/SecondBrain/academia/CPRE281/Lab/Lab_12/step2/register_file.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713888874552 ""}
{ "Warning" "WSGN_SEARCH_FILE" "one_bit_register.v 1 1 " "Using design file one_bit_register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_register " "Found entity 1: one_bit_register" {  } { { "one_bit_register.v" "" { Text "/home/connero/Documents/SecondBrain/academia/CPRE281/Lab/Lab_12/step2/one_bit_register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713888874558 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713888874558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_register register_file:inst\|four_bit_register:registers\[0\].reg_inst\|one_bit_register:bit_register\[0\].single_bit_reg " "Elaborating entity \"one_bit_register\" for hierarchy \"register_file:inst\|four_bit_register:registers\[0\].reg_inst\|one_bit_register:bit_register\[0\].single_bit_reg\"" {  } { { "four_bit_register.v" "bit_register\[0\].single_bit_reg" { Text "/home/connero/Documents/SecondBrain/academia/CPRE281/Lab/Lab_12/step2/four_bit_register.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713888874558 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_8to1.v 1 1 " "Using design file mux_8to1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8to1 " "Found entity 1: mux_8to1" {  } { { "mux_8to1.v" "" { Text "/home/connero/Documents/SecondBrain/academia/CPRE281/Lab/Lab_12/step2/mux_8to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713888874574 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713888874574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8to1 register_file:inst\|mux_8to1:read_mux1 " "Elaborating entity \"mux_8to1\" for hierarchy \"register_file:inst\|mux_8to1:read_mux1\"" {  } { { "register_file.v" "read_mux1" { Text "/home/connero/Documents/SecondBrain/academia/CPRE281/Lab/Lab_12/step2/register_file.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713888874574 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1713888874927 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713888875016 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713888875445 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713888875445 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "104 " "Implemented 104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713888875494 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713888875494 ""} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Implemented 80 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713888875494 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713888875494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "656 " "Peak virtual memory: 656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713888875524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 11:14:35 2024 " "Processing ended: Tue Apr 23 11:14:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713888875524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713888875524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713888875524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713888875524 ""}
