AArch64 coRR-TRTW
variant=memtag,async
(* Test LDG-STG *)
{
0:X1=x:green; 0:X0=x:red;
1:X1=x:green; 1:X2=x:blue; 1:X3=x:red;
}
  P0         | P1          ;
 STG X0,[X1] | MOV X0,X3   ;
             | LDG X0,[X3] ;
             | STG X2,[X1] ;
exists 1:X0=x:red /\ [tag(x)]=:red
