#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar 27 14:35:26 2023
# Process ID: 18428
# Current directory: D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22152 D:\OV7670-master_compress_snapshot0327E2\OV7670-master_compress\OV7670-master\OV7670-master\OV7670\ov7670.xpr
# Log file: D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/vivado.log
# Journal file: D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670'
INFO: [Project 1-313] Project file moved from 'C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sim_2/new/test_camera.v', nor could it be found using path 'C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sim_2/new/test_camera.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sim_2/new/testbench.v', nor could it be found using path 'C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sim_2/new/testbench.v'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/My_IP2', nor could it be found using path 'C:/vivado_tut/My_IP2'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/My_IP2'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/7788/VIVADO/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 801.562 ; gain = 211.523
WARNING: [HDL 9-3756] overwriting previous definition of module 'design_1' [D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/sim/design_1.v:13]
WARNING: [HDL 9-3756] overwriting previous definition of module 'design_1' [D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/synth/design_1.v:13]
WARNING: [HDL 9-3756] overwriting previous definition of module 'design_1' [D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/synth/design_1.v:13]
WARNING: [HDL 9-3756] overwriting previous definition of module 'design_1' [D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/sim/design_1.v:13]
update_compile_order -fileset sources_1
open_bd_design {D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:module_ref:camera_controller:1.0 - camera_controller_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lower_vbuffer
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_bt
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - microblaze_0_clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_microblaze_0_clk_wiz_1_100M
Adding cell -- xilinx.com:module_ref:counter:1.0 - counter_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_button
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_2
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_4
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_ctrl_out
Adding cell -- xilinx.com:module_ref:camera_capture:1.0 - camera_capture_0
Adding cell -- xilinx.com:module_ref:gpio_splitter:1.0 - gpio_splitter_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_input
Adding cell -- xilinx.com:module_ref:gpio_input_splitter:1.0 - gpio_input_splitter_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Successfully read diagram <design_1> from BD file <D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1499.707 ; gain = 2.465
launch_sdk -workspace D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.sdk -hwspec D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.sdk -hwspec D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
set_property  ip_repo_paths  {d:/My_IP2 D:/Pulse-Width-Modulation-IP-master} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/My_IP2'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Pulse-Width-Modulation-IP-master'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:PWM_Generator_v1_0:1.0 PWM_Generator_v1_0_0
endgroup
WARNING: [HDL 9-3756] overwriting previous definition of module 'design_1' [D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/sim/design_1.v:13]
set_property location {5 1493 1737} [get_bd_cells PWM_Generator_v1_0_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/microblaze_0_clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/microblaze_0_clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/PWM_Generator_v1_0_0/s_axi} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins PWM_Generator_v1_0_0/s_axi]
</PWM_Generator_v1_0_0/s_axi/reg0> is being mapped into </microblaze_0/Data> at <0x44A00000 [ 64K ]>
WARNING: [HDL 9-3756] overwriting previous definition of module 'design_1' [D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/synth/design_1.v:13]
startgroup
make_bd_pins_external  [get_bd_pins PWM_Generator_v1_0_0/pwm_out]
endgroup
set_property name pwm_out [get_bd_ports pwm_out_0]
save_bd_design
Wrote  : <D:\OV7670-master_compress_snapshot0327E2\OV7670-master_compress\OV7670-master\OV7670-master\OV7670\ov7670.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_xbar_0_synth_1
WARNING: [HDL 9-3756] overwriting previous definition of module 'design_1' [D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/sim/design_1.v:13]
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /camera_controller_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /PWM_Generator_v1_0_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/microblaze_0_clk_wiz_1_clk_out1 
Wrote  : <D:\OV7670-master_compress_snapshot0327E2\OV7670-master_compress\OV7670-master\OV7670-master\OV7670\ov7670.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/lower_vbuffer/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(17) - Only lower order bits will be connected.
VHDL Output written to : D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/lower_vbuffer/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(17) - Only lower order bits will be connected.
VHDL Output written to : D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block camera_capture_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block camera_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lower_vbuffer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_bt .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_microblaze_0_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_button .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_ctrl_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gpio_splitter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_input .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gpio_input_splitter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_Generator_v1_0_0 .
Exporting to file D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [HDL 9-3756] overwriting previous definition of module 'design_1' [D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/synth/design_1.v:13]
WARNING: [HDL 9-3756] overwriting previous definition of module 'design_1' [D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/synth/design_1.v:13]
WARNING: [HDL 9-3756] overwriting previous definition of module 'design_1' [D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/sim/design_1.v:13]
[Mon Mar 27 14:51:53 2023] Launched design_1_xbar_0_synth_1, design_1_PWM_Generator_v1_0_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.runs/design_1_xbar_0_synth_1/runme.log
design_1_PWM_Generator_v1_0_0_0_synth_1: D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.runs/design_1_PWM_Generator_v1_0_0_0_synth_1/runme.log
synth_1: D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.runs/synth_1/runme.log
[Mon Mar 27 14:51:54 2023] Launched impl_1...
Run output will be captured here: D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 2158.047 ; gain = 0.000
file copy -force D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.runs/impl_1/design_1_wrapper.sysdef D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.sdk/design_1_wrapper.hdf

open_bd_design {D:/OV7670-master_compress_snapshot0327E2/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/design_1.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 27 20:15:32 2023...
