$date
	Sun May 25 09:20:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testeContador $end
$var wire 2 ! out [1:0] $end
$var reg 1 " clear $end
$var reg 1 # clock $end
$scope module c $end
$var wire 1 " clear $end
$var wire 1 # clock $end
$var reg 2 $ out [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
0#
0"
bx !
$end
#1
1#
#2
0#
#3
1#
#4
0#
#5
b0 !
b0 $
1#
1"
#6
0#
0"
#7
b1 !
b1 $
1#
#8
0#
#9
b10 !
b10 $
1#
#10
0#
#11
b11 !
b11 $
1#
#12
0#
#13
b0 !
b0 $
1#
#14
0#
#15
b1 !
b1 $
1#
#16
0#
#17
b10 !
b10 $
1#
#18
0#
#19
b0 !
b0 $
1#
1"
#20
0#
#21
1#
#22
0#
#23
1#
#24
0#
#25
1#
#26
0#
#27
1#
#28
0#
#29
1#
#30
0#
#31
1#
#32
0#
#33
1#
#34
0#
#35
b1 !
b1 $
1#
0"
#36
0#
#37
b10 !
b10 $
1#
#38
0#
#39
b11 !
b11 $
1#
#40
0#
#41
b0 !
b0 $
1#
#42
0#
#43
b1 !
b1 $
1#
#44
0#
#45
b10 !
b10 $
1#
#46
0#
#47
b11 !
b11 $
1#
#48
0#
#49
b0 !
b0 $
1#
#50
0#
#51
b1 !
b1 $
1#
#52
0#
#53
b10 !
b10 $
1#
#54
0#
#55
b11 !
b11 $
1#
