- [x] How to implement a multiplexer in FPGA. 
	* Talk about LUTs
	* Verilog Code
	* Timing Implications
- [x] Network protocol stack (TCP, UDP, Ethernet)
- [x] What is the Internal Structure of an FPGA
- [ ] FPGA Networking (AXI, AHB, APB, PCIE)
- [ ] Hardware Sorting Algorithms
	- [ ] brick sort
- [ ] Routers
- [x] FIFOs
- [x] Crossing Clock Domains
- [ ] Sync and Async logic
- [ ] Defending against Side-Channel attacks
- [x] Why did I score a half mark on that question in the test
- [ ] LUT Trees
- [x] Bit encodings
- [x] For loops in verilog
- [ ] Review the OA and all the answers
- [x] Look at his MSc Research Paper
- [x] Flip Flop vs Latch

## Re-Study Following Modules
- [x] Processor Microarchitecture
- [ ]  System Architecture
- [x] Implementing SOC
- [ ] Operating Systems

## Verilog Constructs
- [ ] Make a list of rules in FPGAs that always need to be followed
	* Blocking vs non blocking 
	* How latches are formed and how to avoid them
- [ ] Functions vs tasks
- [x] Mealy and moore designs
- [ ] Sync vs async designs

## Things to Build
- [ ] FIFO
- [ ] Multiplier like in [[5_binary_multipliers]]
- [ ] Linear feedback shift register
## Links to Study
- [ ] https://www.youtube.com/watch?v=4YRsq8iM4n0
- [x] https://www.allaboutcircuits.com/technical-articles/purpose-and-internal-functionality-of-fpga-look-up-tables/
- [ ] https://www.youtube.com/watch?v=9U9R4IxIACs Interview Questions and Answers
- [ ] https://hdlbits.01xz.net/wiki/Problem_sets
- [ ] https://nandland.com/fpga-101/
- [ ] https://www.reddit.com/r/FPGA/comments/ehsqgb/interview_advice_for_a_new_grad_fpga_engineer/
## Questions
https://www.reddit.com/r/FPGA/comments/ckbm58/thrashed_in_an_interview_fpga_design_engineer/
* How do FPGAs work? Specifically how does one get from HDL to an architecture implemented on FPGA itself?
* Different FPGA architectures
