#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Mar 08 22:02:28 2017
# Process ID: 12080
# Current directory: C:/Users/Shubhanshu Agarwal/mux
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12384 C:\Users\Shubhanshu Agarwal\mux\mux.xpr
# Log file: C:/Users/Shubhanshu Agarwal/mux/vivado.log
# Journal file: C:/Users/Shubhanshu Agarwal/mux\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Shubhanshu Agarwal/mux/mux.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 721.969 ; gain = 78.449
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shubhanshu Agarwal/mux/mux.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shubhanshu Agarwal/mux/mux.srcs/sources_1/new/mux41.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux41
WARNING: [VRFC 10-1315] redeclaration of ansi port Y is not allowed [C:/Users/Shubhanshu Agarwal/mux/mux.srcs/sources_1/new/mux41.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shubhanshu Agarwal/mux/mux.srcs/sim_1/new/test_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shubhanshu Agarwal/mux/mux.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shubhanshu Agarwal/mux/mux.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 28cc062f79e24e5d89333532bc6ef7b7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_1_behav xil_defaultlib.test_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 3 for port S [C:/Users/Shubhanshu Agarwal/mux/mux.srcs/sim_1/new/test_1.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux41
Compiling module xil_defaultlib.test_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_1_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Shubhanshu -notrace
couldn't read file "C:/Users/Shubhanshu": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 08 22:06:22 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 739.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Shubhanshu Agarwal/mux/mux.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_1_behav -key {Behavioral:sim_1:Functional:test_1} -tclbatch {test_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source test_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 743.613 ; gain = 4.230
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 743.613 ; gain = 11.047
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: mux41
WARNING: [Synth 8-2611] redeclaration of ansi port Y is not allowed [C:/Users/Shubhanshu Agarwal/mux/mux.srcs/sources_1/new/mux41.v:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:52 ; elapsed = 00:08:47 . Memory (MB): peak = 818.469 ; gain = 608.621
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mux41' [C:/Users/Shubhanshu Agarwal/mux/mux.srcs/sources_1/new/mux41.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux41' (1#1) [C:/Users/Shubhanshu Agarwal/mux/mux.srcs/sources_1/new/mux41.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:53 ; elapsed = 00:08:49 . Memory (MB): peak = 836.273 ; gain = 626.426
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:53 ; elapsed = 00:08:50 . Memory (MB): peak = 836.273 ; gain = 626.426
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:15 ; elapsed = 00:09:39 . Memory (MB): peak = 1114.730 ; gain = 904.883
6 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:01:00 . Memory (MB): peak = 1114.730 ; gain = 357.527
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 08 22:24:08 2017...
