{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 03 16:32:48 2024 " "Info: Processing started: Mon Jun 03 16:32:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FlappyBirds -c FlappyBirds --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FlappyBirds -c FlappyBirds --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register pipe_gap_y\[0\] register pipe_gap_y\[3\] 315.86 MHz 3.166 ns Internal " "Info: Clock \"clk\" has Internal fmax of 315.86 MHz between source register \"pipe_gap_y\[0\]\" and destination register \"pipe_gap_y\[3\]\" (period= 3.166 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.980 ns + Longest register register " "Info: + Longest register to register delay is 2.980 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pipe_gap_y\[0\] 1 REG LCFF_X23_Y23_N13 26 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y23_N13; Fanout = 26; REG Node = 'pipe_gap_y\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pipe_gap_y[0] } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.225 ns) 0.464 ns Decoder2~2 2 COMB LCCOMB_X23_Y23_N14 7 " "Info: 2: + IC(0.239 ns) + CELL(0.225 ns) = 0.464 ns; Loc. = LCCOMB_X23_Y23_N14; Fanout = 7; COMB Node = 'Decoder2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.464 ns" { pipe_gap_y[0] Decoder2~2 } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.309 ns) 1.008 ns lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_4~6 3 COMB LCCOMB_X23_Y23_N18 2 " "Info: 3: + IC(0.235 ns) + CELL(0.309 ns) = 1.008 ns; Loc. = LCCOMB_X23_Y23_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_4~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { Decoder2~2 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.043 ns lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_4~10 4 COMB LCCOMB_X23_Y23_N20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 1.043 ns; Loc. = LCCOMB_X23_Y23_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_4~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~6 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.078 ns lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_4~14 5 COMB LCCOMB_X23_Y23_N22 1 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 1.078 ns; Loc. = LCCOMB_X23_Y23_N22; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_4~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~10 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.203 ns lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_4~17 6 COMB LCCOMB_X23_Y23_N24 8 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 1.203 ns; Loc. = LCCOMB_X23_Y23_N24; Fanout = 8; COMB Node = 'lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_4~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~14 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.053 ns) 1.594 ns lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|StageOut\[16\]~0 7 COMB LCCOMB_X23_Y23_N30 3 " "Info: 7: + IC(0.338 ns) + CELL(0.053 ns) = 1.594 ns; Loc. = LCCOMB_X23_Y23_N30; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|StageOut\[16\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~17 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[16]~0 } "NODE_NAME" } } { "db/alt_u_div_m0f.tdf" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/db/alt_u_div_m0f.tdf" 67 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.309 ns) 2.124 ns lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_5~10 8 COMB LCCOMB_X23_Y23_N4 2 " "Info: 8: + IC(0.221 ns) + CELL(0.309 ns) = 2.124 ns; Loc. = LCCOMB_X23_Y23_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_5~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[16]~0 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.249 ns lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_5~13 9 COMB LCCOMB_X23_Y23_N6 1 " "Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 2.249 ns; Loc. = LCCOMB_X23_Y23_N6; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_5~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~10 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.225 ns) 2.825 ns pipe_gap_y~6 10 COMB LCCOMB_X22_Y23_N4 1 " "Info: 10: + IC(0.351 ns) + CELL(0.225 ns) = 2.825 ns; Loc. = LCCOMB_X22_Y23_N4; Fanout = 1; COMB Node = 'pipe_gap_y~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~13 pipe_gap_y~6 } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.980 ns pipe_gap_y\[3\] 11 REG LCFF_X22_Y23_N5 28 " "Info: 11: + IC(0.000 ns) + CELL(0.155 ns) = 2.980 ns; Loc. = LCFF_X22_Y23_N5; Fanout = 28; REG Node = 'pipe_gap_y\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { pipe_gap_y~6 pipe_gap_y[3] } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.596 ns ( 53.56 % ) " "Info: Total cell delay = 1.596 ns ( 53.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.384 ns ( 46.44 % ) " "Info: Total interconnect delay = 1.384 ns ( 46.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.980 ns" { pipe_gap_y[0] Decoder2~2 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~6 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~10 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~14 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~17 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[16]~0 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~10 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~13 pipe_gap_y~6 pipe_gap_y[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.980 ns" { pipe_gap_y[0] {} Decoder2~2 {} lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~6 {} lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~10 {} lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~14 {} lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~17 {} lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[16]~0 {} lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~10 {} lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~13 {} pipe_gap_y~6 {} pipe_gap_y[3] {} } { 0.000ns 0.239ns 0.235ns 0.000ns 0.000ns 0.000ns 0.338ns 0.221ns 0.000ns 0.351ns 0.000ns } { 0.000ns 0.225ns 0.309ns 0.035ns 0.035ns 0.125ns 0.053ns 0.309ns 0.125ns 0.225ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.471 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 0.839 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.839 ns) = 0.839 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.182 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.182 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.471 ns pipe_gap_y\[3\] 3 REG LCFF_X22_Y23_N5 28 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X22_Y23_N5; Fanout = 28; REG Node = 'pipe_gap_y\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { clk~clkctrl pipe_gap_y[3] } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.457 ns ( 58.96 % ) " "Info: Total cell delay = 1.457 ns ( 58.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 41.04 % ) " "Info: Total interconnect delay = 1.014 ns ( 41.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clk clk~clkctrl pipe_gap_y[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clk {} clk~combout {} clk~clkctrl {} pipe_gap_y[3] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.839ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.473 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 0.839 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.839 ns) = 0.839 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.182 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.182 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.473 ns pipe_gap_y\[0\] 3 REG LCFF_X23_Y23_N13 26 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X23_Y23_N13; Fanout = 26; REG Node = 'pipe_gap_y\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { clk~clkctrl pipe_gap_y[0] } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.457 ns ( 58.92 % ) " "Info: Total cell delay = 1.457 ns ( 58.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 41.08 % ) " "Info: Total interconnect delay = 1.016 ns ( 41.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk clk~clkctrl pipe_gap_y[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk {} clk~combout {} clk~clkctrl {} pipe_gap_y[0] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.839ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clk clk~clkctrl pipe_gap_y[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clk {} clk~combout {} clk~clkctrl {} pipe_gap_y[3] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.839ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk clk~clkctrl pipe_gap_y[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk {} clk~combout {} clk~clkctrl {} pipe_gap_y[0] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.839ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.980 ns" { pipe_gap_y[0] Decoder2~2 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~6 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~10 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~14 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~17 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[16]~0 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~10 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~13 pipe_gap_y~6 pipe_gap_y[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.980 ns" { pipe_gap_y[0] {} Decoder2~2 {} lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~6 {} lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~10 {} lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~14 {} lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~17 {} lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[16]~0 {} lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~10 {} lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~13 {} pipe_gap_y~6 {} pipe_gap_y[3] {} } { 0.000ns 0.239ns 0.235ns 0.000ns 0.000ns 0.000ns 0.338ns 0.221ns 0.000ns 0.351ns 0.000ns } { 0.000ns 0.225ns 0.309ns 0.035ns 0.035ns 0.125ns 0.053ns 0.309ns 0.125ns 0.225ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clk clk~clkctrl pipe_gap_y[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clk {} clk~combout {} clk~clkctrl {} pipe_gap_y[3] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.839ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk clk~clkctrl pipe_gap_y[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk {} clk~combout {} clk~clkctrl {} pipe_gap_y[0] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.839ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pipe_gap_y\[0\] game_state\[1\] clk 4.212 ns register " "Info: tsu for register \"pipe_gap_y\[0\]\" (data pin = \"game_state\[1\]\", clock pin = \"clk\") is 4.212 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.595 ns + Longest pin register " "Info: + Longest pin to register delay is 6.595 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.824 ns) 0.824 ns game_state\[1\] 1 PIN PIN_D12 5 " "Info: 1: + IC(0.000 ns) + CELL(0.824 ns) = 0.824 ns; Loc. = PIN_D12; Fanout = 5; PIN Node = 'game_state\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { game_state[1] } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.322 ns) + CELL(0.378 ns) 5.524 ns pipe_gap_y\[3\]~1 2 COMB LCCOMB_X22_Y23_N12 8 " "Info: 2: + IC(4.322 ns) + CELL(0.378 ns) = 5.524 ns; Loc. = LCCOMB_X22_Y23_N12; Fanout = 8; COMB Node = 'pipe_gap_y\[3\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { game_state[1] pipe_gap_y[3]~1 } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.746 ns) 6.595 ns pipe_gap_y\[0\] 3 REG LCFF_X23_Y23_N13 26 " "Info: 3: + IC(0.325 ns) + CELL(0.746 ns) = 6.595 ns; Loc. = LCFF_X23_Y23_N13; Fanout = 26; REG Node = 'pipe_gap_y\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { pipe_gap_y[3]~1 pipe_gap_y[0] } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.948 ns ( 29.54 % ) " "Info: Total cell delay = 1.948 ns ( 29.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.647 ns ( 70.46 % ) " "Info: Total interconnect delay = 4.647 ns ( 70.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.595 ns" { game_state[1] pipe_gap_y[3]~1 pipe_gap_y[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.595 ns" { game_state[1] {} game_state[1]~combout {} pipe_gap_y[3]~1 {} pipe_gap_y[0] {} } { 0.000ns 0.000ns 4.322ns 0.325ns } { 0.000ns 0.824ns 0.378ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.473 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 0.839 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.839 ns) = 0.839 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.182 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.182 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.473 ns pipe_gap_y\[0\] 3 REG LCFF_X23_Y23_N13 26 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X23_Y23_N13; Fanout = 26; REG Node = 'pipe_gap_y\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { clk~clkctrl pipe_gap_y[0] } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.457 ns ( 58.92 % ) " "Info: Total cell delay = 1.457 ns ( 58.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 41.08 % ) " "Info: Total interconnect delay = 1.016 ns ( 41.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk clk~clkctrl pipe_gap_y[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk {} clk~combout {} clk~clkctrl {} pipe_gap_y[0] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.839ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.595 ns" { game_state[1] pipe_gap_y[3]~1 pipe_gap_y[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.595 ns" { game_state[1] {} game_state[1]~combout {} pipe_gap_y[3]~1 {} pipe_gap_y[0] {} } { 0.000ns 0.000ns 4.322ns 0.325ns } { 0.000ns 0.824ns 0.378ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk clk~clkctrl pipe_gap_y[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk {} clk~combout {} clk~clkctrl {} pipe_gap_y[0] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.839ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk pipe_pos\[6\] pipe_gap_y\[3\] 8.633 ns register " "Info: tco from clock \"clk\" to destination pin \"pipe_pos\[6\]\" through register \"pipe_gap_y\[3\]\" is 8.633 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.471 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 0.839 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.839 ns) = 0.839 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.182 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.182 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.471 ns pipe_gap_y\[3\] 3 REG LCFF_X22_Y23_N5 28 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X22_Y23_N5; Fanout = 28; REG Node = 'pipe_gap_y\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { clk~clkctrl pipe_gap_y[3] } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.457 ns ( 58.96 % ) " "Info: Total cell delay = 1.457 ns ( 58.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 41.04 % ) " "Info: Total interconnect delay = 1.014 ns ( 41.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clk clk~clkctrl pipe_gap_y[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clk {} clk~combout {} clk~clkctrl {} pipe_gap_y[3] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.839ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.068 ns + Longest register pin " "Info: + Longest register to pin delay is 6.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pipe_gap_y\[3\] 1 REG LCFF_X22_Y23_N5 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y23_N5; Fanout = 28; REG Node = 'pipe_gap_y\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pipe_gap_y[3] } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.366 ns) 0.907 ns pipes~9 2 COMB LCCOMB_X22_Y23_N28 1 " "Info: 2: + IC(0.541 ns) + CELL(0.366 ns) = 0.907 ns; Loc. = LCCOMB_X22_Y23_N28; Fanout = 1; COMB Node = 'pipes~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { pipe_gap_y[3] pipes~9 } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.228 ns) 1.376 ns pipes~10 3 COMB LCCOMB_X22_Y23_N18 1 " "Info: 3: + IC(0.241 ns) + CELL(0.228 ns) = 1.376 ns; Loc. = LCCOMB_X22_Y23_N18; Fanout = 1; COMB Node = 'pipes~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { pipes~9 pipes~10 } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.894 ns) + CELL(1.798 ns) 6.068 ns pipe_pos\[6\] 4 PIN PIN_R8 0 " "Info: 4: + IC(2.894 ns) + CELL(1.798 ns) = 6.068 ns; Loc. = PIN_R8; Fanout = 0; PIN Node = 'pipe_pos\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.692 ns" { pipes~10 pipe_pos[6] } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.392 ns ( 39.42 % ) " "Info: Total cell delay = 2.392 ns ( 39.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.676 ns ( 60.58 % ) " "Info: Total interconnect delay = 3.676 ns ( 60.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.068 ns" { pipe_gap_y[3] pipes~9 pipes~10 pipe_pos[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.068 ns" { pipe_gap_y[3] {} pipes~9 {} pipes~10 {} pipe_pos[6] {} } { 0.000ns 0.541ns 0.241ns 2.894ns } { 0.000ns 0.366ns 0.228ns 1.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clk clk~clkctrl pipe_gap_y[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clk {} clk~combout {} clk~clkctrl {} pipe_gap_y[3] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.839ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.068 ns" { pipe_gap_y[3] pipes~9 pipes~10 pipe_pos[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.068 ns" { pipe_gap_y[3] {} pipes~9 {} pipes~10 {} pipe_pos[6] {} } { 0.000ns 0.541ns 0.241ns 2.894ns } { 0.000ns 0.366ns 0.228ns 1.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pipe_gap_y\[2\] game_state\[0\] clk -2.343 ns register " "Info: th for register \"pipe_gap_y\[2\]\" (data pin = \"game_state\[0\]\", clock pin = \"clk\") is -2.343 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.471 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 0.839 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.839 ns) = 0.839 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.182 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.182 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.471 ns pipe_gap_y\[2\] 3 REG LCFF_X22_Y23_N3 28 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X22_Y23_N3; Fanout = 28; REG Node = 'pipe_gap_y\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { clk~clkctrl pipe_gap_y[2] } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.457 ns ( 58.96 % ) " "Info: Total cell delay = 1.457 ns ( 58.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 41.04 % ) " "Info: Total interconnect delay = 1.014 ns ( 41.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clk clk~clkctrl pipe_gap_y[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clk {} clk~combout {} clk~clkctrl {} pipe_gap_y[2] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.839ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.963 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.788 ns) 0.788 ns game_state\[0\] 1 PIN PIN_B11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.788 ns) = 0.788 ns; Loc. = PIN_B11; Fanout = 5; PIN Node = 'game_state\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { game_state[0] } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.795 ns) + CELL(0.225 ns) 4.808 ns pipe_gap_y~4 2 COMB LCCOMB_X22_Y23_N2 1 " "Info: 2: + IC(3.795 ns) + CELL(0.225 ns) = 4.808 ns; Loc. = LCCOMB_X22_Y23_N2; Fanout = 1; COMB Node = 'pipe_gap_y~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.020 ns" { game_state[0] pipe_gap_y~4 } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.963 ns pipe_gap_y\[2\] 3 REG LCFF_X22_Y23_N3 28 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.963 ns; Loc. = LCFF_X22_Y23_N3; Fanout = 28; REG Node = 'pipe_gap_y\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { pipe_gap_y~4 pipe_gap_y[2] } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.168 ns ( 23.53 % ) " "Info: Total cell delay = 1.168 ns ( 23.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.795 ns ( 76.47 % ) " "Info: Total interconnect delay = 3.795 ns ( 76.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.963 ns" { game_state[0] pipe_gap_y~4 pipe_gap_y[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.963 ns" { game_state[0] {} game_state[0]~combout {} pipe_gap_y~4 {} pipe_gap_y[2] {} } { 0.000ns 0.000ns 3.795ns 0.000ns } { 0.000ns 0.788ns 0.225ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clk clk~clkctrl pipe_gap_y[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clk {} clk~combout {} clk~clkctrl {} pipe_gap_y[2] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.839ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.963 ns" { game_state[0] pipe_gap_y~4 pipe_gap_y[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.963 ns" { game_state[0] {} game_state[0]~combout {} pipe_gap_y~4 {} pipe_gap_y[2] {} } { 0.000ns 0.000ns 3.795ns 0.000ns } { 0.000ns 0.788ns 0.225ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "98 " "Info: Peak virtual memory: 98 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 03 16:32:49 2024 " "Info: Processing ended: Mon Jun 03 16:32:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
