# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do FourBitFullAdder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Temp/QuartusProjects/202 {C:/Temp/QuartusProjects/202/OneBitFullAdder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:45 on Feb 09,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Temp/QuartusProjects/202" C:/Temp/QuartusProjects/202/OneBitFullAdder.v 
# -- Compiling module OneBitFullAdder
# 
# Top level modules:
# 	OneBitFullAdder
# End time: 16:32:45 on Feb 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Temp/QuartusProjects/203 {C:/Temp/QuartusProjects/203/FourBitFullAdder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:45 on Feb 09,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Temp/QuartusProjects/203" C:/Temp/QuartusProjects/203/FourBitFullAdder.v 
# -- Compiling module FourBitFullAdder
# 
# Top level modules:
# 	FourBitFullAdder
# End time: 16:32:45 on Feb 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Temp/QuartusProjects/203 {C:/Temp/QuartusProjects/203/FourBitFullAdder_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:45 on Feb 09,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Temp/QuartusProjects/203" C:/Temp/QuartusProjects/203/FourBitFullAdder_tb.v 
# -- Compiling module FourBitFullAdder_tb
# 
# Top level modules:
# 	FourBitFullAdder_tb
# End time: 16:32:45 on Feb 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  FourBitFullAdder.tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" FourBitFullAdder.tb 
# Start time: 16:32:45 on Feb 09,2019
# ** Error (suppressible): (vsim-19) Failed to access library 'FourBitFullAdder' at "FourBitFullAdder".
# No such file or directory. (errno = ENOENT)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./FourBitFullAdder_run_msim_rtl_verilog.do PAUSED at line 13
# End time: 16:33:25 on Feb 09,2019, Elapsed time: 0:00:40
# Errors: 1, Warnings: 0
