<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CPU_INT.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU_TEST_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CPU_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="CPU_TEST_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU_TEST_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="counter_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1514879890" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1514879890">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515159039" xil_pn:in_ck="7317419480696698665" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1515159038">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CPU_TEST.v"/>
      <outfile xil_pn:name="adder.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="bridge.v"/>
      <outfile xil_pn:name="btdecoder.v"/>
      <outfile xil_pn:name="cmp.v"/>
      <outfile xil_pn:name="cmpdecoder.v"/>
      <outfile xil_pn:name="coctrl.v"/>
      <outfile xil_pn:name="comms.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="coprocessor.v"/>
      <outfile xil_pn:name="counter.v"/>
      <outfile xil_pn:name="cpu.v"/>
      <outfile xil_pn:name="ctrl.v"/>
      <outfile xil_pn:name="d_e.v"/>
      <outfile xil_pn:name="datapath.v"/>
      <outfile xil_pn:name="dm.v"/>
      <outfile xil_pn:name="dmext.v"/>
      <outfile xil_pn:name="e_m.v"/>
      <outfile xil_pn:name="ext.v"/>
      <outfile xil_pn:name="f.v"/>
      <outfile xil_pn:name="f_d.v"/>
      <outfile xil_pn:name="forward.v"/>
      <outfile xil_pn:name="grf.v"/>
      <outfile xil_pn:name="hazard.v"/>
      <outfile xil_pn:name="head.v"/>
      <outfile xil_pn:name="im.v"/>
      <outfile xil_pn:name="m_w.v"/>
      <outfile xil_pn:name="mdctrl.v"/>
      <outfile xil_pn:name="mdu.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="regfile.v"/>
      <outfile xil_pn:name="regfileclr.v"/>
      <outfile xil_pn:name="regfilepc.v"/>
      <outfile xil_pn:name="regfilestl.v"/>
      <outfile xil_pn:name="stall.v"/>
      <outfile xil_pn:name="w.v"/>
    </transform>
    <transform xil_pn:end_ts="1514879890" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7360073925404183230" xil_pn:start_ts="1514879890">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1514879890" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5408513536926979058" xil_pn:start_ts="1514879890">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1514879890" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8986151058671519895" xil_pn:start_ts="1514879890">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515159039" xil_pn:in_ck="7317419480696698665" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1515159039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CPU_TEST.v"/>
      <outfile xil_pn:name="adder.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="bridge.v"/>
      <outfile xil_pn:name="btdecoder.v"/>
      <outfile xil_pn:name="cmp.v"/>
      <outfile xil_pn:name="cmpdecoder.v"/>
      <outfile xil_pn:name="coctrl.v"/>
      <outfile xil_pn:name="comms.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="coprocessor.v"/>
      <outfile xil_pn:name="counter.v"/>
      <outfile xil_pn:name="cpu.v"/>
      <outfile xil_pn:name="ctrl.v"/>
      <outfile xil_pn:name="d_e.v"/>
      <outfile xil_pn:name="datapath.v"/>
      <outfile xil_pn:name="dm.v"/>
      <outfile xil_pn:name="dmext.v"/>
      <outfile xil_pn:name="e_m.v"/>
      <outfile xil_pn:name="ext.v"/>
      <outfile xil_pn:name="f.v"/>
      <outfile xil_pn:name="f_d.v"/>
      <outfile xil_pn:name="forward.v"/>
      <outfile xil_pn:name="grf.v"/>
      <outfile xil_pn:name="hazard.v"/>
      <outfile xil_pn:name="head.v"/>
      <outfile xil_pn:name="im.v"/>
      <outfile xil_pn:name="m_w.v"/>
      <outfile xil_pn:name="mdctrl.v"/>
      <outfile xil_pn:name="mdu.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="regfile.v"/>
      <outfile xil_pn:name="regfileclr.v"/>
      <outfile xil_pn:name="regfilepc.v"/>
      <outfile xil_pn:name="regfilestl.v"/>
      <outfile xil_pn:name="stall.v"/>
      <outfile xil_pn:name="w.v"/>
    </transform>
    <transform xil_pn:end_ts="1515159046" xil_pn:in_ck="7317419480696698665" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3910513062091499478" xil_pn:start_ts="1515159039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CPU_TEST_beh.prj"/>
      <outfile xil_pn:name="CPU_TEST_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1515159047" xil_pn:in_ck="1489835305546742629" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6377608927957119431" xil_pn:start_ts="1515159046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CPU_TEST_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
