Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jun 11 12:15:56 2020
| Host         : DESKTOP-KRIG1B0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file LC3Zybo_top_control_sets_placed.rpt
| Design       : LC3Zybo_top
| Device       : xc7z010
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    43 |
| Unused register locations in slices containing registers |    62 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            4 |
|      4 |            1 |
|      8 |            4 |
|     10 |            1 |
|    16+ |           33 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2514 |          339 |
| No           | No                    | Yes                    |              76 |           13 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             528 |          177 |
| Yes          | No                    | Yes                    |             148 |           40 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+----------------+
|                                Clock Signal                               |                                           Enable Signal                                           |                              Set/Reset Signal                             | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+----------------+
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/jclk_BUFG                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/gen_7seg_detect[2].Inst_sample_tick/Inst_timer/_n0015<16>1 |                                                                           |                1 |              2 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/jclk_BUFG                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/gen_7seg_detect[3].Inst_sample_tick/Inst_timer/_n0015<16>1 |                                                                           |                1 |              2 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/jclk_BUFG                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/gen_7seg_detect[0].Inst_sample_tick/Inst_timer/_n0015<16>1 |                                                                           |                1 |              2 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/jclk_BUFG                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/gen_7seg_detect[1].Inst_sample_tick/Inst_timer/_n0015<16>1 |                                                                           |                1 |              2 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/jclk_tick                            |                                                                           |                1 |              4 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/_n0256_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                2 |              8 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          |                                                                                                   | Inst_ZyboVIOSE_wrapper/reset                                              |                3 |              8 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          |                                                                                                   | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                2 |              8 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/_n0245_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                2 |              8 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/_n1366_inv                                        |                                                                           |                2 |             10 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/_n0186_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                2 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/_n0202_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                5 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/_n0218_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                2 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/_n0234_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                1 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/DRCK_BUFG   |                                                                                                   |                                                                           |                3 |             22 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/update_tick                          |                                                                           |                2 |             22 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/UPDATE_BUFG | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/SEL                                  |                                                                           |                2 |             22 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/_n1331_inv                                        |                                                                           |               13 |             32 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/_n1213_inv                                        |                                                                           |                7 |             32 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/_n1161_inv                                        |                                                                           |                6 |             34 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          |                                                                                                   | Inst_ZyboVIOSE_wrapper/counter_reg[0]                                     |                8 |             60 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/lc3_debug_1/hand_clk_db/clk_enable                                              | Inst_ZyboVIOSE_wrapper/reset                                              |               26 |             68 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainIO/UPDATE_BUFG     | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainIO/SEL                                      |                                                                           |               15 |             96 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainIO/DRCK_BUFG       |                                                                                                   |                                                                           |               19 |             96 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/lc3_m/FSM_sequential_state_reg_reg[0]_9                       |                                                                           |               16 |            128 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/lc3_m/FSM_sequential_state_reg_reg[0]_1                       |                                                                           |               16 |            128 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/lc3_m/FSM_sequential_state_reg_reg[0]_4                       |                                                                           |               16 |            128 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/lc3_m/FSM_sequential_state_reg_reg[0]                         |                                                                           |               16 |            128 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/lc3_m/FSM_sequential_state_reg_reg[0]_11                      |                                                                           |               16 |            128 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/lc3_m/FSM_sequential_state_reg_reg[0]_12                      |                                                                           |               16 |            128 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/lc3_m/FSM_sequential_state_reg_reg[0]_14                      |                                                                           |               16 |            128 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/lc3_m/FSM_sequential_state_reg_reg[0]_3                       |                                                                           |               16 |            128 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/lc3_m/FSM_sequential_state_reg_reg[0]_13                      |                                                                           |               16 |            128 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/lc3_m/FSM_sequential_state_reg_reg[0]_10                      |                                                                           |               16 |            128 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/lc3_m/FSM_sequential_state_reg_reg[0]_0                       |                                                                           |               16 |            128 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/lc3_m/FSM_sequential_state_reg_reg[0]_6                       |                                                                           |               16 |            128 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/lc3_m/FSM_sequential_state_reg_reg[0]_7                       |                                                                           |               16 |            128 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/lc3_m/FSM_sequential_state_reg_reg[0]_5                       |                                                                           |               16 |            128 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/lc3_m/FSM_sequential_state_reg_reg[0]_8                       |                                                                           |               16 |            128 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/lc3_m/FSM_sequential_state_reg_reg[0]_2                       |                                                                           |               16 |            128 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/jclk_BUFG                         |                                                                                                   |                                                                           |               45 |            214 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/_n1165_inv                                        |                                                                           |              125 |            268 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          |                                                                                                   |                                                                           |              287 |           2260 |
+---------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+----------------+


