// Seed: 2047853597
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output id_3,
    output id_4,
    input id_5,
    input logic id_6,
    input id_7
);
  type_10(
      id_3, id_1, id_7
  );
  generate
    assign id_3 = id_0;
  endgenerate
endmodule
