#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Jul 18 13:22:06 2016
# Process ID: 46244
# Current directory: C:/Users/Owner/Desktop/CS2204-Summer-2016-Research-Project/side-projects/test-bench/test-bench.runs/synth_1
# Command line: vivado.exe -log TopModule.vds -mode batch -messageDb vivado.pb -notrace -source TopModule.tcl
# Log file: C:/Users/Owner/Desktop/CS2204-Summer-2016-Research-Project/side-projects/test-bench/test-bench.runs/synth_1/TopModule.vds
# Journal file: C:/Users/Owner/Desktop/CS2204-Summer-2016-Research-Project/side-projects/test-bench/test-bench.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TopModule.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Command: synth_design -top TopModule -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 45924 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 280.367 ; gain = 73.254
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopModule' [C:/Users/Owner/Desktop/CS2204-Summer-2016-Research-Project/side-projects/test-bench/test-bench.srcs/sources_1/new/TopModule.sv:1]
INFO: [Synth 8-638] synthesizing module 'DataHub' [C:/Users/Owner/Desktop/CS2204-Summer-2016-Research-Project/side-projects/projects/Datahub.sv:1]
	Parameter BUSWIDTH bound to: 32 - type: integer 
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ILOG2 bound to: 1 - type: integer 
	Parameter OLOG2 bound to: 1 - type: integer 
WARNING: [Synth 8-5788] Register Omuxdata_reg[1] in module DataHub is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Owner/Desktop/CS2204-Summer-2016-Research-Project/side-projects/projects/Datahub.sv:49]
WARNING: [Synth 8-5788] Register Omuxdata_reg[0] in module DataHub is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Owner/Desktop/CS2204-Summer-2016-Research-Project/side-projects/projects/Datahub.sv:49]
INFO: [Synth 8-256] done synthesizing module 'DataHub' (1#1) [C:/Users/Owner/Desktop/CS2204-Summer-2016-Research-Project/side-projects/projects/Datahub.sv:1]
INFO: [Synth 8-256] done synthesizing module 'TopModule' (2#1) [C:/Users/Owner/Desktop/CS2204-Summer-2016-Research-Project/side-projects/test-bench/test-bench.srcs/sources_1/new/TopModule.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 317.918 ; gain = 110.805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 317.918 ; gain = 110.805
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Owner/Desktop/CS2204-Summer-2016-Research-Project/side-projects/test-bench/test-bench.srcs/constrs_1/new/Constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'Clk'. [C:/Users/Owner/Desktop/CS2204-Summer-2016-Research-Project/side-projects/test-bench/test-bench.srcs/constrs_1/new/Constraints.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Owner/Desktop/CS2204-Summer-2016-Research-Project/side-projects/test-bench/test-bench.srcs/constrs_1/new/Constraints.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UartTx'. [C:/Users/Owner/Desktop/CS2204-Summer-2016-Research-Project/side-projects/test-bench/test-bench.srcs/constrs_1/new/Constraints.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Owner/Desktop/CS2204-Summer-2016-Research-Project/side-projects/test-bench/test-bench.srcs/constrs_1/new/Constraints.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UartRx'. [C:/Users/Owner/Desktop/CS2204-Summer-2016-Research-Project/side-projects/test-bench/test-bench.srcs/constrs_1/new/Constraints.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Owner/Desktop/CS2204-Summer-2016-Research-Project/side-projects/test-bench/test-bench.srcs/constrs_1/new/Constraints.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UartCTS'. [C:/Users/Owner/Desktop/CS2204-Summer-2016-Research-Project/side-projects/test-bench/test-bench.srcs/constrs_1/new/Constraints.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Owner/Desktop/CS2204-Summer-2016-Research-Project/side-projects/test-bench/test-bench.srcs/constrs_1/new/Constraints.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UartRTS'. [C:/Users/Owner/Desktop/CS2204-Summer-2016-Research-Project/side-projects/test-bench/test-bench.srcs/constrs_1/new/Constraints.xdc:222]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Owner/Desktop/CS2204-Summer-2016-Research-Project/side-projects/test-bench/test-bench.srcs/constrs_1/new/Constraints.xdc:222]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Owner/Desktop/CS2204-Summer-2016-Research-Project/side-projects/test-bench/test-bench.srcs/constrs_1/new/Constraints.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 616.277 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 616.277 ; gain = 409.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 616.277 ; gain = 409.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 616.277 ; gain = 409.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 616.277 ; gain = 409.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	  32 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DataHub 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	  32 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 616.277 ; gain = 409.164
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design TopModule has port O[1][31] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[1][30] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[1][29] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[1][28] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[1][27] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[1][26] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[1][25] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[1][24] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[1][23] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[1][22] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[1][21] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[1][20] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[1][19] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[1][18] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[1][17] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[1][16] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[1][15] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[1][14] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[1][13] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[1][12] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[1][11] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[1][10] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[1][9] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[1][8] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[1][7] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[1][6] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[1][5] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[1][4] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[1][3] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[1][2] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[1][1] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[0][31] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[0][30] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[0][29] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[0][28] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[0][27] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[0][26] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[0][25] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[0][24] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[0][23] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[0][22] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[0][21] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[0][20] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[0][19] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[0][18] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[0][17] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[0][16] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[0][15] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[0][14] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[0][13] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[0][12] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[0][11] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[0][10] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[0][9] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[0][8] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[0][7] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[0][6] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[0][5] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[0][4] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[0][3] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[0][2] driven by constant 0
WARNING: [Synth 8-3917] design TopModule has port O[0][1] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 616.277 ; gain = 409.164
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 616.277 ; gain = 409.164

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[1][31]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[1][30]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[1][29]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[1][28]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[1][27]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[1][26]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[1][25]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[1][24]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[1][23]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[1][22]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[1][21]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[1][20]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[1][19]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[1][18]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[1][17]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[1][16]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[1][15]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[1][14]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[1][13]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[1][12]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[1][11]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[1][10]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[1][9]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[1][8]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[1][7]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[1][6]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[1][5]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[1][4]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[1][3]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[1][2]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[1][1]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[0][31]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[0][30]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[0][29]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[0][28]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[0][27]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[0][26]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[0][25]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[0][24]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[0][23]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[0][22]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[0][21]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[0][20]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[0][19]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[0][18]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[0][17]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[0][16]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[0][15]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[0][14]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[0][13]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[0][12]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[0][11]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[0][10]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[0][9]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[0][8]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[0][7]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[0][6]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[0][5]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[0][4]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[0][3]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[0][2]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (dh/Omuxdata_reg[0][1]) is unused and will be removed from module TopModule.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 616.277 ; gain = 409.164
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 616.277 ; gain = 409.164

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 616.277 ; gain = 409.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 616.277 ; gain = 409.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 616.277 ; gain = 409.164
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 616.277 ; gain = 409.164

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 616.277 ; gain = 409.164
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 616.277 ; gain = 409.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 616.277 ; gain = 409.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 616.277 ; gain = 409.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 616.277 ; gain = 409.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 616.277 ; gain = 409.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 616.277 ; gain = 409.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |    33|
|3     |LUT3  |     8|
|4     |LUT4  |     2|
|5     |LUT5  |    16|
|6     |LUT6  |    24|
|7     |MUXF7 |    10|
|8     |MUXF8 |     1|
|9     |FDCE  |    34|
|10    |IBUF  |   102|
|11    |OBUF  |    65|
+------+------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   296|
|2     |  dh     |DataHub |   119|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 616.277 ; gain = 409.164
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 124 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 616.277 ; gain = 110.805
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 616.277 ; gain = 409.164
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 132 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 616.277 ; gain = 409.164
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 616.277 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jul 18 13:22:40 2016...
