Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 300b74e7947241b4bf1a3501e4358782 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot wallace_tb_behav xil_defaultlib.wallace_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sources_1/imports/FPGALab3/part1/wallace_multiplier.v" Line 1. Module wallace doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 17. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 17. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 17. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 17. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 17. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 17. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 17. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sources_1/imports/FPGALab3/part1/wallace_multiplier.v" Line 1. Module wallace doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 17. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 17. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 17. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 17. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 17. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 17. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 17. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.wallace
Compiling module xil_defaultlib.wallace_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot wallace_tb_behav
