

================================================================
== Vivado HLS Report for 'ih_loop_proc'
================================================================
* Date:           Tue Dec 18 11:03:28 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        nn_hls
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.79|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  176097|  176097|  176097|  176097|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+------+------+------+------+----------+
        |                                  |                       |   Latency   |   Interval  | Pipeline |
        |             Instance             |         Module        |  min |  max |  min |  max |   Type   |
        +----------------------------------+-----------------------+------+------+------+------+----------+
        |grp_dataflow_in_loop_ih_s_fu_104  |dataflow_in_loop_ih_s  |  5501|  5501|  5496|  5496| dataflow |
        +----------------------------------+-----------------------+------+------+------+------+----------+

        * Loop: 
        +-----------+--------+--------+----------+-----------+-----------+------+----------+
        |           |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+--------+--------+----------+-----------+-----------+------+----------+
        |- ih_loop  |  176096|  176096|      5503|          -|          -|    32|    no    |
        +-----------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|     23|     17|
|FIFO             |        -|      -|      -|      -|
|Instance         |       64|      5|   1137|   2510|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     48|
|Register         |        -|      -|     18|      -|
+-----------------+---------+-------+-------+-------+
|Total            |       64|      5|   1178|   2575|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |       53|      6|      3|     14|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------+---------+-------+------+------+
    |             Instance             |         Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +----------------------------------+-----------------------+---------+-------+------+------+
    |grp_dataflow_in_loop_ih_s_fu_104  |dataflow_in_loop_ih_s  |       64|      5|  1137|  2510|
    +----------------------------------+-----------------------+---------+-------+------+------+
    |Total                             |                       |       64|      5|  1137|  2510|
    +----------------------------------+-----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+----+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+----+----+------------+------------+
    |o_fu_184_p2              |     +    |      0|  23|  11|           6|           1|
    |exitcond3_i_i_fu_178_p2  |   icmp   |      0|   0|   4|           6|           7|
    |ap_block_state1          |    or    |      0|   0|   2|           1|           1|
    +-------------------------+----------+-------+----+----+------------+------------+
    |Total                    |          |      0|  23|  17|          13|           9|
    +-------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                          |  21|          4|    1|          4|
    |ap_done                                            |   9|          2|    1|          2|
    |ap_sync_grp_dataflow_in_loop_ih_s_fu_104_ap_ready  |   9|          2|    1|          2|
    |o_0_i_i_reg_92                                     |   9|          2|    6|         12|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              |  48|         10|    9|         20|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+---+----+-----+-----------+
    |                          Name                         | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                              |  3|   0|    3|          0|
    |ap_done_reg                                            |  1|   0|    1|          0|
    |ap_reg_grp_dataflow_in_loop_ih_s_fu_104_ap_start       |  1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_in_loop_ih_s_fu_104_ap_ready  |  1|   0|    1|          0|
    |o_0_i_i_reg_92                                         |  6|   0|    6|          0|
    |o_reg_193                                              |  6|   0|    6|          0|
    +-------------------------------------------------------+---+----+-----+-----------+
    |Total                                                  | 18|   0|   18|          0|
    +-------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | ih_loop_proc | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | ih_loop_proc | return value |
|ap_start            |  in |    1| ap_ctrl_hs | ih_loop_proc | return value |
|ap_done             | out |    1| ap_ctrl_hs | ih_loop_proc | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | ih_loop_proc | return value |
|ap_idle             | out |    1| ap_ctrl_hs | ih_loop_proc | return value |
|ap_ready            | out |    1| ap_ctrl_hs | ih_loop_proc | return value |
|hiddenOut_address0  | out |    5|  ap_memory |   hiddenOut  |     array    |
|hiddenOut_ce0       | out |    1|  ap_memory |   hiddenOut  |     array    |
|hiddenOut_we0       | out |    1|  ap_memory |   hiddenOut  |     array    |
|hiddenOut_d0        | out |   32|  ap_memory |   hiddenOut  |     array    |
|inputData_address0  | out |   10|  ap_memory |   inputData  |     array    |
|inputData_ce0       | out |    1|  ap_memory |   inputData  |     array    |
|inputData_q0        |  in |   32|  ap_memory |   inputData  |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

