{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737680378881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737680378882 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 23 18:59:38 2025 " "Processing started: Thu Jan 23 18:59:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737680378882 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737680378882 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off knightrider -c knightrider " "Command: quartus_map --read_settings_files=on --write_settings_files=off knightrider -c knightrider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737680378882 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737680379066 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737680379067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onOffToggle.sv 1 1 " "Found 1 design units, including 1 entities, in source file onOffToggle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 onOffToggle " "Found entity 1: onOffToggle" {  } { { "onOffToggle.sv" "" { Text "/home/yapsper/quartus/l1_knightrider/onOffToggle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737680385440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737680385440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "knightrider.sv 1 1 " "Found 1 design units, including 1 entities, in source file knightrider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 knightrider " "Found entity 1: knightrider" {  } { { "knightrider.sv" "" { Text "/home/yapsper/quartus/l1_knightrider/knightrider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737680385440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737680385440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divToggle.sv 1 1 " "Found 1 design units, including 1 entities, in source file divToggle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divToggle " "Found entity 1: divToggle" {  } { { "divToggle.sv" "" { Text "/home/yapsper/quartus/l1_knightrider/divToggle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737680385441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737680385441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divideXN.sv 1 1 " "Found 1 design units, including 1 entities, in source file divideXN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divideXN " "Found entity 1: divideXN" {  } { { "divideXN.sv" "" { Text "/home/yapsper/quartus/l1_knightrider/divideXN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737680385441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737680385441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binaryUpDown.sv 1 1 " "Found 1 design units, including 1 entities, in source file binaryUpDown.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binaryUpDown " "Found entity 1: binaryUpDown" {  } { { "binaryUpDown.sv" "" { Text "/home/yapsper/quartus/l1_knightrider/binaryUpDown.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737680385442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737680385442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary2Seven.sv 1 1 " "Found 1 design units, including 1 entities, in source file binary2Seven.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binary2Seven " "Found entity 1: binary2Seven" {  } { { "binary2Seven.sv" "" { Text "/home/yapsper/quartus/l1_knightrider/binary2Seven.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737680385442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737680385442 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "knightrider " "Elaborating entity \"knightrider\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737680385479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divToggle divToggle:dt_inst " "Elaborating entity \"divToggle\" for hierarchy \"divToggle:dt_inst\"" {  } { { "knightrider.sv" "dt_inst" { Text "/home/yapsper/quartus/l1_knightrider/knightrider.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737680385481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXN divToggle:dt_inst\|divideXN:div1000_a " "Elaborating entity \"divideXN\" for hierarchy \"divToggle:dt_inst\|divideXN:div1000_a\"" {  } { { "divToggle.sv" "div1000_a" { Text "/home/yapsper/quartus/l1_knightrider/divToggle.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737680385481 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divideXN.sv(11) " "Verilog HDL assignment warning at divideXN.sv(11): truncated value with size 32 to match size of target (10)" {  } { { "divideXN.sv" "" { Text "/home/yapsper/quartus/l1_knightrider/divideXN.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737680385482 "|knightrider|divToggle:dt_inst|divideXN:div1000_a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXN divToggle:dt_inst\|divideXN:div2_a " "Elaborating entity \"divideXN\" for hierarchy \"divToggle:dt_inst\|divideXN:div2_a\"" {  } { { "divToggle.sv" "div2_a" { Text "/home/yapsper/quartus/l1_knightrider/divToggle.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737680385483 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 divideXN.sv(11) " "Verilog HDL assignment warning at divideXN.sv(11): truncated value with size 32 to match size of target (2)" {  } { { "divideXN.sv" "" { Text "/home/yapsper/quartus/l1_knightrider/divideXN.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737680385483 "|knightrider|divToggle:dt_inst|divideXN:div2_a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXN divToggle:dt_inst\|divideXN:div2_c " "Elaborating entity \"divideXN\" for hierarchy \"divToggle:dt_inst\|divideXN:div2_c\"" {  } { { "divToggle.sv" "div2_c" { Text "/home/yapsper/quartus/l1_knightrider/divToggle.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737680385484 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 divideXN.sv(11) " "Verilog HDL assignment warning at divideXN.sv(11): truncated value with size 32 to match size of target (4)" {  } { { "divideXN.sv" "" { Text "/home/yapsper/quartus/l1_knightrider/divideXN.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737680385484 "|knightrider|divToggle:dt_inst|divideXN:div2_c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaryUpDown binaryUpDown:bud_inst " "Elaborating entity \"binaryUpDown\" for hierarchy \"binaryUpDown:bud_inst\"" {  } { { "knightrider.sv" "bud_inst" { Text "/home/yapsper/quartus/l1_knightrider/knightrider.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737680385484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onOffToggle onOffToggle:oot_inst " "Elaborating entity \"onOffToggle\" for hierarchy \"onOffToggle:oot_inst\"" {  } { { "knightrider.sv" "oot_inst" { Text "/home/yapsper/quartus/l1_knightrider/knightrider.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737680385485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2Seven binary2Seven:b2s " "Elaborating entity \"binary2Seven\" for hierarchy \"binary2Seven:b2s\"" {  } { { "knightrider.sv" "b2s" { Text "/home/yapsper/quartus/l1_knightrider/knightrider.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737680385486 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1737680385950 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737680386057 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737680386475 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737680386557 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737680386557 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737680386587 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737680386587 ""} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737680386587 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737680386587 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "472 " "Peak virtual memory: 472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737680386593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 23 18:59:46 2025 " "Processing ended: Thu Jan 23 18:59:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737680386593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737680386593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737680386593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737680386593 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1737680387393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737680387393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 23 18:59:47 2025 " "Processing started: Thu Jan 23 18:59:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737680387393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1737680387393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off knightrider -c knightrider " "Command: quartus_fit --read_settings_files=off --write_settings_files=off knightrider -c knightrider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1737680387394 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1737680387427 ""}
{ "Info" "0" "" "Project  = knightrider" {  } {  } 0 0 "Project  = knightrider" 0 0 "Fitter" 0 0 1737680387427 ""}
{ "Info" "0" "" "Revision = knightrider" {  } {  } 0 0 "Revision = knightrider" 0 0 "Fitter" 0 0 1737680387428 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1737680387516 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1737680387516 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "knightrider 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"knightrider\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1737680387520 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1737680387584 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1737680387584 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1737680387829 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1737680387834 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737680387873 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737680387873 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737680387873 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737680387873 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737680387873 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737680387873 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737680387873 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737680387873 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737680387873 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737680387873 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737680387873 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737680387873 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737680387873 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1737680387873 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/yapsper/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/yapsper/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/yapsper/quartus/l1_knightrider/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737680387876 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/yapsper/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/yapsper/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/yapsper/quartus/l1_knightrider/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737680387876 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/yapsper/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/yapsper/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/yapsper/quartus/l1_knightrider/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737680387876 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/yapsper/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/yapsper/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/yapsper/quartus/l1_knightrider/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737680387876 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/yapsper/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/yapsper/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/yapsper/quartus/l1_knightrider/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737680387876 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/yapsper/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/yapsper/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/yapsper/quartus/l1_knightrider/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737680387876 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/yapsper/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/yapsper/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/yapsper/quartus/l1_knightrider/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737680387876 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/yapsper/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/yapsper/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/yapsper/quartus/l1_knightrider/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737680387876 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1737680387876 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1737680387877 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1737680387877 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1737680387877 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1737680387877 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1737680387877 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "knightrider.sdc " "Synopsys Design Constraints File file not found: 'knightrider.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1737680388533 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1737680388533 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dt_inst\|Add2  from: datac  to: combout " "Cell: dt_inst\|Add2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737680388535 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dt_inst\|Add2  from: datad  to: combout " "Cell: dt_inst\|Add2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737680388535 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dt_inst\|Add2~0  from: dataa  to: combout " "Cell: dt_inst\|Add2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737680388535 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dt_inst\|Add2~1  from: dataa  to: combout " "Cell: dt_inst\|Add2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737680388535 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dt_inst\|Add2~1  from: datab  to: combout " "Cell: dt_inst\|Add2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737680388535 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1737680388535 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1737680388536 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1737680388537 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1737680388537 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50M~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk50M~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1737680388553 ""}  } { { "knightrider.sv" "" { Text "/home/yapsper/quartus/l1_knightrider/knightrider.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/yapsper/quartus/l1_knightrider/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737680388553 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divToggle:dt_inst\|Add2  " "Automatically promoted node divToggle:dt_inst\|Add2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1737680388553 ""}  } { { "divToggle.sv" "" { Text "/home/yapsper/quartus/l1_knightrider/divToggle.sv" 61 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yapsper/quartus/l1_knightrider/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737680388553 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divToggle:dt_inst\|divideXN:div1000_a\|OUT  " "Automatically promoted node divToggle:dt_inst\|divideXN:div1000_a\|OUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1737680388553 ""}  } { { "divideXN.sv" "" { Text "/home/yapsper/quartus/l1_knightrider/divideXN.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yapsper/quartus/l1_knightrider/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737680388553 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divToggle:dt_inst\|divideXN:div2_b\|OUT  " "Automatically promoted node divToggle:dt_inst\|divideXN:div2_b\|OUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1737680388553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divToggle:dt_inst\|divideXN:div2_c\|OUT " "Destination node divToggle:dt_inst\|divideXN:div2_c\|OUT" {  } { { "divideXN.sv" "" { Text "/home/yapsper/quartus/l1_knightrider/divideXN.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yapsper/quartus/l1_knightrider/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737680388553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divToggle:dt_inst\|Add2~0 " "Destination node divToggle:dt_inst\|Add2~0" {  } { { "divToggle.sv" "" { Text "/home/yapsper/quartus/l1_knightrider/divToggle.sv" 61 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yapsper/quartus/l1_knightrider/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737680388553 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1737680388553 ""}  } { { "divideXN.sv" "" { Text "/home/yapsper/quartus/l1_knightrider/divideXN.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yapsper/quartus/l1_knightrider/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737680388553 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divToggle:dt_inst\|divideXN:div1000_b\|OUT  " "Automatically promoted node divToggle:dt_inst\|divideXN:div1000_b\|OUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1737680388553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divToggle:dt_inst\|Add2~1 " "Destination node divToggle:dt_inst\|Add2~1" {  } { { "divToggle.sv" "" { Text "/home/yapsper/quartus/l1_knightrider/divToggle.sv" 61 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yapsper/quartus/l1_knightrider/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737680388553 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1737680388553 ""}  } { { "divideXN.sv" "" { Text "/home/yapsper/quartus/l1_knightrider/divideXN.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yapsper/quartus/l1_knightrider/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737680388553 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divToggle:dt_inst\|divideXN:div2_a\|OUT  " "Automatically promoted node divToggle:dt_inst\|divideXN:div2_a\|OUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1737680388553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divToggle:dt_inst\|Add2~1 " "Destination node divToggle:dt_inst\|Add2~1" {  } { { "divToggle.sv" "" { Text "/home/yapsper/quartus/l1_knightrider/divToggle.sv" 61 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yapsper/quartus/l1_knightrider/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737680388553 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1737680388553 ""}  } { { "divideXN.sv" "" { Text "/home/yapsper/quartus/l1_knightrider/divideXN.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yapsper/quartus/l1_knightrider/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737680388553 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1737680388956 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1737680388956 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1737680388956 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1737680388957 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1737680388958 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1737680388958 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1737680388958 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1737680388959 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1737680388960 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1737680388960 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1737680388960 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737680388989 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1737680388992 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1737680390167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737680390313 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1737680390349 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1737680392218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737680392218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1737680392754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "/home/yapsper/quartus/l1_knightrider/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1737680394326 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1737680394326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1737680395298 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1737680395298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737680395300 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.55 " "Total time spent on timing analysis during the Fitter is 0.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1737680395482 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1737680395488 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1737680395799 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1737680395799 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1737680396171 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737680396638 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1503 " "Peak virtual memory: 1503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737680397152 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 23 18:59:57 2025 " "Processing ended: Thu Jan 23 18:59:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737680397152 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737680397152 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737680397152 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1737680397152 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1737680397934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737680397934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 23 18:59:57 2025 " "Processing started: Thu Jan 23 18:59:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737680397934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1737680397934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off knightrider -c knightrider " "Command: quartus_asm --read_settings_files=off --write_settings_files=off knightrider -c knightrider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1737680397934 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1737680398132 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1737680399667 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1737680399719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "366 " "Peak virtual memory: 366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737680400754 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 23 19:00:00 2025 " "Processing ended: Thu Jan 23 19:00:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737680400754 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737680400754 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737680400754 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1737680400754 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1737680400869 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1737680401537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737680401537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 23 19:00:01 2025 " "Processing started: Thu Jan 23 19:00:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737680401537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1737680401537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta knightrider -c knightrider " "Command: quartus_sta knightrider -c knightrider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1737680401537 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1737680401573 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1737680401685 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1737680401685 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737680401757 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737680401757 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "knightrider.sdc " "Synopsys Design Constraints File file not found: 'knightrider.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1737680402072 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1737680402072 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divToggle:dt_inst\|divideXN:div1000_b\|OUT divToggle:dt_inst\|divideXN:div1000_b\|OUT " "create_clock -period 1.000 -name divToggle:dt_inst\|divideXN:div1000_b\|OUT divToggle:dt_inst\|divideXN:div1000_b\|OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1737680402073 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rateToggle rateToggle " "create_clock -period 1.000 -name rateToggle rateToggle" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1737680402073 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divToggle:dt_inst\|divideXN:div1000_a\|OUT divToggle:dt_inst\|divideXN:div1000_a\|OUT " "create_clock -period 1.000 -name divToggle:dt_inst\|divideXN:div1000_a\|OUT divToggle:dt_inst\|divideXN:div1000_a\|OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1737680402073 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk50M clk50M " "create_clock -period 1.000 -name clk50M clk50M" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1737680402073 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divToggle:dt_inst\|divideXN:div2_b\|OUT divToggle:dt_inst\|divideXN:div2_b\|OUT " "create_clock -period 1.000 -name divToggle:dt_inst\|divideXN:div2_b\|OUT divToggle:dt_inst\|divideXN:div2_b\|OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1737680402073 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divToggle:dt_inst\|divideXN:div2_a\|OUT divToggle:dt_inst\|divideXN:div2_a\|OUT " "create_clock -period 1.000 -name divToggle:dt_inst\|divideXN:div2_a\|OUT divToggle:dt_inst\|divideXN:div2_a\|OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1737680402073 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name onOff onOff " "create_clock -period 1.000 -name onOff onOff" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1737680402073 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737680402073 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dt_inst\|Add2  from: datac  to: combout " "Cell: dt_inst\|Add2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737680402074 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dt_inst\|Add2  from: datad  to: combout " "Cell: dt_inst\|Add2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737680402074 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dt_inst\|Add2~0  from: dataa  to: combout " "Cell: dt_inst\|Add2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737680402074 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dt_inst\|Add2~1  from: dataa  to: combout " "Cell: dt_inst\|Add2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737680402074 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dt_inst\|Add2~1  from: datab  to: combout " "Cell: dt_inst\|Add2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737680402074 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1737680402074 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1737680402075 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737680402076 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1737680402076 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1737680402081 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1737680402085 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1737680402087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.718 " "Worst-case setup slack is -3.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.718             -48.835 divToggle:dt_inst\|divideXN:div2_a\|OUT  " "   -3.718             -48.835 divToggle:dt_inst\|divideXN:div2_a\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.534             -46.135 divToggle:dt_inst\|divideXN:div1000_b\|OUT  " "   -3.534             -46.135 divToggle:dt_inst\|divideXN:div1000_b\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.358             -32.200 divToggle:dt_inst\|divideXN:div2_b\|OUT  " "   -2.358             -32.200 divToggle:dt_inst\|divideXN:div2_b\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.621             -17.220 clk50M  " "   -1.621             -17.220 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.551             -16.468 divToggle:dt_inst\|divideXN:div1000_a\|OUT  " "   -1.551             -16.468 divToggle:dt_inst\|divideXN:div1000_a\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029               0.000 rateToggle  " "    0.029               0.000 rateToggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 onOff  " "    0.298               0.000 onOff " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737680402088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.041 " "Worst-case hold slack is -1.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.041              -2.058 divToggle:dt_inst\|divideXN:div2_b\|OUT  " "   -1.041              -2.058 divToggle:dt_inst\|divideXN:div2_b\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.014               0.000 divToggle:dt_inst\|divideXN:div1000_b\|OUT  " "    0.014               0.000 divToggle:dt_inst\|divideXN:div1000_b\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 divToggle:dt_inst\|divideXN:div2_a\|OUT  " "    0.318               0.000 divToggle:dt_inst\|divideXN:div2_a\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 onOff  " "    0.393               0.000 onOff " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 clk50M  " "    0.413               0.000 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 divToggle:dt_inst\|divideXN:div1000_a\|OUT  " "    0.417               0.000 divToggle:dt_inst\|divideXN:div1000_a\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 rateToggle  " "    0.462               0.000 rateToggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737680402091 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737680402092 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737680402093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -18.433 clk50M  " "   -3.000             -18.433 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.612 rateToggle  " "   -3.000              -8.612 rateToggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 onOff  " "   -3.000              -4.403 onOff " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -28.060 divToggle:dt_inst\|divideXN:div2_b\|OUT  " "   -1.403             -28.060 divToggle:dt_inst\|divideXN:div2_b\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -23.851 divToggle:dt_inst\|divideXN:div1000_b\|OUT  " "   -1.403             -23.851 divToggle:dt_inst\|divideXN:div1000_b\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -23.851 divToggle:dt_inst\|divideXN:div2_a\|OUT  " "   -1.403             -23.851 divToggle:dt_inst\|divideXN:div2_a\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 divToggle:dt_inst\|divideXN:div1000_a\|OUT  " "   -1.403             -15.433 divToggle:dt_inst\|divideXN:div1000_a\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737680402094 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1737680402108 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1737680402140 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1737680402568 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dt_inst\|Add2  from: datac  to: combout " "Cell: dt_inst\|Add2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737680402616 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dt_inst\|Add2  from: datad  to: combout " "Cell: dt_inst\|Add2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737680402616 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dt_inst\|Add2~0  from: dataa  to: combout " "Cell: dt_inst\|Add2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737680402616 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dt_inst\|Add2~1  from: dataa  to: combout " "Cell: dt_inst\|Add2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737680402616 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dt_inst\|Add2~1  from: datab  to: combout " "Cell: dt_inst\|Add2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737680402616 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1737680402616 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737680402617 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1737680402623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.367 " "Worst-case setup slack is -3.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.367             -43.696 divToggle:dt_inst\|divideXN:div2_a\|OUT  " "   -3.367             -43.696 divToggle:dt_inst\|divideXN:div2_a\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.180             -40.973 divToggle:dt_inst\|divideXN:div1000_b\|OUT  " "   -3.180             -40.973 divToggle:dt_inst\|divideXN:div1000_b\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.094             -27.880 divToggle:dt_inst\|divideXN:div2_b\|OUT  " "   -2.094             -27.880 divToggle:dt_inst\|divideXN:div2_b\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.411             -14.948 clk50M  " "   -1.411             -14.948 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.339             -14.172 divToggle:dt_inst\|divideXN:div1000_a\|OUT  " "   -1.339             -14.172 divToggle:dt_inst\|divideXN:div1000_a\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 rateToggle  " "    0.116               0.000 rateToggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 onOff  " "    0.361               0.000 onOff " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737680402624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.965 " "Worst-case hold slack is -0.965" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.965              -1.898 divToggle:dt_inst\|divideXN:div2_b\|OUT  " "   -0.965              -1.898 divToggle:dt_inst\|divideXN:div2_b\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.012              -0.012 divToggle:dt_inst\|divideXN:div1000_b\|OUT  " "   -0.012              -0.012 divToggle:dt_inst\|divideXN:div1000_b\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 divToggle:dt_inst\|divideXN:div2_a\|OUT  " "    0.277               0.000 divToggle:dt_inst\|divideXN:div2_a\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 onOff  " "    0.354               0.000 onOff " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 clk50M  " "    0.379               0.000 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 divToggle:dt_inst\|divideXN:div1000_a\|OUT  " "    0.383               0.000 divToggle:dt_inst\|divideXN:div1000_a\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 rateToggle  " "    0.423               0.000 rateToggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737680402626 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737680402627 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737680402628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -18.433 clk50M  " "   -3.000             -18.433 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.612 rateToggle  " "   -3.000              -8.612 rateToggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 onOff  " "   -3.000              -4.403 onOff " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -28.060 divToggle:dt_inst\|divideXN:div2_b\|OUT  " "   -1.403             -28.060 divToggle:dt_inst\|divideXN:div2_b\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -23.851 divToggle:dt_inst\|divideXN:div1000_b\|OUT  " "   -1.403             -23.851 divToggle:dt_inst\|divideXN:div1000_b\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -23.851 divToggle:dt_inst\|divideXN:div2_a\|OUT  " "   -1.403             -23.851 divToggle:dt_inst\|divideXN:div2_a\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 divToggle:dt_inst\|divideXN:div1000_a\|OUT  " "   -1.403             -15.433 divToggle:dt_inst\|divideXN:div1000_a\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737680402629 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1737680402642 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dt_inst\|Add2  from: datac  to: combout " "Cell: dt_inst\|Add2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737680402799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dt_inst\|Add2  from: datad  to: combout " "Cell: dt_inst\|Add2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737680402799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dt_inst\|Add2~0  from: dataa  to: combout " "Cell: dt_inst\|Add2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737680402799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dt_inst\|Add2~1  from: dataa  to: combout " "Cell: dt_inst\|Add2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737680402799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dt_inst\|Add2~1  from: datab  to: combout " "Cell: dt_inst\|Add2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737680402799 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1737680402799 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737680402800 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1737680402803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.320 " "Worst-case setup slack is -1.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.320             -17.478 divToggle:dt_inst\|divideXN:div2_a\|OUT  " "   -1.320             -17.478 divToggle:dt_inst\|divideXN:div2_a\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.257             -16.597 divToggle:dt_inst\|divideXN:div1000_b\|OUT  " "   -1.257             -16.597 divToggle:dt_inst\|divideXN:div1000_b\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.767             -10.238 divToggle:dt_inst\|divideXN:div2_b\|OUT  " "   -0.767             -10.238 divToggle:dt_inst\|divideXN:div2_b\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.092              -0.866 clk50M  " "   -0.092              -0.866 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.066              -0.621 divToggle:dt_inst\|divideXN:div1000_a\|OUT  " "   -0.066              -0.621 divToggle:dt_inst\|divideXN:div1000_a\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 rateToggle  " "    0.590               0.000 rateToggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.693               0.000 onOff  " "    0.693               0.000 onOff " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737680402803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.502 " "Worst-case hold slack is -0.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.502              -0.918 divToggle:dt_inst\|divideXN:div2_b\|OUT  " "   -0.502              -0.918 divToggle:dt_inst\|divideXN:div2_b\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.012              -0.012 divToggle:dt_inst\|divideXN:div1000_b\|OUT  " "   -0.012              -0.012 divToggle:dt_inst\|divideXN:div1000_b\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 divToggle:dt_inst\|divideXN:div2_a\|OUT  " "    0.129               0.000 divToggle:dt_inst\|divideXN:div2_a\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 clk50M  " "    0.162               0.000 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 divToggle:dt_inst\|divideXN:div1000_a\|OUT  " "    0.164               0.000 divToggle:dt_inst\|divideXN:div1000_a\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 onOff  " "    0.169               0.000 onOff " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 rateToggle  " "    0.178               0.000 rateToggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737680402806 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737680402807 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737680402808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.654 clk50M  " "   -3.000             -14.654 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.116 rateToggle  " "   -3.000              -8.116 rateToggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.099 onOff  " "   -3.000              -4.099 onOff " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -20.000 divToggle:dt_inst\|divideXN:div2_b\|OUT  " "   -1.000             -20.000 divToggle:dt_inst\|divideXN:div2_b\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -17.000 divToggle:dt_inst\|divideXN:div1000_b\|OUT  " "   -1.000             -17.000 divToggle:dt_inst\|divideXN:div1000_b\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -17.000 divToggle:dt_inst\|divideXN:div2_a\|OUT  " "   -1.000             -17.000 divToggle:dt_inst\|divideXN:div2_a\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 divToggle:dt_inst\|divideXN:div1000_a\|OUT  " "   -1.000             -11.000 divToggle:dt_inst\|divideXN:div1000_a\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737680402808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737680402808 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1737680403721 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1737680403721 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "593 " "Peak virtual memory: 593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737680403742 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 23 19:00:03 2025 " "Processing ended: Thu Jan 23 19:00:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737680403742 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737680403742 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737680403742 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1737680403742 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Quartus Prime Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1737680403889 ""}
