  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=flash_attn.cpp' from C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=flash_attn.h' from C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=flash_attn_tb.cpp' from C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=array_passthrough' from C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/hls_config.cfg(5)
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis/2024.2/vcxx/libexec/clang++"
   Compiling flash_attn.cpp_pre.cpp.tb.cpp
   Compiling apatb_array_passthrough.cpp
   Compiling flash_attn_tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_array_passthrough_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Test passed!
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Users\cfk30\OneDrive\Documents\ECE4910\thesis\flash_attn\flash_attn\hls\sim\verilog>set PATH= 

C:\Users\cfk30\OneDrive\Documents\ECE4910\thesis\flash_attn\flash_attn\hls\sim\verilog>call C:/Xilinx/Vivado/2024.2/bin/xelab xil_defaultlib.apatb_array_passthrough_top glbl -Oenable_linking_all_libraries  -prj array_passthrough.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib "ieee_proposed=./ieee_proposed" -s array_passthrough  
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_array_passthrough_top glbl -Oenable_linking_all_libraries -prj array_passthrough.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s array_passthrough 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/sim/verilog/AESL_axi_master_gmem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/sim/verilog/AESL_axi_master_gmem2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/sim/verilog/AESL_axi_master_gmem3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/sim/verilog/AESL_axi_master_gmem4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/sim/verilog/AESL_axi_master_gmem5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/sim/verilog/AESL_axi_slave_control_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/sim/verilog/array_passthrough.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_array_passthrough_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/sim/verilog/array_passthrough.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_passthrough
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/sim/verilog/array_passthrough_col_buf1_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_passthrough_col_buf1_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/sim/verilog/array_passthrough_control_r_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_passthrough_control_r_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/sim/verilog/array_passthrough_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_passthrough_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/sim/verilog/array_passthrough_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem0_m_axi_store
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem0_m_axi_write
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem0_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/sim/verilog/array_passthrough_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem1_m_axi_load
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem1_m_axi_store
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem1_m_axi_write
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem1_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/sim/verilog/array_passthrough_gmem2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem2_m_axi
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem2_m_axi_load
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem2_m_axi_store
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem2_m_axi_read
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem2_m_axi_write
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem2_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem2_m_axi_throttle
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem2_m_axi_srl
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem2_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/sim/verilog/array_passthrough_gmem3_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem3_m_axi
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem3_m_axi_load
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem3_m_axi_store
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem3_m_axi_read
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem3_m_axi_write
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem3_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem3_m_axi_throttle
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem3_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem3_m_axi_fifo
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem3_m_axi_srl
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem3_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/sim/verilog/array_passthrough_gmem4_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem4_m_axi
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem4_m_axi_load
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem4_m_axi_store
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem4_m_axi_read
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem4_m_axi_write
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem4_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem4_m_axi_throttle
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem4_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem4_m_axi_fifo
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem4_m_axi_srl
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem4_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/sim/verilog/array_passthrough_gmem5_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem5_m_axi
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem5_m_axi_load
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem5_m_axi_store
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem5_m_axi_read
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem5_m_axi_write
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem5_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem5_m_axi_throttle
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem5_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem5_m_axi_fifo
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem5_m_axi_srl
INFO: [VRFC 10-311] analyzing module array_passthrough_gmem5_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/sim/verilog/array_passthrough_sparsemux_9_2_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_passthrough_sparsemux_9_2_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.array_passthrough_col_buf1_RAM_A...
Compiling module xil_defaultlib.array_passthrough_control_s_axi
Compiling module xil_defaultlib.array_passthrough_control_r_s_ax...
Compiling module xil_defaultlib.array_passthrough_gmem0_m_axi_sr...
Compiling module xil_defaultlib.array_passthrough_gmem0_m_axi_fi...
Compiling module xil_defaultlib.array_passthrough_gmem0_m_axi_me...
Compiling module xil_defaultlib.array_passthrough_gmem0_m_axi_fi...
Compiling module xil_defaultlib.array_passthrough_gmem0_m_axi_lo...
Compiling module xil_defaultlib.array_passthrough_gmem0_m_axi_re...
Compiling module xil_defaultlib.array_passthrough_gmem0_m_axi_bu...
Compiling module xil_defaultlib.array_passthrough_gmem0_m_axi_re...
Compiling module xil_defaultlib.array_passthrough_gmem0_m_axi_sr...
Compiling module xil_defaultlib.array_passthrough_gmem0_m_axi_fi...
Compiling module xil_defaultlib.array_passthrough_gmem0_m_axi_re...
Compiling module xil_defaultlib.array_passthrough_gmem0_m_axi(CO...
Compiling module xil_defaultlib.array_passthrough_gmem1_m_axi_sr...
Compiling module xil_defaultlib.array_passthrough_gmem1_m_axi_fi...
Compiling module xil_defaultlib.array_passthrough_gmem1_m_axi_me...
Compiling module xil_defaultlib.array_passthrough_gmem1_m_axi_fi...
Compiling module xil_defaultlib.array_passthrough_gmem1_m_axi_lo...
Compiling module xil_defaultlib.array_passthrough_gmem1_m_axi_re...
Compiling module xil_defaultlib.array_passthrough_gmem1_m_axi_bu...
Compiling module xil_defaultlib.array_passthrough_gmem1_m_axi_re...
Compiling module xil_defaultlib.array_passthrough_gmem1_m_axi_sr...
Compiling module xil_defaultlib.array_passthrough_gmem1_m_axi_fi...
Compiling module xil_defaultlib.array_passthrough_gmem1_m_axi_re...
Compiling module xil_defaultlib.array_passthrough_gmem1_m_axi(CO...
Compiling module xil_defaultlib.array_passthrough_gmem2_m_axi_sr...
Compiling module xil_defaultlib.array_passthrough_gmem2_m_axi_fi...
Compiling module xil_defaultlib.array_passthrough_gmem2_m_axi_me...
Compiling module xil_defaultlib.array_passthrough_gmem2_m_axi_fi...
Compiling module xil_defaultlib.array_passthrough_gmem2_m_axi_lo...
Compiling module xil_defaultlib.array_passthrough_gmem2_m_axi_re...
Compiling module xil_defaultlib.array_passthrough_gmem2_m_axi_bu...
Compiling module xil_defaultlib.array_passthrough_gmem2_m_axi_re...
Compiling module xil_defaultlib.array_passthrough_gmem2_m_axi_sr...
Compiling module xil_defaultlib.array_passthrough_gmem2_m_axi_fi...
Compiling module xil_defaultlib.array_passthrough_gmem2_m_axi_re...
Compiling module xil_defaultlib.array_passthrough_gmem2_m_axi(CO...
Compiling module xil_defaultlib.array_passthrough_gmem3_m_axi_sr...
Compiling module xil_defaultlib.array_passthrough_gmem3_m_axi_fi...
Compiling module xil_defaultlib.array_passthrough_gmem3_m_axi_me...
Compiling module xil_defaultlib.array_passthrough_gmem3_m_axi_fi...
Compiling module xil_defaultlib.array_passthrough_gmem3_m_axi_sr...
Compiling module xil_defaultlib.array_passthrough_gmem3_m_axi_fi...
Compiling module xil_defaultlib.array_passthrough_gmem3_m_axi_sr...
Compiling module xil_defaultlib.array_passthrough_gmem3_m_axi_fi...
Compiling module xil_defaultlib.array_passthrough_gmem3_m_axi_st...
Compiling module xil_defaultlib.array_passthrough_gmem3_m_axi_re...
Compiling module xil_defaultlib.array_passthrough_gmem3_m_axi_bu...
Compiling module xil_defaultlib.array_passthrough_gmem3_m_axi_sr...
Compiling module xil_defaultlib.array_passthrough_gmem3_m_axi_fi...
Compiling module xil_defaultlib.array_passthrough_gmem3_m_axi_re...
Compiling module xil_defaultlib.array_passthrough_gmem3_m_axi_sr...
Compiling module xil_defaultlib.array_passthrough_gmem3_m_axi_fi...
Compiling module xil_defaultlib.array_passthrough_gmem3_m_axi_sr...
Compiling module xil_defaultlib.array_passthrough_gmem3_m_axi_fi...
Compiling module xil_defaultlib.array_passthrough_gmem3_m_axi_th...
Compiling module xil_defaultlib.array_passthrough_gmem3_m_axi_re...
Compiling module xil_defaultlib.array_passthrough_gmem3_m_axi_wr...
Compiling module xil_defaultlib.array_passthrough_gmem3_m_axi(CO...
Compiling module xil_defaultlib.array_passthrough_gmem4_m_axi_sr...
Compiling module xil_defaultlib.array_passthrough_gmem4_m_axi_fi...
Compiling module xil_defaultlib.array_passthrough_gmem4_m_axi_me...
Compiling module xil_defaultlib.array_passthrough_gmem4_m_axi_fi...
Compiling module xil_defaultlib.array_passthrough_gmem4_m_axi_sr...
Compiling module xil_defaultlib.array_passthrough_gmem4_m_axi_fi...
Compiling module xil_defaultlib.array_passthrough_gmem4_m_axi_sr...
Compiling module xil_defaultlib.array_passthrough_gmem4_m_axi_fi...
Compiling module xil_defaultlib.array_passthrough_gmem4_m_axi_st...
Compiling module xil_defaultlib.array_passthrough_gmem4_m_axi_re...
Compiling module xil_defaultlib.array_passthrough_gmem4_m_axi_bu...
Compiling module xil_defaultlib.array_passthrough_gmem4_m_axi_sr...
Compiling module xil_defaultlib.array_passthrough_gmem4_m_axi_fi...
Compiling module xil_defaultlib.array_passthrough_gmem4_m_axi_re...
Compiling module xil_defaultlib.array_passthrough_gmem4_m_axi_sr...
Compiling module xil_defaultlib.array_passthrough_gmem4_m_axi_fi...
Compiling module xil_defaultlib.array_passthrough_gmem4_m_axi_sr...
Compiling module xil_defaultlib.array_passthrough_gmem4_m_axi_fi...
Compiling module xil_defaultlib.array_passthrough_gmem4_m_axi_th...
Compiling module xil_defaultlib.array_passthrough_gmem4_m_axi_re...
Compiling module xil_defaultlib.array_passthrough_gmem4_m_axi_wr...
Compiling module xil_defaultlib.array_passthrough_gmem4_m_axi(CO...
Compiling module xil_defaultlib.array_passthrough_gmem5_m_axi_sr...
Compiling module xil_defaultlib.array_passthrough_gmem5_m_axi_fi...
Compiling module xil_defaultlib.array_passthrough_gmem5_m_axi_me...
Compiling module xil_defaultlib.array_passthrough_gmem5_m_axi_fi...
Compiling module xil_defaultlib.array_passthrough_gmem5_m_axi_sr...
Compiling module xil_defaultlib.array_passthrough_gmem5_m_axi_fi...
Compiling module xil_defaultlib.array_passthrough_gmem5_m_axi_sr...
Compiling module xil_defaultlib.array_passthrough_gmem5_m_axi_fi...
Compiling module xil_defaultlib.array_passthrough_gmem5_m_axi_st...
Compiling module xil_defaultlib.array_passthrough_gmem5_m_axi_re...
Compiling module xil_defaultlib.array_passthrough_gmem5_m_axi_bu...
Compiling module xil_defaultlib.array_passthrough_gmem5_m_axi_sr...
Compiling module xil_defaultlib.array_passthrough_gmem5_m_axi_fi...
Compiling module xil_defaultlib.array_passthrough_gmem5_m_axi_re...
Compiling module xil_defaultlib.array_passthrough_gmem5_m_axi_sr...
Compiling module xil_defaultlib.array_passthrough_gmem5_m_axi_fi...
Compiling module xil_defaultlib.array_passthrough_gmem5_m_axi_sr...
Compiling module xil_defaultlib.array_passthrough_gmem5_m_axi_fi...
Compiling module xil_defaultlib.array_passthrough_gmem5_m_axi_th...
Compiling module xil_defaultlib.array_passthrough_gmem5_m_axi_re...
Compiling module xil_defaultlib.array_passthrough_gmem5_m_axi_wr...
Compiling module xil_defaultlib.array_passthrough_gmem5_m_axi(CO...
Compiling module xil_defaultlib.array_passthrough_sparsemux_9_2_...
Compiling module xil_defaultlib.array_passthrough
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_master_gmem1
Compiling module xil_defaultlib.AESL_axi_master_gmem2
Compiling module xil_defaultlib.AESL_axi_master_gmem3
Compiling module xil_defaultlib.AESL_axi_master_gmem4
Compiling module xil_defaultlib.AESL_axi_master_gmem5
Compiling module xil_defaultlib.AESL_axi_slave_control_r
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=24)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_array_passthrough_top
Compiling module work.glbl
Built simulation snapshot array_passthrough

****** xsim v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Mar 20 22:39:04 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/array_passthrough/xsim_script.tcl
# xsim {array_passthrough} -autoloadwcfg -tclbatch {array_passthrough.tcl}
Time resolution is 1 ps
source array_passthrough.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "154555000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 154615 ns : File "C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/sim/verilog/array_passthrough.autotb.v" Line 1265
## quit
INFO: [Common 17-206] Exiting xsim at Thu Mar 20 22:39:06 2025...
INFO: [COSIM 212-316] Starting C post checking ...
Test passed!
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 35.987 seconds; peak allocated memory: 330.684 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 40s
