is_cnl_dsp_core_enable	,	F_6
is_enable	,	V_7
cnl_ipc_free	,	F_30
sst_generic_ipc	,	V_28
"Power down"	,	L_6
CNL_DSP_PU_TO	,	V_11
dev_dbg	,	F_11
cnl_dsp_free	,	F_23
"Unset reset"	,	L_2
"DSP core(s) enabled? %d: core_mask %#x\n"	,	L_3
dev	,	V_8
cnl_dsp_reset_core	,	F_12
u32	,	T_2
CNL_ADSPIC_IPC	,	V_24
CNL_ADSP_REG_HIPCCTL	,	V_25
ipc	,	V_29
cnl_dsp_start_core	,	F_13
cnl_ipc_int_disable	,	F_22
val	,	V_6
ret	,	V_9
cnl_dsp_core_power_up	,	F_15
spinlock	,	V_16
CNL_ADSP_REG_ADSPIC	,	V_23
ctx	,	V_2
"DSP core mask %#x power up failed"	,	L_7
sst_dsp_shim_update_bits	,	F_27
EIO	,	V_10
intr_status	,	V_18
sst_dsp	,	V_1
CNL_ADSP_REG_HIPCCTL_DONE	,	V_26
"Power up"	,	L_5
sst_dsp_shim_read_unlocked	,	F_7
CNL_ADSP_REG_ADSPIS	,	V_17
"DSP core mask %#x disable failed\n"	,	L_10
cnl_dsp_core_power_down	,	F_16
cnl_ipc_op_int_disable	,	F_25
cnl_dsp_disable_core	,	F_18
cnl_ipc_int_enable	,	F_26
cnl_dsp_enable_core	,	F_17
cnl_dsp_core_set_reset_state	,	F_1
"Set reset"	,	L_1
CNL_ADSPCS_CSTALL	,	F_10
dsp	,	V_21
IRQ_NONE	,	V_15
free_irq	,	F_24
cnl_dsp_core_unset_reset_state	,	F_5
CNL_ADSP_REG_HIPCCTL_BUSY	,	V_27
CNL_ADSPCS_CPA	,	F_8
dev_err	,	F_14
CNL_ADSPIS_IPC	,	V_19
CNL_DSP_RESET_TO	,	V_5
spin_lock	,	F_20
CNL_DSP_PD_TO	,	V_12
CNL_ADSPCS_SPA	,	F_9
SKL_DSP_CORE0_MASK	,	V_22
"DSP core mask %#x reset failed\n"	,	L_8
sst_dsp_shim_update_bits_unlocked	,	F_2
cnl_ipc_op_int_enable	,	F_28
cnl_ipc_int_status	,	F_29
sst_dsp_register_poll	,	F_4
irqreturn_t	,	T_1
irq	,	V_13
spin_unlock	,	F_21
sst_ipc_fini	,	F_31
core_mask	,	V_3
dev_id	,	V_14
CNL_ADSPCS_CRST	,	F_3
IRQ_WAKE_THREAD	,	V_20
cnl_dsp_sst_interrupt	,	F_19
"DSP core mask %#x power down failed\n"	,	L_9
"DSP core mask %#x enable failed\n"	,	L_4
CNL_ADSP_REG_ADSPCS	,	V_4
