Return-Path: <xen-devel-bounces@lists.xenproject.org>
X-Original-To: lists+xen-devel@lfdr.de
Delivered-To: lists+xen-devel@lfdr.de
Received: from lists.xenproject.org (lists.xenproject.org [192.237.175.120])
	by mail.lfdr.de (Postfix) with ESMTPS id 20D3773C77B
	for <lists+xen-devel@lfdr.de>; Sat, 24 Jun 2023 09:50:30 +0200 (CEST)
Received: from list by lists.xenproject.org with outflank-mailman.554509.865786 (Exim 4.92)
	(envelope-from <xen-devel-bounces@lists.xenproject.org>)
	id 1qCy1x-0008FR-57; Sat, 24 Jun 2023 07:50:01 +0000
X-Outflank-Mailman: Message body and most headers restored to incoming version
Received: by outflank-mailman (output) from mailman id 554509.865786; Sat, 24 Jun 2023 07:50:01 +0000
Received: from localhost ([127.0.0.1] helo=lists.xenproject.org)
	by lists.xenproject.org with esmtp (Exim 4.92)
	(envelope-from <xen-devel-bounces@lists.xenproject.org>)
	id 1qCy1x-0008DN-1s; Sat, 24 Jun 2023 07:50:01 +0000
Received: by outflank-mailman (input) for mailman id 554509;
 Sat, 24 Jun 2023 07:49:59 +0000
Received: from mail.xenproject.org ([104.130.215.37])
 by lists.xenproject.org with esmtp (Exim 4.92)
 (envelope-from <julien@xen.org>) id 1qCy1v-0008DH-BK
 for xen-devel@lists.xenproject.org; Sat, 24 Jun 2023 07:49:59 +0000
Received: from xenbits.xenproject.org ([104.239.192.120])
 by mail.xenproject.org with esmtp (Exim 4.92)
 (envelope-from <julien@xen.org>)
 id 1qCy1u-000146-Mu; Sat, 24 Jun 2023 07:49:58 +0000
Received: from [193.85.242.128] (helo=[192.168.148.103])
 by xenbits.xenproject.org with esmtpsa
 (TLS1.3:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.92)
 (envelope-from <julien@xen.org>)
 id 1qCy1u-00012W-G0; Sat, 24 Jun 2023 07:49:58 +0000
X-BeenThere: xen-devel@lists.xenproject.org
List-Id: Xen developer discussion <xen-devel.lists.xenproject.org>
List-Unsubscribe: <https://lists.xenproject.org/mailman/options/xen-devel>,
 <mailto:xen-devel-request@lists.xenproject.org?subject=unsubscribe>
List-Post: <mailto:xen-devel@lists.xenproject.org>
List-Help: <mailto:xen-devel-request@lists.xenproject.org?subject=help>
List-Subscribe: <https://lists.xenproject.org/mailman/listinfo/xen-devel>,
 <mailto:xen-devel-request@lists.xenproject.org?subject=subscribe>
Errors-To: xen-devel-bounces@lists.xenproject.org
Precedence: list
Sender: "Xen-devel" <xen-devel-bounces@lists.xenproject.org>
DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=xen.org;
	s=20200302mail; h=Content-Transfer-Encoding:Content-Type:In-Reply-To:From:
	References:Cc:To:Subject:MIME-Version:Date:Message-ID;
	bh=C9JIJ8zMUxLE8aLO12blwOU1mObibezvrJKH6hCSsLU=; b=mZBeNOkUzS71lteUivqtPBfIhO
	owT1zuxRZS0d6zF5+d7560RUacu8Xje+YE50/sqwAc5BXVRUhewBTKtr1UpfrPqHIjPkrSVoB/eNY
	o/2/OH3QCzGwo3V9WsxcgMLUuJLDs5t9GjbaXayNFr38O07cxGiz16X76OtbnTwgL1YU=;
Message-ID: <12c24386-a9de-d2f4-73cf-6fa3611f1e3b@xen.org>
Date: Sat, 24 Jun 2023 08:49:56 +0100
MIME-Version: 1.0
User-Agent: Mozilla/5.0 (Macintosh; Intel Mac OS X 10.15; rv:102.0)
 Gecko/20100101 Thunderbird/102.12.0
Subject: Re: [PATCH 3/7] xen/arm64: head: Add missing isb in setup_fixmap()
Content-Language: en-US
To: Michal Orzel <michal.orzel@amd.com>, xen-devel@lists.xenproject.org
Cc: Luca.Fancellu@arm.com, Henry.Wang@arm.com,
 Julien Grall <jgrall@amazon.com>, Stefano Stabellini
 <sstabellini@kernel.org>, Bertrand Marquis <bertrand.marquis@arm.com>,
 Volodymyr Babchuk <Volodymyr_Babchuk@epam.com>
References: <20230619170115.81398-1-julien@xen.org>
 <20230619170115.81398-4-julien@xen.org>
 <eefec972-fbfe-5aeb-f2fa-c37d18c27e34@amd.com>
 <3fa4faa1-f8be-5b8a-f8ba-3c7cc7c80968@xen.org>
 <ebb01efa-135d-f16d-2053-85d381ecadb3@amd.com>
From: Julien Grall <julien@xen.org>
In-Reply-To: <ebb01efa-135d-f16d-2053-85d381ecadb3@amd.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 7bit

Hi,

On 21/06/2023 11:13, Michal Orzel wrote:
> 
> 
> On 21/06/2023 12:02, Julien Grall wrote:
>>
>>
>> Hi,
>>
>> On 21/06/2023 10:33, Michal Orzel wrote:
>>>
>>>
>>> On 19/06/2023 19:01, Julien Grall wrote:
>>>>
>>>>
>>>> From: Julien Grall <jgrall@amazon.com>
>>>>
>>>> On older version of the Arm Arm (ARM DDI 0487E.a, B2-125) there were
>>>> the following paragraph:
>>>>
>>>> "DMB and DSB instructions affect reads and writes to the memory system
>>>> generated by Load/Store instructions and data or unified cache
>>>> maintenance instructions being executed by the PE. Instruction fetches
>>>> or accesses caused by a hardware translation table access are not
>>>> explicit accesses."
>>>>
>>>> Newer revision (e.g. ARM DDI 0487J.a) doesn't have the second sentence
>>>> (it might be somewhere else in the Arm Arm). But the interpretation is
>>>> not much different.
>>>>
>>>> In setup_fixmap(), we write the fixmap area and may be used soon after,
>>>> for instance, to write to the UART. IOW, there could be hardware
>>>> translation table access. So we need to ensure the 'dsb' has completed
>>>> before continuing. Therefore add an 'isb'.
>>>>
>>>> Fixes: 2b11c3646105 ("xen/arm64: head: Remove 1:1 mapping as soon as it is not used")
>>>> Signed-off-by: Julien Grall <jgrall@amazon.com>
>>> Reviewed-by: Michal Orzel <michal.orzel@amd.com>
>>>
>>> I'm happy with the whole series but I do not see a point in flooding each patch with my tag
>>> since you already got two (from Henry and Luca).
>>
>> Thanks. To clarify, shall I add it in each patch or only this one?
> Whatever you prefer. If you care about my tag and want to have more than two, feel free to add it to
> all the patches.

Ok. I will not then because I need to add the ack manually.

Cheers,

-- 
Julien Grall

