Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Thu Feb 27 23:46:32 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file ./report/adpcm_main_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (72)
6. checking no_output_delay (113)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (72)
-------------------------------
 There are 72 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (113)
---------------------------------
 There are 113 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.408        0.000                      0                 8480        0.070        0.000                      0                 8480        3.458        0.000                       0                  3207  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.408        0.000                      0                 8480        0.070        0.000                      0                 8480        3.458        0.000                       0                  3207  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.408ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tqmf_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encode_fu_453/xa_1_fu_338_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 3.644ns (80.495%)  route 0.883ns (19.505%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.076     0.076    bd_0_i/hls_inst/inst/tqmf_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/tqmf_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[0])
                                                      0.972     1.048 f  bd_0_i/hls_inst/inst/tqmf_U/ram_reg_bram_0/DOUTADOUT[0]
                         net (fo=6, unplaced)         0.162     1.210    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_15s_32s_47_1_1_U2/DOUTADOUT[0]
                         LUT3 (Prop_LUT3_I0_O)        0.112     1.322 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product_i_32/O
                         net (fo=1, unplaced)         0.209     1.531    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/A[0]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[0]_A2_DATA[0])
                                                      0.192     1.723 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, unplaced)         0.000     1.723    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_A_B_DATA.A2_DATA<0>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.076     1.799 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, unplaced)         0.000     1.799    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_PREADD_DATA.A2A1<0>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_U[21])
                                                      0.505     2.304 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, unplaced)         0.000     2.304    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_MULTIPLIER.U<21>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[21]_U_DATA[21])
                                                      0.047     2.351 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, unplaced)         0.000     2.351    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_M_DATA.U_DATA<21>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[21]_ALU_OUT[47])
                                                      0.585     2.936 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.936    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.058 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     3.072    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product__0/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[7])
                                                      0.546     3.618 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, unplaced)         0.000     3.618    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product__0/DSP_ALU.ALU_OUT<7>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[7]_P[7])
                                                      0.109     3.727 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=4, unplaced)         0.221     3.948    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product__1_0[24]
                         LUT2 (Prop_LUT2_I0_O)        0.100     4.048 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_15s_32s_47_1_1_U2/xa_1_fu_338[24]_i_9/O
                         net (fo=1, unplaced)         0.242     4.290    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_15s_32s_47_1_1_U2/xa_1_fu_338[24]_i_9_n_40
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.430 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_15s_32s_47_1_1_U2/xa_1_fu_338_reg[24]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     4.435    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_15s_32s_47_1_1_U2/xa_1_fu_338_reg[24]_i_1_n_40
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     4.457 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_15s_32s_47_1_1_U2/xa_1_fu_338_reg[32]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     4.462    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_15s_32s_47_1_1_U2/xa_1_fu_338_reg[32]_i_1_n_40
                         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.116     4.578 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_15s_32s_47_1_1_U2/xa_1_fu_338_reg[40]_i_1/O[5]
                         net (fo=1, unplaced)         0.025     4.603    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_15s_32s_47_1_1_U2_n_114
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/xa_1_fu_338_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/xa_1_fu_338_reg[45]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
                         FDRE (Setup_FDRE_C_D)        0.025     8.011    bd_0_i/hls_inst/inst/grp_encode_fu_453/xa_1_fu_338_reg[45]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  3.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_decode_fu_519/trunc_ln345_reg_2848_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dec_rlt1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.069ns (56.557%)  route 0.053ns (43.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_decode_fu_519/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_519/trunc_ln345_reg_2848_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.051 r  bd_0_i/hls_inst/inst/grp_decode_fu_519/trunc_ln345_reg_2848_reg[9]/Q
                         net (fo=2, unplaced)         0.046     0.097    bd_0_i/hls_inst/inst/grp_decode_fu_519/trunc_ln345_reg_2848[9]
                         CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.031     0.128 r  bd_0_i/hls_inst/inst/grp_decode_fu_519/dec_rlt1_reg[15]_i_1/O[2]
                         net (fo=1, unplaced)         0.007     0.135    bd_0_i/hls_inst/inst/add_ln354_fu_1389_p2[10]
                         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rlt1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rlt1_reg[10]/C
                         clock pessimism              0.000     0.019    
                         FDRE (Hold_FDRE_C_D)         0.046     0.065    bd_0_i/hls_inst/inst/dec_rlt1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         8.000       6.431                bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458                bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458                bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKARDCLK



