{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 31 18:38:28 2006 " "Info: Processing started: Thu Aug 31 18:38:28 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ozy_eval -c ozy_eval --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ozy_eval -c ozy_eval --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "IFCLK " "Info: Assuming node \"IFCLK\" is an undefined clock" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 25 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "IFCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ENC_CLK " "Info: Assuming node \"ENC_CLK\" is an undefined clock" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 23 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "ENC_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "IFCLK register tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|rdptr_g\[7\] register tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|power_modified_counter_values\[10\] 174.4 MHz 5.734 ns Internal " "Info: Clock \"IFCLK\" has Internal fmax of 174.4 MHz between source register \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|rdptr_g\[7\]\" and destination register \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|power_modified_counter_values\[10\]\" (period= 5.734 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.476 ns + Longest register register " "Info: + Longest register to register delay is 5.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|rdptr_g\[7\] 1 REG LCFF_X9_Y5_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y5_N13; Fanout = 2; REG Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|rdptr_g\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdptr_g[7] } "NODE_NAME" } } { "db/dcfifo_efb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_efb1.tdf" 80 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.545 ns) 1.455 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|rdempty_eq_comp_aeb_int~79 2 COMB LCCOMB_X9_Y7_N30 1 " "Info: 2: + IC(0.910 ns) + CELL(0.545 ns) = 1.455 ns; Loc. = LCCOMB_X9_Y7_N30; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|rdempty_eq_comp_aeb_int~79'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.455 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdptr_g[7] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdempty_eq_comp_aeb_int~79 } "NODE_NAME" } } { "db/dcfifo_efb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_efb1.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.322 ns) 2.247 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|rdempty_eq_comp_aeb_int~80 3 COMB LCCOMB_X9_Y7_N2 1 " "Info: 3: + IC(0.470 ns) + CELL(0.322 ns) = 2.247 ns; Loc. = LCCOMB_X9_Y7_N2; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|rdempty_eq_comp_aeb_int~80'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.792 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdempty_eq_comp_aeb_int~79 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdempty_eq_comp_aeb_int~80 } "NODE_NAME" } } { "db/dcfifo_efb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_efb1.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.178 ns) 2.725 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|rdempty_eq_comp_aeb_int~0 4 COMB LCCOMB_X9_Y7_N0 6 " "Info: 4: + IC(0.300 ns) + CELL(0.178 ns) = 2.725 ns; Loc. = LCCOMB_X9_Y7_N0; Fanout = 6; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|rdempty_eq_comp_aeb_int~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.478 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdempty_eq_comp_aeb_int~80 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdempty_eq_comp_aeb_int~0 } "NODE_NAME" } } { "db/dcfifo_efb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_efb1.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.178 ns) 3.212 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|rdcnt_addr_ena 5 COMB LCCOMB_X9_Y7_N28 44 " "Info: 5: + IC(0.309 ns) + CELL(0.178 ns) = 3.212 ns; Loc. = LCCOMB_X9_Y7_N28; Fanout = 44; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|rdcnt_addr_ena'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.487 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdempty_eq_comp_aeb_int~0 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdcnt_addr_ena } "NODE_NAME" } } { "db/dcfifo_efb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_efb1.tdf" 108 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.495 ns) 4.028 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|parity~COUT 6 COMB LCCOMB_X9_Y7_N4 2 " "Info: 6: + IC(0.321 ns) + CELL(0.495 ns) = 4.028 ns; Loc. = LCCOMB_X9_Y7_N4; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|parity~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.816 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdcnt_addr_ena tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_p96.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.108 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera0~COUT 7 COMB LCCOMB_X9_Y7_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 4.108 ns; Loc. = LCCOMB_X9_Y7_N6; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera0~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_p96.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.188 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera1~COUT 8 COMB LCCOMB_X9_Y7_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 4.188 ns; Loc. = LCCOMB_X9_Y7_N8; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera1~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_p96.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.268 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera2~COUT 9 COMB LCCOMB_X9_Y7_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 4.268 ns; Loc. = LCCOMB_X9_Y7_N10; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera2~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_p96.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.348 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera3~COUT 10 COMB LCCOMB_X9_Y7_N12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 4.348 ns; Loc. = LCCOMB_X9_Y7_N12; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera3~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_p96.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 4.522 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera4~COUT 11 COMB LCCOMB_X9_Y7_N14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.174 ns) = 4.522 ns; Loc. = LCCOMB_X9_Y7_N14; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera4~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.174 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_p96.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.602 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera5~COUT 12 COMB LCCOMB_X9_Y7_N16 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 4.602 ns; Loc. = LCCOMB_X9_Y7_N16; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera5~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_p96.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.682 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera6~COUT 13 COMB LCCOMB_X9_Y7_N18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 4.682 ns; Loc. = LCCOMB_X9_Y7_N18; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera6~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_p96.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.762 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera7~COUT 14 COMB LCCOMB_X9_Y7_N20 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 4.762 ns; Loc. = LCCOMB_X9_Y7_N20; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera7~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_p96.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.842 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera8~COUT 15 COMB LCCOMB_X9_Y7_N22 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 4.842 ns; Loc. = LCCOMB_X9_Y7_N22; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera8~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_p96.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.922 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera9~COUT 16 COMB LCCOMB_X9_Y7_N24 1 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 4.922 ns; Loc. = LCCOMB_X9_Y7_N24; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera9~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_p96.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.380 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera10 17 COMB LCCOMB_X9_Y7_N26 1 " "Info: 17: + IC(0.000 ns) + CELL(0.458 ns) = 5.380 ns; Loc. = LCCOMB_X9_Y7_N26; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera10'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.458 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_p96.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.476 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|power_modified_counter_values\[10\] 18 REG LCFF_X9_Y7_N27 3 " "Info: 18: + IC(0.000 ns) + CELL(0.096 ns) = 5.476 ns; Loc. = LCFF_X9_Y7_N27; Fanout = 3; REG Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|power_modified_counter_values\[10\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.096 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_p96.tdf" 97 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.166 ns ( 57.82 % ) " "Info: Total cell delay = 3.166 ns ( 57.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.310 ns ( 42.18 % ) " "Info: Total interconnect delay = 2.310 ns ( 42.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.476 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdptr_g[7] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdempty_eq_comp_aeb_int~79 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdempty_eq_comp_aeb_int~80 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdempty_eq_comp_aeb_int~0 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdcnt_addr_ena tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.476 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdptr_g[7] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdempty_eq_comp_aeb_int~79 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdempty_eq_comp_aeb_int~80 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdempty_eq_comp_aeb_int~0 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdcnt_addr_ena tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } { 0.000ns 0.910ns 0.470ns 0.300ns 0.309ns 0.321ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.545ns 0.322ns 0.178ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.019 ns - Smallest " "Info: - Smallest clock skew is -0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.532 ns + Shortest register " "Info: + Shortest clock path from clock \"IFCLK\" to destination register is 2.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.130 ns) + CELL(0.000 ns) 1.186 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 110 " "Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 110; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.130 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.602 ns) 2.532 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|power_modified_counter_values\[10\] 3 REG LCFF_X9_Y7_N27 3 " "Info: 3: + IC(0.744 ns) + CELL(0.602 ns) = 2.532 ns; Loc. = LCFF_X9_Y7_N27; Fanout = 3; REG Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|power_modified_counter_values\[10\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.346 ns" { IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_p96.tdf" 97 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.658 ns ( 65.48 % ) " "Info: Total cell delay = 1.658 ns ( 65.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.874 ns ( 34.52 % ) " "Info: Total interconnect delay = 0.874 ns ( 34.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.532 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.532 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } { 0.000ns 0.000ns 0.130ns 0.744ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 2.551 ns - Longest register " "Info: - Longest clock path from clock \"IFCLK\" to source register is 2.551 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.130 ns) + CELL(0.000 ns) 1.186 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 110 " "Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 110; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.130 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.602 ns) 2.551 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|rdptr_g\[7\] 3 REG LCFF_X9_Y5_N13 2 " "Info: 3: + IC(0.763 ns) + CELL(0.602 ns) = 2.551 ns; Loc. = LCFF_X9_Y5_N13; Fanout = 2; REG Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|rdptr_g\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.365 ns" { IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdptr_g[7] } "NODE_NAME" } } { "db/dcfifo_efb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_efb1.tdf" 80 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.658 ns ( 64.99 % ) " "Info: Total cell delay = 1.658 ns ( 64.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.893 ns ( 35.01 % ) " "Info: Total interconnect delay = 0.893 ns ( 35.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.551 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdptr_g[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.551 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdptr_g[7] } { 0.000ns 0.000ns 0.130ns 0.763ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.532 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.532 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } { 0.000ns 0.000ns 0.130ns 0.744ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.551 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdptr_g[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.551 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdptr_g[7] } { 0.000ns 0.000ns 0.130ns 0.763ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/dcfifo_efb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_efb1.tdf" 80 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "db/a_graycounter_p96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_p96.tdf" 97 31 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.476 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdptr_g[7] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdempty_eq_comp_aeb_int~79 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdempty_eq_comp_aeb_int~80 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdempty_eq_comp_aeb_int~0 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdcnt_addr_ena tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.476 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdptr_g[7] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdempty_eq_comp_aeb_int~79 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdempty_eq_comp_aeb_int~80 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdempty_eq_comp_aeb_int~0 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdcnt_addr_ena tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } { 0.000ns 0.910ns 0.470ns 0.300ns 0.309ns 0.321ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.545ns 0.322ns 0.178ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.532 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.532 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } { 0.000ns 0.000ns 0.130ns 0.744ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.551 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdptr_g[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.551 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdptr_g[7] } { 0.000ns 0.000ns 0.130ns 0.763ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ENC_CLK register tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|power_modified_counter_values\[10\] register tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|power_modified_counter_values\[10\] 169.84 MHz 5.888 ns Internal " "Info: Clock \"ENC_CLK\" has Internal fmax of 169.84 MHz between source register \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|power_modified_counter_values\[10\]\" and destination register \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|power_modified_counter_values\[10\]\" (period= 5.888 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.649 ns + Longest register register " "Info: + Longest register to register delay is 5.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|power_modified_counter_values\[10\] 1 REG LCFF_X10_Y5_N23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y5_N23; Fanout = 4; REG Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|power_modified_counter_values\[10\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } "NODE_NAME" } } { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_j27.tdf" 97 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.516 ns) 1.431 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|wrfull_eq_comp_aeb_int~71 2 COMB LCCOMB_X12_Y5_N18 1 " "Info: 2: + IC(0.915 ns) + CELL(0.516 ns) = 1.431 ns; Loc. = LCCOMB_X12_Y5_N18; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|wrfull_eq_comp_aeb_int~71'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.431 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~71 } "NODE_NAME" } } { "db/dcfifo_efb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_efb1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.178 ns) 2.431 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|wrfull_eq_comp_aeb_int~74 3 COMB LCCOMB_X10_Y5_N30 1 " "Info: 3: + IC(0.822 ns) + CELL(0.178 ns) = 2.431 ns; Loc. = LCCOMB_X10_Y5_N30; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|wrfull_eq_comp_aeb_int~74'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.000 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~71 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~74 } "NODE_NAME" } } { "db/dcfifo_efb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_efb1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 2.907 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|wrfull_eq_comp_aeb_int~0 4 COMB LCCOMB_X10_Y5_N28 4 " "Info: 4: + IC(0.298 ns) + CELL(0.178 ns) = 2.907 ns; Loc. = LCCOMB_X10_Y5_N28; Fanout = 4; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|wrfull_eq_comp_aeb_int~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.476 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~74 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~0 } "NODE_NAME" } } { "db/dcfifo_efb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_efb1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.177 ns) 3.389 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|valid_wrreq 5 COMB LCCOMB_X10_Y5_N26 68 " "Info: 5: + IC(0.305 ns) + CELL(0.177 ns) = 3.389 ns; Loc. = LCCOMB_X10_Y5_N26; Fanout = 68; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|valid_wrreq'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.482 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~0 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|valid_wrreq } "NODE_NAME" } } { "db/dcfifo_efb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_efb1.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.495 ns) 4.201 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|parity~COUT 6 COMB LCCOMB_X10_Y5_N0 2 " "Info: 6: + IC(0.317 ns) + CELL(0.495 ns) = 4.201 ns; Loc. = LCCOMB_X10_Y5_N0; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|parity~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.812 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|valid_wrreq tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|parity~COUT } "NODE_NAME" } } { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_j27.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.281 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera0~COUT 7 COMB LCCOMB_X10_Y5_N2 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 4.281 ns; Loc. = LCCOMB_X10_Y5_N2; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera0~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|parity~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera0~COUT } "NODE_NAME" } } { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_j27.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.361 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera1~COUT 8 COMB LCCOMB_X10_Y5_N4 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 4.361 ns; Loc. = LCCOMB_X10_Y5_N4; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera1~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera0~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera1~COUT } "NODE_NAME" } } { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_j27.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.441 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera2~COUT 9 COMB LCCOMB_X10_Y5_N6 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 4.441 ns; Loc. = LCCOMB_X10_Y5_N6; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera2~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera1~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera2~COUT } "NODE_NAME" } } { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_j27.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.521 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera3~COUT 10 COMB LCCOMB_X10_Y5_N8 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 4.521 ns; Loc. = LCCOMB_X10_Y5_N8; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera3~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera2~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera3~COUT } "NODE_NAME" } } { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_j27.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.601 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera4~COUT 11 COMB LCCOMB_X10_Y5_N10 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 4.601 ns; Loc. = LCCOMB_X10_Y5_N10; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera4~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera3~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera4~COUT } "NODE_NAME" } } { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_j27.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.681 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera5~COUT 12 COMB LCCOMB_X10_Y5_N12 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 4.681 ns; Loc. = LCCOMB_X10_Y5_N12; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera5~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera4~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera5~COUT } "NODE_NAME" } } { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_j27.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 4.855 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera6~COUT 13 COMB LCCOMB_X10_Y5_N14 2 " "Info: 13: + IC(0.000 ns) + CELL(0.174 ns) = 4.855 ns; Loc. = LCCOMB_X10_Y5_N14; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera6~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.174 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera5~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera6~COUT } "NODE_NAME" } } { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_j27.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.935 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera7~COUT 14 COMB LCCOMB_X10_Y5_N16 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 4.935 ns; Loc. = LCCOMB_X10_Y5_N16; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera7~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera6~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera7~COUT } "NODE_NAME" } } { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_j27.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.015 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera8~COUT 15 COMB LCCOMB_X10_Y5_N18 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 5.015 ns; Loc. = LCCOMB_X10_Y5_N18; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera8~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera7~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera8~COUT } "NODE_NAME" } } { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_j27.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.095 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera9~COUT 16 COMB LCCOMB_X10_Y5_N20 1 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 5.095 ns; Loc. = LCCOMB_X10_Y5_N20; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera9~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera8~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera9~COUT } "NODE_NAME" } } { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_j27.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.553 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera10 17 COMB LCCOMB_X10_Y5_N22 1 " "Info: 17: + IC(0.000 ns) + CELL(0.458 ns) = 5.553 ns; Loc. = LCCOMB_X10_Y5_N22; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera10'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.458 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera9~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera10 } "NODE_NAME" } } { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_j27.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.649 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|power_modified_counter_values\[10\] 18 REG LCFF_X10_Y5_N23 4 " "Info: 18: + IC(0.000 ns) + CELL(0.096 ns) = 5.649 ns; Loc. = LCFF_X10_Y5_N23; Fanout = 4; REG Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|power_modified_counter_values\[10\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.096 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera10 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } "NODE_NAME" } } { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_j27.tdf" 97 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.992 ns ( 52.97 % ) " "Info: Total cell delay = 2.992 ns ( 52.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.657 ns ( 47.03 % ) " "Info: Total interconnect delay = 2.657 ns ( 47.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.649 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~71 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~74 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~0 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|valid_wrreq tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|parity~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera0~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera1~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera2~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera3~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera4~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera5~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera6~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera7~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera8~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera9~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera10 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.649 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~71 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~74 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~0 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|valid_wrreq tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|parity~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera0~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera1~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera2~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera3~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera4~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera5~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera6~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera7~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera8~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera9~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera10 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } { 0.000ns 0.915ns 0.822ns 0.298ns 0.305ns 0.317ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.516ns 0.178ns 0.178ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK destination 3.680 ns + Shortest register " "Info: + Shortest clock path from clock \"ENC_CLK\" to destination register is 3.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 966 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 966; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.144 ns) + CELL(0.602 ns) 3.680 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|power_modified_counter_values\[10\] 2 REG LCFF_X10_Y5_N23 4 " "Info: 2: + IC(2.144 ns) + CELL(0.602 ns) = 3.680 ns; Loc. = LCFF_X10_Y5_N23; Fanout = 4; REG Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|power_modified_counter_values\[10\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.746 ns" { ENC_CLK tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } "NODE_NAME" } } { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_j27.tdf" 97 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 41.74 % ) " "Info: Total cell delay = 1.536 ns ( 41.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.144 ns ( 58.26 % ) " "Info: Total interconnect delay = 2.144 ns ( 58.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.680 ns" { ENC_CLK tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.680 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } { 0.000ns 0.000ns 2.144ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK source 3.680 ns - Longest register " "Info: - Longest clock path from clock \"ENC_CLK\" to source register is 3.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 966 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 966; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.144 ns) + CELL(0.602 ns) 3.680 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|power_modified_counter_values\[10\] 2 REG LCFF_X10_Y5_N23 4 " "Info: 2: + IC(2.144 ns) + CELL(0.602 ns) = 3.680 ns; Loc. = LCFF_X10_Y5_N23; Fanout = 4; REG Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|power_modified_counter_values\[10\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.746 ns" { ENC_CLK tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } "NODE_NAME" } } { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_j27.tdf" 97 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 41.74 % ) " "Info: Total cell delay = 1.536 ns ( 41.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.144 ns ( 58.26 % ) " "Info: Total interconnect delay = 2.144 ns ( 58.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.680 ns" { ENC_CLK tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.680 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } { 0.000ns 0.000ns 2.144ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.680 ns" { ENC_CLK tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.680 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } { 0.000ns 0.000ns 2.144ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.680 ns" { ENC_CLK tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.680 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } { 0.000ns 0.000ns 2.144ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_j27.tdf" 97 31 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_j27.tdf" 97 31 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.649 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~71 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~74 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~0 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|valid_wrreq tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|parity~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera0~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera1~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera2~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera3~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera4~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera5~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera6~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera7~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera8~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera9~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera10 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.649 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~71 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~74 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~0 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|valid_wrreq tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|parity~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera0~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera1~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera2~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera3~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera4~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera5~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera6~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera7~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera8~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera9~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera10 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } { 0.000ns 0.915ns 0.822ns 0.298ns 0.305ns 0.317ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.516ns 0.178ns 0.178ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.680 ns" { ENC_CLK tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.680 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } { 0.000ns 0.000ns 2.144ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.680 ns" { ENC_CLK tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.680 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } { 0.000ns 0.000ns 2.144ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "WRITE_FX2FIFO FLAGB IFCLK 5.365 ns register " "Info: tsu for register \"WRITE_FX2FIFO\" (data pin = \"FLAGB\", clock pin = \"IFCLK\") is 5.365 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.936 ns + Longest pin register " "Info: + Longest pin to register delay is 7.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns FLAGB 1 PIN PIN_197 2 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 2; PIN Node = 'FLAGB'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FLAGB } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.896 ns) + CELL(0.178 ns) 6.977 ns Selector1~16 2 COMB LCCOMB_X10_Y7_N10 1 " "Info: 2: + IC(5.896 ns) + CELL(0.178 ns) = 6.977 ns; Loc. = LCCOMB_X10_Y7_N10; Fanout = 1; COMB Node = 'Selector1~16'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.074 ns" { FLAGB Selector1~16 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.545 ns) 7.840 ns Selector1~17 3 COMB LCCOMB_X10_Y7_N28 1 " "Info: 3: + IC(0.318 ns) + CELL(0.545 ns) = 7.840 ns; Loc. = LCCOMB_X10_Y7_N28; Fanout = 1; COMB Node = 'Selector1~17'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.863 ns" { Selector1~16 Selector1~17 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.936 ns WRITE_FX2FIFO 4 REG LCFF_X10_Y7_N29 4 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 7.936 ns; Loc. = LCFF_X10_Y7_N29; Fanout = 4; REG Node = 'WRITE_FX2FIFO'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector1~17 WRITE_FX2FIFO } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.722 ns ( 21.70 % ) " "Info: Total cell delay = 1.722 ns ( 21.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.214 ns ( 78.30 % ) " "Info: Total interconnect delay = 6.214 ns ( 78.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.936 ns" { FLAGB Selector1~16 Selector1~17 WRITE_FX2FIFO } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.936 ns" { FLAGB FLAGB~combout Selector1~16 Selector1~17 WRITE_FX2FIFO } { 0.000ns 0.000ns 5.896ns 0.318ns 0.000ns } { 0.000ns 0.903ns 0.178ns 0.545ns 0.096ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 122 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.533 ns - Shortest register " "Info: - Shortest clock path from clock \"IFCLK\" to destination register is 2.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.130 ns) + CELL(0.000 ns) 1.186 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 110 " "Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 110; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.130 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.602 ns) 2.533 ns WRITE_FX2FIFO 3 REG LCFF_X10_Y7_N29 4 " "Info: 3: + IC(0.745 ns) + CELL(0.602 ns) = 2.533 ns; Loc. = LCFF_X10_Y7_N29; Fanout = 4; REG Node = 'WRITE_FX2FIFO'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.347 ns" { IFCLK~clkctrl WRITE_FX2FIFO } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.658 ns ( 65.46 % ) " "Info: Total cell delay = 1.658 ns ( 65.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.875 ns ( 34.54 % ) " "Info: Total interconnect delay = 0.875 ns ( 34.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.533 ns" { IFCLK IFCLK~clkctrl WRITE_FX2FIFO } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.533 ns" { IFCLK IFCLK~combout IFCLK~clkctrl WRITE_FX2FIFO } { 0.000ns 0.000ns 0.130ns 0.745ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.936 ns" { FLAGB Selector1~16 Selector1~17 WRITE_FX2FIFO } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.936 ns" { FLAGB FLAGB~combout Selector1~16 Selector1~17 WRITE_FX2FIFO } { 0.000ns 0.000ns 5.896ns 0.318ns 0.000ns } { 0.000ns 0.903ns 0.178ns 0.545ns 0.096ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.533 ns" { IFCLK IFCLK~clkctrl WRITE_FX2FIFO } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.533 ns" { IFCLK IFCLK~combout IFCLK~clkctrl WRITE_FX2FIFO } { 0.000ns 0.000ns 0.130ns 0.745ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ENC_CLK GPIO2 tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|power_modified_counter_values\[10\] 11.300 ns register " "Info: tco from clock \"ENC_CLK\" to destination pin \"GPIO2\" through register \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|power_modified_counter_values\[10\]\" is 11.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK source 3.680 ns + Longest register " "Info: + Longest clock path from clock \"ENC_CLK\" to source register is 3.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 966 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 966; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.144 ns) + CELL(0.602 ns) 3.680 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|power_modified_counter_values\[10\] 2 REG LCFF_X10_Y5_N23 4 " "Info: 2: + IC(2.144 ns) + CELL(0.602 ns) = 3.680 ns; Loc. = LCFF_X10_Y5_N23; Fanout = 4; REG Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|power_modified_counter_values\[10\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.746 ns" { ENC_CLK tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } "NODE_NAME" } } { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_j27.tdf" 97 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 41.74 % ) " "Info: Total cell delay = 1.536 ns ( 41.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.144 ns ( 58.26 % ) " "Info: Total interconnect delay = 2.144 ns ( 58.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.680 ns" { ENC_CLK tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.680 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } { 0.000ns 0.000ns 2.144ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_j27.tdf" 97 31 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.343 ns + Longest register pin " "Info: + Longest register to pin delay is 7.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|power_modified_counter_values\[10\] 1 REG LCFF_X10_Y5_N23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y5_N23; Fanout = 4; REG Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|power_modified_counter_values\[10\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } "NODE_NAME" } } { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_j27.tdf" 97 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.516 ns) 1.431 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|wrfull_eq_comp_aeb_int~71 2 COMB LCCOMB_X12_Y5_N18 1 " "Info: 2: + IC(0.915 ns) + CELL(0.516 ns) = 1.431 ns; Loc. = LCCOMB_X12_Y5_N18; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|wrfull_eq_comp_aeb_int~71'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.431 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~71 } "NODE_NAME" } } { "db/dcfifo_efb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_efb1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.178 ns) 2.431 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|wrfull_eq_comp_aeb_int~74 3 COMB LCCOMB_X10_Y5_N30 1 " "Info: 3: + IC(0.822 ns) + CELL(0.178 ns) = 2.431 ns; Loc. = LCCOMB_X10_Y5_N30; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|wrfull_eq_comp_aeb_int~74'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.000 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~71 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~74 } "NODE_NAME" } } { "db/dcfifo_efb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_efb1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 2.907 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|wrfull_eq_comp_aeb_int~0 4 COMB LCCOMB_X10_Y5_N28 4 " "Info: 4: + IC(0.298 ns) + CELL(0.178 ns) = 2.907 ns; Loc. = LCCOMB_X10_Y5_N28; Fanout = 4; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|wrfull_eq_comp_aeb_int~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.476 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~74 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~0 } "NODE_NAME" } } { "db/dcfifo_efb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_efb1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.370 ns) + CELL(3.066 ns) 7.343 ns GPIO2 5 PIN PIN_68 0 " "Info: 5: + IC(1.370 ns) + CELL(3.066 ns) = 7.343 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'GPIO2'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.436 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.938 ns ( 53.63 % ) " "Info: Total cell delay = 3.938 ns ( 53.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.405 ns ( 46.37 % ) " "Info: Total interconnect delay = 3.405 ns ( 46.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.343 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~71 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~74 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.343 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~71 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~74 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } { 0.000ns 0.915ns 0.822ns 0.298ns 1.370ns } { 0.000ns 0.516ns 0.178ns 0.178ns 3.066ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.680 ns" { ENC_CLK tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.680 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } { 0.000ns 0.000ns 2.144ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.343 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~71 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~74 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.343 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~71 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~74 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } { 0.000ns 0.915ns 0.822ns 0.298ns 1.370ns } { 0.000ns 0.516ns 0.178ns 0.178ns 3.066ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "FLAGB GPIO6 10.134 ns Longest " "Info: Longest tpd from source pin \"FLAGB\" to destination pin \"GPIO6\" is 10.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns FLAGB 1 PIN PIN_197 2 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 2; PIN Node = 'FLAGB'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FLAGB } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.195 ns) + CELL(3.036 ns) 10.134 ns GPIO6 2 PIN PIN_74 0 " "Info: 2: + IC(6.195 ns) + CELL(3.036 ns) = 10.134 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'GPIO6'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.231 ns" { FLAGB GPIO6 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.939 ns ( 38.87 % ) " "Info: Total cell delay = 3.939 ns ( 38.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.195 ns ( 61.13 % ) " "Info: Total interconnect delay = 6.195 ns ( 61.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.134 ns" { FLAGB GPIO6 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.134 ns" { FLAGB FLAGB~combout GPIO6 } { 0.000ns 0.000ns 6.195ns } { 0.000ns 0.903ns 3.036ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "ADC\[6\] DA\[6\] ENC_CLK -3.111 ns register " "Info: th for register \"ADC\[6\]\" (data pin = \"DA\[6\]\", clock pin = \"ENC_CLK\") is -3.111 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK destination 3.010 ns + Longest register " "Info: + Longest clock path from clock \"ENC_CLK\" to destination register is 3.010 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 966 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 966; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.474 ns) + CELL(0.602 ns) 3.010 ns ADC\[6\] 2 REG LCFF_X20_Y13_N15 2 " "Info: 2: + IC(1.474 ns) + CELL(0.602 ns) = 3.010 ns; Loc. = LCFF_X20_Y13_N15; Fanout = 2; REG Node = 'ADC\[6\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.076 ns" { ENC_CLK ADC[6] } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 51.03 % ) " "Info: Total cell delay = 1.536 ns ( 51.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.474 ns ( 48.97 % ) " "Info: Total interconnect delay = 1.474 ns ( 48.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.010 ns" { ENC_CLK ADC[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.010 ns" { ENC_CLK ENC_CLK~combout ADC[6] } { 0.000ns 0.000ns 1.474ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 107 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.407 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns DA\[6\] 1 PIN PIN_170 1 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_170; Fanout = 1; PIN Node = 'DA\[6\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { DA[6] } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.220 ns) + CELL(0.178 ns) 6.311 ns ADC\[6\]~feeder 2 COMB LCCOMB_X20_Y13_N14 1 " "Info: 2: + IC(5.220 ns) + CELL(0.178 ns) = 6.311 ns; Loc. = LCCOMB_X20_Y13_N14; Fanout = 1; COMB Node = 'ADC\[6\]~feeder'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.398 ns" { DA[6] ADC[6]~feeder } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.407 ns ADC\[6\] 3 REG LCFF_X20_Y13_N15 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.407 ns; Loc. = LCFF_X20_Y13_N15; Fanout = 2; REG Node = 'ADC\[6\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.096 ns" { ADC[6]~feeder ADC[6] } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.187 ns ( 18.53 % ) " "Info: Total cell delay = 1.187 ns ( 18.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.220 ns ( 81.47 % ) " "Info: Total interconnect delay = 5.220 ns ( 81.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.407 ns" { DA[6] ADC[6]~feeder ADC[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.407 ns" { DA[6] DA[6]~combout ADC[6]~feeder ADC[6] } { 0.000ns 0.000ns 5.220ns 0.000ns } { 0.000ns 0.913ns 0.178ns 0.096ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.010 ns" { ENC_CLK ADC[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.010 ns" { ENC_CLK ENC_CLK~combout ADC[6] } { 0.000ns 0.000ns 1.474ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.407 ns" { DA[6] ADC[6]~feeder ADC[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.407 ns" { DA[6] DA[6]~combout ADC[6]~feeder ADC[6] } { 0.000ns 0.000ns 5.220ns 0.000ns } { 0.000ns 0.913ns 0.178ns 0.096ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCK_CONSTRAINTS_FOUND" "" "Warning: No matching clocks have timing constraints" {  } {  } 0 0 "No matching clocks have timing constraints" 0 0}
{ "Warning" "WTAN_NO_CLOCK_CONSTRAINTS_FOUND" "" "Warning: No matching clocks have timing constraints" {  } {  } 0 0 "No matching clocks have timing constraints" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 31 18:38:29 2006 " "Info: Processing ended: Thu Aug 31 18:38:29 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
