

================================================================
== Vitis HLS Report for 'NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5'
================================================================
* Date:           Fri May  9 16:35:54 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        SneakySnake_bit
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  2.118 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      129|      129|  1.032 us|  1.032 us|  128|  128|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_462_5  |      127|      127|         1|          1|          1|   127|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.11>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%index_7 = alloca i32 1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:371]   --->   Operation 4 'alloca' 'index_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_8 = alloca i32 1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:371]   --->   Operation 5 'alloca' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%storemerge650 = alloca i32 1"   --->   Operation 6 'alloca' 'storemerge650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%DNA_7_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %DNA_7"   --->   Operation 7 'read' 'DNA_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln371 = store i8 0, i8 %i_8" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:371]   --->   Operation 8 'store' 'store_ln371' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln371 = store i7 0, i7 %index_7" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:371]   --->   Operation 9 'store' 'store_ln371' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body114"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%index = load i7 %index_7" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:469]   --->   Operation 11 'load' 'index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.70ns)   --->   "%icmp_ln462 = icmp_eq  i7 %index, i7 127" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:462]   --->   Operation 12 'icmp' 'icmp_ln462' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.70ns)   --->   "%index_12 = add i7 %index, i7 1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:469]   --->   Operation 13 'add' 'index_12' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln462 = br i1 %icmp_ln462, void %for.body114.split_ifconv, void %for.end137.exitStub" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:462]   --->   Operation 14 'br' 'br_ln462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_8_load = load i8 %i_8" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:462]   --->   Operation 15 'load' 'i_8_load' <Predicate = (!icmp_ln462)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%storemerge650_load_1 = load i128 %storemerge650"   --->   Operation 16 'load' 'storemerge650_load_1' <Predicate = (!icmp_ln462)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln465)   --->   "%zext_ln462 = zext i8 %i_8_load" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:462]   --->   Operation 17 'zext' 'zext_ln462' <Predicate = (!icmp_ln462)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln464 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:464]   --->   Operation 18 'specpipeline' 'specpipeline_ln464' <Predicate = (!icmp_ln462)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln371 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 127, i64 127, i64 127" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:371]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln371' <Predicate = (!icmp_ln462)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln462 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:462]   --->   Operation 20 'specloopname' 'specloopname_ln462' <Predicate = (!icmp_ln462)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln465)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i256.i32, i256 %DNA_7_read, i32 %zext_ln462" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:465]   --->   Operation 21 'partselect' 'tmp_s' <Predicate = (!icmp_ln462)> <Delay = 0.00> <CoreInst = "PartSelect">   --->   Core 165 'PartSelect' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'partselect'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln465)   --->   "%tmp_13 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %i_8_load, i32 1, i32 7" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:465]   --->   Operation 22 'partselect' 'tmp_13' <Predicate = (!icmp_ln462)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln465)   --->   "%or_ln4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_13, i1 1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:465]   --->   Operation 23 'bitconcatenate' 'or_ln4' <Predicate = (!icmp_ln462)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln465)   --->   "%zext_ln465 = zext i8 %or_ln4" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:465]   --->   Operation 24 'zext' 'zext_ln465' <Predicate = (!icmp_ln462)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln465)   --->   "%tmp_14 = partselect i2 @_ssdm_op_PartSelect.i2.i256.i32, i256 %DNA_7_read, i32 %zext_ln465" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:465]   --->   Operation 25 'partselect' 'tmp_14' <Predicate = (!icmp_ln462)> <Delay = 0.00> <CoreInst = "PartSelect">   --->   Core 165 'PartSelect' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'partselect'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln465)   --->   "%or_ln465 = or i2 %tmp_s, i2 %tmp_14" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:465]   --->   Operation 26 'or' 'or_ln465' <Predicate = (!icmp_ln462)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.91ns) (out node of the LUT)   --->   "%icmp_ln465 = icmp_eq  i2 %or_ln465, i2 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:465]   --->   Operation 27 'icmp' 'icmp_ln465' <Predicate = (!icmp_ln462)> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.27ns)   --->   "%p_cast = select i1 %icmp_ln465, i2 0, i2 1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:465]   --->   Operation 28 'select' 'p_cast' <Predicate = (!icmp_ln462)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%index_7_cast = zext i7 %index" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:469]   --->   Operation 29 'zext' 'index_7_cast' <Predicate = (!icmp_ln462)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.53ns)   --->   "%storemerge6 = partset i128 @_ssdm_op_PartSet.i128.i128.i2.i32, i128 %storemerge650_load_1, i2 %p_cast, i32 %index_7_cast" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:465]   --->   Operation 30 'partset' 'storemerge6' <Predicate = (!icmp_ln462)> <Delay = 0.53> <CoreInst = "PartSet">   --->   Core 166 'PartSet' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'partset'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.70ns)   --->   "%i = add i8 %i_8_load, i8 2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:462]   --->   Operation 31 'add' 'i' <Predicate = (!icmp_ln462)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln465 = store i128 %storemerge6, i128 %storemerge650" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:465]   --->   Operation 32 'store' 'store_ln465' <Predicate = (!icmp_ln462)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln371 = store i8 %i, i8 %i_8" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:371]   --->   Operation 33 'store' 'store_ln371' <Predicate = (!icmp_ln462)> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln371 = store i7 %index_12, i7 %index_7" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:371]   --->   Operation 34 'store' 'store_ln371' <Predicate = (!icmp_ln462)> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln462 = br void %for.body114" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:462]   --->   Operation 35 'br' 'br_ln462' <Predicate = (!icmp_ln462)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%storemerge650_load = load i128 %storemerge650"   --->   Operation 36 'load' 'storemerge650_load' <Predicate = (icmp_ln462)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %storemerge650_out, i128 %storemerge650_load"   --->   Operation 37 'write' 'write_ln0' <Predicate = (icmp_ln462)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln462)> <Delay = 0.38>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 0.960ns.

 <State 1>: 2.118ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln371', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:371) of constant 0 on local variable 'i', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:371 [7]  (0.387 ns)
	'load' operation 8 bit ('i_8_load', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:462) on local variable 'i', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:371 [16]  (0.000 ns)
	'or' operation 2 bit ('or_ln465', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:465) [27]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln465', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:465) [28]  (0.919 ns)
	'select' operation 2 bit ('p_cast', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:465) [29]  (0.278 ns)
	blocking operation 0.534 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
