Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 7020 ns : File "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.srcs/sim_1/new/up_down_counter_fsm_tb.v" Line 97
