// Seed: 2798061228
module module_0 (
    input tri0 id_0,
    output supply0 id_1
    , id_3
);
  wire id_4;
  assign id_1 = id_3;
  wire id_5;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input supply0 id_2,
    output wire id_3,
    output wor id_4,
    output wire id_5,
    output tri id_6
);
  assign id_6 = 1 - 1'd0;
  assign id_4 = id_0;
  wire id_8;
  wire id_9;
  supply0 id_10 = 1;
  wire id_11, id_12, id_13, id_14, id_15, id_16;
  supply0 id_17 = 1;
  wire id_18;
  module_0(
      id_2, id_3
  );
  wire id_19;
endmodule
