// Seed: 2263578559
module module_0 (
    input supply0 id_0,
    output wor id_1,
    input tri id_2
);
  assign id_1 = -1;
  assign module_2.id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd59,
    parameter id_2 = 32'd63
) (
    input  uwire _id_0,
    input  wand  id_1,
    output wire  _id_2,
    output wand  id_3,
    input  tri0  id_4,
    output wand  id_5
);
  logic [id_0 : id_2] id_7 = id_4;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_4
  );
endmodule
module module_2 #(
    parameter id_9 = 32'd13
) (
    output tri0 id_0,
    output tri id_1,
    input wire id_2,
    output tri0 id_3,
    output supply1 id_4,
    input wand id_5,
    input uwire id_6,
    input tri id_7
);
  wire _id_9;
  wor  id_10;
  logic id_11, id_12;
  module_0 modCall_1 (
      id_7,
      id_4,
      id_5
  );
  assign id_10 = 1;
  wire [-1 : id_9  ==  -1] id_13;
  assign id_12 = -1;
endmodule
