{"sha": "1b5d6ccdcfa28302e03b1a69609d8aea1a50e43a", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MWI1ZDZjY2RjZmEyODMwMmUwM2IxYTY5NjA5ZDhhZWExYTUwZTQzYQ==", "commit": {"author": {"name": "Uros Bizjak", "email": "ubizjak@gmail.com", "date": "2016-12-27T21:25:09Z"}, "committer": {"name": "Uros Bizjak", "email": "uros@gcc.gnu.org", "date": "2016-12-27T21:25:09Z"}, "message": "i386.c (ix86_secondary_reload): Require QImode intermediate for QImode mask register spill only for...\n\n\t* config/i386/i386.c (ix86_secondary_reload): Require QImode\n\tintermediate for QImode mask register spill only for !TARGET_AVX512DQ.\n\tAlways use true_regnum to determine operand regno.\n\nFrom-SVN: r243945", "tree": {"sha": "10708263b150808c784769f8bfa7dc70b8b96e6b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/10708263b150808c784769f8bfa7dc70b8b96e6b"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/1b5d6ccdcfa28302e03b1a69609d8aea1a50e43a", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1b5d6ccdcfa28302e03b1a69609d8aea1a50e43a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/1b5d6ccdcfa28302e03b1a69609d8aea1a50e43a", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1b5d6ccdcfa28302e03b1a69609d8aea1a50e43a/comments", "author": {"login": "ubizjak", "id": 55479990, "node_id": "MDQ6VXNlcjU1NDc5OTkw", "avatar_url": "https://avatars.githubusercontent.com/u/55479990?v=4", "gravatar_id": "", "url": "https://api.github.com/users/ubizjak", "html_url": "https://github.com/ubizjak", "followers_url": "https://api.github.com/users/ubizjak/followers", "following_url": "https://api.github.com/users/ubizjak/following{/other_user}", "gists_url": "https://api.github.com/users/ubizjak/gists{/gist_id}", "starred_url": "https://api.github.com/users/ubizjak/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/ubizjak/subscriptions", "organizations_url": "https://api.github.com/users/ubizjak/orgs", "repos_url": "https://api.github.com/users/ubizjak/repos", "events_url": "https://api.github.com/users/ubizjak/events{/privacy}", "received_events_url": "https://api.github.com/users/ubizjak/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "ab4bb1b30019f18efec222d2ab3d3c91d2a98622", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ab4bb1b30019f18efec222d2ab3d3c91d2a98622", "html_url": "https://github.com/Rust-GCC/gccrs/commit/ab4bb1b30019f18efec222d2ab3d3c91d2a98622"}], "stats": {"total": 27, "additions": 14, "deletions": 13}, "files": [{"sha": "a46fed0c221746bda923ef4f940b5be8a93ca418", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1b5d6ccdcfa28302e03b1a69609d8aea1a50e43a/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1b5d6ccdcfa28302e03b1a69609d8aea1a50e43a/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=1b5d6ccdcfa28302e03b1a69609d8aea1a50e43a", "patch": "@@ -1,3 +1,9 @@\n+2016-12-27  Uros Bizjak  <ubizjak@gmail.com>\n+\n+\t* config/i386/i386.c (ix86_secondary_reload): Require QImode\n+\tintermediate for mask register spill only for !TARGET_AVX512DQ.\n+\tAlways use true_regnum to determine operand regno.\n+\n 2016-12-27  Sandra Loosemore  <sandra@codesourcery.com>\n \n \t* doc/cppopts.texi: Delete redundant documentation for -x.  Move"}, {"sha": "eb7356e0a6baf494c7baf511a64448894ab01a09", "filename": "gcc/config/i386/i386.c", "status": "modified", "additions": 8, "deletions": 13, "changes": 21, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1b5d6ccdcfa28302e03b1a69609d8aea1a50e43a/gcc%2Fconfig%2Fi386%2Fi386.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1b5d6ccdcfa28302e03b1a69609d8aea1a50e43a/gcc%2Fconfig%2Fi386%2Fi386.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.c?ref=1b5d6ccdcfa28302e03b1a69609d8aea1a50e43a", "patch": "@@ -39752,24 +39752,19 @@ ix86_secondary_reload (bool in_p, rtx x, reg_class_t rclass,\n   /* QImode spills from non-QI registers require\n      intermediate register on 32bit targets.  */\n   if (mode == QImode\n-      && (MAYBE_MASK_CLASS_P (rclass)\n-\t  || (!TARGET_64BIT && !in_p\n-\t      && INTEGER_CLASS_P (rclass)\n-\t      && MAYBE_NON_Q_CLASS_P (rclass))))\n+      && ((!TARGET_64BIT && !in_p\n+\t   && INTEGER_CLASS_P (rclass)\n+\t   && MAYBE_NON_Q_CLASS_P (rclass))\n+\t  || (!TARGET_AVX512DQ\n+\t      && MAYBE_MASK_CLASS_P (rclass))))\n     {\n-      int regno;\n-\n-      if (REG_P (x))\n-\tregno = REGNO (x);\n-      else\n-\tregno = -1;\n-\n-      if (regno >= FIRST_PSEUDO_REGISTER || SUBREG_P (x))\n-\tregno = true_regnum (x);\n+      int regno = true_regnum (x);\n \n       /* Return Q_REGS if the operand is in memory.  */\n       if (regno == -1)\n \treturn Q_REGS;\n+\n+      return NO_REGS;\n     }\n \n   /* This condition handles corner case where an expression involving"}]}