// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module digitrec_update_knn (
        test_inst_V,
        train_inst_V,
        min_distances_V_i,
        min_distances_V_o,
        min_distances_V_o_ap_vld
);


input  [48:0] test_inst_V;
input  [47:0] train_inst_V;
input  [5:0] min_distances_V_i;
output  [5:0] min_distances_V_o;
output   min_distances_V_o_ap_vld;

reg[5:0] min_distances_V_o;
reg min_distances_V_o_ap_vld;

wire   [48:0] distance_V_digitrec_bitcount_fu_51_n_V;
wire   [5:0] distance_V_digitrec_bitcount_fu_51_ap_return;
wire   [0:0] tmp_1_fu_68_p2;
wire   [48:0] train_inst_V_cast_fu_57_p1;

digitrec_bitcount distance_V_digitrec_bitcount_fu_51(
    .n_V(distance_V_digitrec_bitcount_fu_51_n_V),
    .ap_return(distance_V_digitrec_bitcount_fu_51_ap_return)
);

always @ (*) begin
    if (~(tmp_1_fu_68_p2 == 1'b0)) begin
        min_distances_V_o = distance_V_digitrec_bitcount_fu_51_ap_return;
    end else begin
        min_distances_V_o = min_distances_V_i;
    end
end

always @ (*) begin
    if (~(tmp_1_fu_68_p2 == 1'b0)) begin
        min_distances_V_o_ap_vld = 1'b1;
    end else begin
        min_distances_V_o_ap_vld = 1'b0;
    end
end

assign distance_V_digitrec_bitcount_fu_51_n_V = (train_inst_V_cast_fu_57_p1 ^ test_inst_V);

assign tmp_1_fu_68_p2 = ((distance_V_digitrec_bitcount_fu_51_ap_return < min_distances_V_i) ? 1'b1 : 1'b0);

assign train_inst_V_cast_fu_57_p1 = train_inst_V;

endmodule //digitrec_update_knn
