--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml ml505_top.twx ml505_top.ncd -o ml505_top.twr ml505_top.pcf
-ucf constraints.ucf

Design file:              ml505_top.ncd
Physical constraint file: ml505_top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: user_clk_pll/CLKIN1
  Logical resource: user_clk_pll/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: user_clk_g
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: user_clk_pll/CLKIN1
  Logical resource: user_clk_pll/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: user_clk_g
--------------------------------------------------------------------------------
Slack: 8.451ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.549ns (645.578MHz) (Tpllper_CLKIN)
  Physical resource: user_clk_pll/CLKIN1
  Logical resource: user_clk_pll/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: user_clk_g
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.75 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 253 paths analyzed, 71 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.031ns.
--------------------------------------------------------------------------------

Paths for end point rst_parse/count_21 (SLICE_X56Y72.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_parse/count_0 (FF)
  Destination:          rst_parse/count_21 (FF)
  Requirement:          13.333ns
  Data Path Delay:      1.893ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.125 - 0.135)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 13.333ns
  Clock Uncertainty:    0.128ns

  Clock Uncertainty:          0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.246ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rst_parse/count_0 to rst_parse/count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y67.AQ      Tcko                  0.471   rst_parse/count<3>
                                                       rst_parse/count_0
    SLICE_X56Y67.A4      net (fanout=2)        0.386   rst_parse/count<0>
    SLICE_X56Y67.COUT    Topcya                0.499   rst_parse/count<3>
                                                       rst_parse/Mcount_count_lut<0>_INV_0
                                                       rst_parse/Mcount_count_cy<3>
    SLICE_X56Y68.CIN     net (fanout=1)        0.000   rst_parse/Mcount_count_cy<3>
    SLICE_X56Y68.COUT    Tbyp                  0.104   rst_parse/count<7>
                                                       rst_parse/Mcount_count_cy<7>
    SLICE_X56Y69.CIN     net (fanout=1)        0.000   rst_parse/Mcount_count_cy<7>
    SLICE_X56Y69.COUT    Tbyp                  0.104   rst_parse/count<11>
                                                       rst_parse/Mcount_count_cy<11>
    SLICE_X56Y70.CIN     net (fanout=1)        0.010   rst_parse/Mcount_count_cy<11>
    SLICE_X56Y70.COUT    Tbyp                  0.104   rst_parse/count<15>
                                                       rst_parse/Mcount_count_cy<15>
    SLICE_X56Y71.CIN     net (fanout=1)        0.000   rst_parse/Mcount_count_cy<15>
    SLICE_X56Y71.COUT    Tbyp                  0.104   rst_parse/count<19>
                                                       rst_parse/Mcount_count_cy<19>
    SLICE_X56Y72.CIN     net (fanout=1)        0.000   rst_parse/Mcount_count_cy<19>
    SLICE_X56Y72.CLK     Tcinck                0.111   rst_parse/count<21>
                                                       rst_parse/Mcount_count_xor<21>
                                                       rst_parse/count_21
    -------------------------------------------------  ---------------------------
    Total                                      1.893ns (1.497ns logic, 0.396ns route)
                                                       (79.1% logic, 20.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_parse/count_1 (FF)
  Destination:          rst_parse/count_21 (FF)
  Requirement:          13.333ns
  Data Path Delay:      1.881ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.125 - 0.135)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 13.333ns
  Clock Uncertainty:    0.128ns

  Clock Uncertainty:          0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.246ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rst_parse/count_1 to rst_parse/count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y67.BQ      Tcko                  0.471   rst_parse/count<3>
                                                       rst_parse/count_1
    SLICE_X56Y67.B4      net (fanout=2)        0.390   rst_parse/count<1>
    SLICE_X56Y67.COUT    Topcyb                0.483   rst_parse/count<3>
                                                       rst_parse/count<1>_rt
                                                       rst_parse/Mcount_count_cy<3>
    SLICE_X56Y68.CIN     net (fanout=1)        0.000   rst_parse/Mcount_count_cy<3>
    SLICE_X56Y68.COUT    Tbyp                  0.104   rst_parse/count<7>
                                                       rst_parse/Mcount_count_cy<7>
    SLICE_X56Y69.CIN     net (fanout=1)        0.000   rst_parse/Mcount_count_cy<7>
    SLICE_X56Y69.COUT    Tbyp                  0.104   rst_parse/count<11>
                                                       rst_parse/Mcount_count_cy<11>
    SLICE_X56Y70.CIN     net (fanout=1)        0.010   rst_parse/Mcount_count_cy<11>
    SLICE_X56Y70.COUT    Tbyp                  0.104   rst_parse/count<15>
                                                       rst_parse/Mcount_count_cy<15>
    SLICE_X56Y71.CIN     net (fanout=1)        0.000   rst_parse/Mcount_count_cy<15>
    SLICE_X56Y71.COUT    Tbyp                  0.104   rst_parse/count<19>
                                                       rst_parse/Mcount_count_cy<19>
    SLICE_X56Y72.CIN     net (fanout=1)        0.000   rst_parse/Mcount_count_cy<19>
    SLICE_X56Y72.CLK     Tcinck                0.111   rst_parse/count<21>
                                                       rst_parse/Mcount_count_xor<21>
                                                       rst_parse/count_21
    -------------------------------------------------  ---------------------------
    Total                                      1.881ns (1.481ns logic, 0.400ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_parse/count_2 (FF)
  Destination:          rst_parse/count_21 (FF)
  Requirement:          13.333ns
  Data Path Delay:      1.802ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.125 - 0.135)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 13.333ns
  Clock Uncertainty:    0.128ns

  Clock Uncertainty:          0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.246ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rst_parse/count_2 to rst_parse/count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y67.CQ      Tcko                  0.471   rst_parse/count<3>
                                                       rst_parse/count_2
    SLICE_X56Y67.C4      net (fanout=2)        0.385   rst_parse/count<2>
    SLICE_X56Y67.COUT    Topcyc                0.409   rst_parse/count<3>
                                                       rst_parse/count<2>_rt
                                                       rst_parse/Mcount_count_cy<3>
    SLICE_X56Y68.CIN     net (fanout=1)        0.000   rst_parse/Mcount_count_cy<3>
    SLICE_X56Y68.COUT    Tbyp                  0.104   rst_parse/count<7>
                                                       rst_parse/Mcount_count_cy<7>
    SLICE_X56Y69.CIN     net (fanout=1)        0.000   rst_parse/Mcount_count_cy<7>
    SLICE_X56Y69.COUT    Tbyp                  0.104   rst_parse/count<11>
                                                       rst_parse/Mcount_count_cy<11>
    SLICE_X56Y70.CIN     net (fanout=1)        0.010   rst_parse/Mcount_count_cy<11>
    SLICE_X56Y70.COUT    Tbyp                  0.104   rst_parse/count<15>
                                                       rst_parse/Mcount_count_cy<15>
    SLICE_X56Y71.CIN     net (fanout=1)        0.000   rst_parse/Mcount_count_cy<15>
    SLICE_X56Y71.COUT    Tbyp                  0.104   rst_parse/count<19>
                                                       rst_parse/Mcount_count_cy<19>
    SLICE_X56Y72.CIN     net (fanout=1)        0.000   rst_parse/Mcount_count_cy<19>
    SLICE_X56Y72.CLK     Tcinck                0.111   rst_parse/count<21>
                                                       rst_parse/Mcount_count_xor<21>
                                                       rst_parse/count_21
    -------------------------------------------------  ---------------------------
    Total                                      1.802ns (1.407ns logic, 0.395ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------

Paths for end point rst_parse/count_19 (SLICE_X56Y71.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_parse/count_0 (FF)
  Destination:          rst_parse/count_19 (FF)
  Requirement:          13.333ns
  Data Path Delay:      1.846ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.121 - 0.135)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 13.333ns
  Clock Uncertainty:    0.128ns

  Clock Uncertainty:          0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.246ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rst_parse/count_0 to rst_parse/count_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y67.AQ      Tcko                  0.471   rst_parse/count<3>
                                                       rst_parse/count_0
    SLICE_X56Y67.A4      net (fanout=2)        0.386   rst_parse/count<0>
    SLICE_X56Y67.COUT    Topcya                0.499   rst_parse/count<3>
                                                       rst_parse/Mcount_count_lut<0>_INV_0
                                                       rst_parse/Mcount_count_cy<3>
    SLICE_X56Y68.CIN     net (fanout=1)        0.000   rst_parse/Mcount_count_cy<3>
    SLICE_X56Y68.COUT    Tbyp                  0.104   rst_parse/count<7>
                                                       rst_parse/Mcount_count_cy<7>
    SLICE_X56Y69.CIN     net (fanout=1)        0.000   rst_parse/Mcount_count_cy<7>
    SLICE_X56Y69.COUT    Tbyp                  0.104   rst_parse/count<11>
                                                       rst_parse/Mcount_count_cy<11>
    SLICE_X56Y70.CIN     net (fanout=1)        0.010   rst_parse/Mcount_count_cy<11>
    SLICE_X56Y70.COUT    Tbyp                  0.104   rst_parse/count<15>
                                                       rst_parse/Mcount_count_cy<15>
    SLICE_X56Y71.CIN     net (fanout=1)        0.000   rst_parse/Mcount_count_cy<15>
    SLICE_X56Y71.CLK     Tcinck                0.168   rst_parse/count<19>
                                                       rst_parse/Mcount_count_cy<19>
                                                       rst_parse/count_19
    -------------------------------------------------  ---------------------------
    Total                                      1.846ns (1.450ns logic, 0.396ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_parse/count_1 (FF)
  Destination:          rst_parse/count_19 (FF)
  Requirement:          13.333ns
  Data Path Delay:      1.834ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.121 - 0.135)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 13.333ns
  Clock Uncertainty:    0.128ns

  Clock Uncertainty:          0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.246ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rst_parse/count_1 to rst_parse/count_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y67.BQ      Tcko                  0.471   rst_parse/count<3>
                                                       rst_parse/count_1
    SLICE_X56Y67.B4      net (fanout=2)        0.390   rst_parse/count<1>
    SLICE_X56Y67.COUT    Topcyb                0.483   rst_parse/count<3>
                                                       rst_parse/count<1>_rt
                                                       rst_parse/Mcount_count_cy<3>
    SLICE_X56Y68.CIN     net (fanout=1)        0.000   rst_parse/Mcount_count_cy<3>
    SLICE_X56Y68.COUT    Tbyp                  0.104   rst_parse/count<7>
                                                       rst_parse/Mcount_count_cy<7>
    SLICE_X56Y69.CIN     net (fanout=1)        0.000   rst_parse/Mcount_count_cy<7>
    SLICE_X56Y69.COUT    Tbyp                  0.104   rst_parse/count<11>
                                                       rst_parse/Mcount_count_cy<11>
    SLICE_X56Y70.CIN     net (fanout=1)        0.010   rst_parse/Mcount_count_cy<11>
    SLICE_X56Y70.COUT    Tbyp                  0.104   rst_parse/count<15>
                                                       rst_parse/Mcount_count_cy<15>
    SLICE_X56Y71.CIN     net (fanout=1)        0.000   rst_parse/Mcount_count_cy<15>
    SLICE_X56Y71.CLK     Tcinck                0.168   rst_parse/count<19>
                                                       rst_parse/Mcount_count_cy<19>
                                                       rst_parse/count_19
    -------------------------------------------------  ---------------------------
    Total                                      1.834ns (1.434ns logic, 0.400ns route)
                                                       (78.2% logic, 21.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_parse/count_2 (FF)
  Destination:          rst_parse/count_19 (FF)
  Requirement:          13.333ns
  Data Path Delay:      1.755ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.121 - 0.135)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 13.333ns
  Clock Uncertainty:    0.128ns

  Clock Uncertainty:          0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.246ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rst_parse/count_2 to rst_parse/count_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y67.CQ      Tcko                  0.471   rst_parse/count<3>
                                                       rst_parse/count_2
    SLICE_X56Y67.C4      net (fanout=2)        0.385   rst_parse/count<2>
    SLICE_X56Y67.COUT    Topcyc                0.409   rst_parse/count<3>
                                                       rst_parse/count<2>_rt
                                                       rst_parse/Mcount_count_cy<3>
    SLICE_X56Y68.CIN     net (fanout=1)        0.000   rst_parse/Mcount_count_cy<3>
    SLICE_X56Y68.COUT    Tbyp                  0.104   rst_parse/count<7>
                                                       rst_parse/Mcount_count_cy<7>
    SLICE_X56Y69.CIN     net (fanout=1)        0.000   rst_parse/Mcount_count_cy<7>
    SLICE_X56Y69.COUT    Tbyp                  0.104   rst_parse/count<11>
                                                       rst_parse/Mcount_count_cy<11>
    SLICE_X56Y70.CIN     net (fanout=1)        0.010   rst_parse/Mcount_count_cy<11>
    SLICE_X56Y70.COUT    Tbyp                  0.104   rst_parse/count<15>
                                                       rst_parse/Mcount_count_cy<15>
    SLICE_X56Y71.CIN     net (fanout=1)        0.000   rst_parse/Mcount_count_cy<15>
    SLICE_X56Y71.CLK     Tcinck                0.168   rst_parse/count<19>
                                                       rst_parse/Mcount_count_cy<19>
                                                       rst_parse/count_19
    -------------------------------------------------  ---------------------------
    Total                                      1.755ns (1.360ns logic, 0.395ns route)
                                                       (77.5% logic, 22.5% route)

--------------------------------------------------------------------------------

Paths for end point rst_parse/count_20 (SLICE_X56Y72.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_parse/count_0 (FF)
  Destination:          rst_parse/count_20 (FF)
  Requirement:          13.333ns
  Data Path Delay:      1.821ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.125 - 0.135)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 13.333ns
  Clock Uncertainty:    0.128ns

  Clock Uncertainty:          0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.246ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rst_parse/count_0 to rst_parse/count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y67.AQ      Tcko                  0.471   rst_parse/count<3>
                                                       rst_parse/count_0
    SLICE_X56Y67.A4      net (fanout=2)        0.386   rst_parse/count<0>
    SLICE_X56Y67.COUT    Topcya                0.499   rst_parse/count<3>
                                                       rst_parse/Mcount_count_lut<0>_INV_0
                                                       rst_parse/Mcount_count_cy<3>
    SLICE_X56Y68.CIN     net (fanout=1)        0.000   rst_parse/Mcount_count_cy<3>
    SLICE_X56Y68.COUT    Tbyp                  0.104   rst_parse/count<7>
                                                       rst_parse/Mcount_count_cy<7>
    SLICE_X56Y69.CIN     net (fanout=1)        0.000   rst_parse/Mcount_count_cy<7>
    SLICE_X56Y69.COUT    Tbyp                  0.104   rst_parse/count<11>
                                                       rst_parse/Mcount_count_cy<11>
    SLICE_X56Y70.CIN     net (fanout=1)        0.010   rst_parse/Mcount_count_cy<11>
    SLICE_X56Y70.COUT    Tbyp                  0.104   rst_parse/count<15>
                                                       rst_parse/Mcount_count_cy<15>
    SLICE_X56Y71.CIN     net (fanout=1)        0.000   rst_parse/Mcount_count_cy<15>
    SLICE_X56Y71.COUT    Tbyp                  0.104   rst_parse/count<19>
                                                       rst_parse/Mcount_count_cy<19>
    SLICE_X56Y72.CIN     net (fanout=1)        0.000   rst_parse/Mcount_count_cy<19>
    SLICE_X56Y72.CLK     Tcinck                0.039   rst_parse/count<21>
                                                       rst_parse/Mcount_count_xor<21>
                                                       rst_parse/count_20
    -------------------------------------------------  ---------------------------
    Total                                      1.821ns (1.425ns logic, 0.396ns route)
                                                       (78.3% logic, 21.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_parse/count_1 (FF)
  Destination:          rst_parse/count_20 (FF)
  Requirement:          13.333ns
  Data Path Delay:      1.809ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.125 - 0.135)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 13.333ns
  Clock Uncertainty:    0.128ns

  Clock Uncertainty:          0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.246ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rst_parse/count_1 to rst_parse/count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y67.BQ      Tcko                  0.471   rst_parse/count<3>
                                                       rst_parse/count_1
    SLICE_X56Y67.B4      net (fanout=2)        0.390   rst_parse/count<1>
    SLICE_X56Y67.COUT    Topcyb                0.483   rst_parse/count<3>
                                                       rst_parse/count<1>_rt
                                                       rst_parse/Mcount_count_cy<3>
    SLICE_X56Y68.CIN     net (fanout=1)        0.000   rst_parse/Mcount_count_cy<3>
    SLICE_X56Y68.COUT    Tbyp                  0.104   rst_parse/count<7>
                                                       rst_parse/Mcount_count_cy<7>
    SLICE_X56Y69.CIN     net (fanout=1)        0.000   rst_parse/Mcount_count_cy<7>
    SLICE_X56Y69.COUT    Tbyp                  0.104   rst_parse/count<11>
                                                       rst_parse/Mcount_count_cy<11>
    SLICE_X56Y70.CIN     net (fanout=1)        0.010   rst_parse/Mcount_count_cy<11>
    SLICE_X56Y70.COUT    Tbyp                  0.104   rst_parse/count<15>
                                                       rst_parse/Mcount_count_cy<15>
    SLICE_X56Y71.CIN     net (fanout=1)        0.000   rst_parse/Mcount_count_cy<15>
    SLICE_X56Y71.COUT    Tbyp                  0.104   rst_parse/count<19>
                                                       rst_parse/Mcount_count_cy<19>
    SLICE_X56Y72.CIN     net (fanout=1)        0.000   rst_parse/Mcount_count_cy<19>
    SLICE_X56Y72.CLK     Tcinck                0.039   rst_parse/count<21>
                                                       rst_parse/Mcount_count_xor<21>
                                                       rst_parse/count_20
    -------------------------------------------------  ---------------------------
    Total                                      1.809ns (1.409ns logic, 0.400ns route)
                                                       (77.9% logic, 22.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_parse/count_2 (FF)
  Destination:          rst_parse/count_20 (FF)
  Requirement:          13.333ns
  Data Path Delay:      1.730ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.125 - 0.135)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 13.333ns
  Clock Uncertainty:    0.128ns

  Clock Uncertainty:          0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.246ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rst_parse/count_2 to rst_parse/count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y67.CQ      Tcko                  0.471   rst_parse/count<3>
                                                       rst_parse/count_2
    SLICE_X56Y67.C4      net (fanout=2)        0.385   rst_parse/count<2>
    SLICE_X56Y67.COUT    Topcyc                0.409   rst_parse/count<3>
                                                       rst_parse/count<2>_rt
                                                       rst_parse/Mcount_count_cy<3>
    SLICE_X56Y68.CIN     net (fanout=1)        0.000   rst_parse/Mcount_count_cy<3>
    SLICE_X56Y68.COUT    Tbyp                  0.104   rst_parse/count<7>
                                                       rst_parse/Mcount_count_cy<7>
    SLICE_X56Y69.CIN     net (fanout=1)        0.000   rst_parse/Mcount_count_cy<7>
    SLICE_X56Y69.COUT    Tbyp                  0.104   rst_parse/count<11>
                                                       rst_parse/Mcount_count_cy<11>
    SLICE_X56Y70.CIN     net (fanout=1)        0.010   rst_parse/Mcount_count_cy<11>
    SLICE_X56Y70.COUT    Tbyp                  0.104   rst_parse/count<15>
                                                       rst_parse/Mcount_count_cy<15>
    SLICE_X56Y71.CIN     net (fanout=1)        0.000   rst_parse/Mcount_count_cy<15>
    SLICE_X56Y71.COUT    Tbyp                  0.104   rst_parse/count<19>
                                                       rst_parse/Mcount_count_cy<19>
    SLICE_X56Y72.CIN     net (fanout=1)        0.000   rst_parse/Mcount_count_cy<19>
    SLICE_X56Y72.CLK     Tcinck                0.039   rst_parse/count<21>
                                                       rst_parse/Mcount_count_xor<21>
                                                       rst_parse/count_20
    -------------------------------------------------  ---------------------------
    Total                                      1.730ns (1.335ns logic, 0.395ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.75 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point rst_parse/count_0 (SLICE_X56Y67.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.691ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_parse/count_0 (FF)
  Destination:          rst_parse/count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.691ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu_clk_g rising at 13.333ns
  Destination Clock:    cpu_clk_g rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rst_parse/count_0 to rst_parse/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y67.AQ      Tcko                  0.433   rst_parse/count<3>
                                                       rst_parse/count_0
    SLICE_X56Y67.A4      net (fanout=2)        0.355   rst_parse/count<0>
    SLICE_X56Y67.CLK     Tah         (-Th)     0.097   rst_parse/count<3>
                                                       rst_parse/Mcount_count_lut<0>_INV_0
                                                       rst_parse/Mcount_count_cy<3>
                                                       rst_parse/count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.691ns (0.336ns logic, 0.355ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point rst_parse/count_4 (SLICE_X56Y68.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.691ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_parse/count_4 (FF)
  Destination:          rst_parse/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.691ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu_clk_g rising at 13.333ns
  Destination Clock:    cpu_clk_g rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rst_parse/count_4 to rst_parse/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y68.AQ      Tcko                  0.433   rst_parse/count<7>
                                                       rst_parse/count_4
    SLICE_X56Y68.A4      net (fanout=2)        0.355   rst_parse/count<4>
    SLICE_X56Y68.CLK     Tah         (-Th)     0.097   rst_parse/count<7>
                                                       rst_parse/count<4>_rt
                                                       rst_parse/Mcount_count_cy<7>
                                                       rst_parse/count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.691ns (0.336ns logic, 0.355ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point rst_parse/count_12 (SLICE_X56Y70.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.691ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_parse/count_12 (FF)
  Destination:          rst_parse/count_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.691ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu_clk_g rising at 13.333ns
  Destination Clock:    cpu_clk_g rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rst_parse/count_12 to rst_parse/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y70.AQ      Tcko                  0.433   rst_parse/count<15>
                                                       rst_parse/count_12
    SLICE_X56Y70.A4      net (fanout=2)        0.355   rst_parse/count<12>
    SLICE_X56Y70.CLK     Tah         (-Th)     0.097   rst_parse/count<15>
                                                       rst_parse/count<12>_rt
                                                       rst_parse/Mcount_count_cy<15>
                                                       rst_parse/count_12
    -------------------------------------------------  ---------------------------
    Total                                      0.691ns (0.336ns logic, 0.355ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.75 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.667ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: cpu_clk_buf/I0
  Logical resource: cpu_clk_buf/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: cpu_clk
--------------------------------------------------------------------------------
Slack: 12.515ns (period - (min low pulse limit / (low pulse / period)))
  Period: 13.333ns
  Low pulse: 6.666ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: rst_parse/count<3>/CLK
  Logical resource: rst_parse/count_0/CK
  Location pin: SLICE_X56Y67.CLK
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------
Slack: 12.515ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: rst_parse/count<3>/CLK
  Logical resource: rst_parse/count_0/CK
  Location pin: SLICE_X56Y67.CLK
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_USER_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_USER_CLK                    |     10.000ns|      4.000ns|      1.523ns|            0|            0|            0|          253|
| TS_cpu_clk                    |     13.333ns|      2.031ns|          N/A|            0|            0|          253|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock USER_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLK       |    2.031|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 253 paths, 0 nets, and 35 connections

Design statistics:
   Minimum period:   4.000ns{1}   (Maximum frequency: 250.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Jun 30 04:10:52 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 611 MB



