13:09:53 **** Build of configuration Debug for project SoC_Vitis_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 55186 H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/design_aes_wrapper.xpfm standalone_domain H:/project/SoC_project/SoC_Vitis_system/Debug/system.bif
sdcard_gen --xpfm H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/design_aes_wrapper.xpfm --sys_config design_aes_wrapper --bif H:/project/SoC_project/SoC_Vitis_system/Debug/system.bif --bitstream H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit --elf H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf,ps7_cortexa9_0
creating BOOT.BIN using H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit
Running C:/Xilinx/Vitis/2019.2/bin/bootgen  -image H:/project/SoC_project/SoC_Vitis_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

13:10:01 Build Finished (took 8s.50ms)

