intstruction memory: 
instrMem[0] 8519691
lw 0 2 11
instrMem[1] 8454155
lw 0 1 11
instrMem[2] 29360128
noop 0 0 0
instrMem[3] 29360128
noop 0 0 0
instrMem[4] 17432584
beq 1 2 8
instrMem[5] 29360128
noop 0 0 0
instrMem[6] 29360128
noop 0 0 0
instrMem[7] 29360128
noop 0 0 0
instrMem[8] 8585228
lw 0 3 12
instrMem[9] 8650764
lw 0 4 12
instrMem[10] 8716300
lw 0 5 12
instrMem[11] 10
add 0 0 10
instrMem[12] 10
add 0 0 10
instrMem[13] 25165824
halt 0 0 0

@@@
state before cycle 0 starts
	pc 0
	data memory:
		dataMem[ 0 ] 8519691
		dataMem[ 1 ] 8454155
		dataMem[ 2 ] 29360128
		dataMem[ 3 ] 29360128
		dataMem[ 4 ] 17432584
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 29360128
		dataMem[ 7 ] 29360128
		dataMem[ 8 ] 8585228
		dataMem[ 9 ] 8650764
		dataMem[ 10 ] 8716300
		dataMem[ 11 ] 10
		dataMem[ 12 ] 10
		dataMem[ 13 ] 25165824
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 0
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 1 starts
	pc 1
	data memory:
		dataMem[ 0 ] 8519691
		dataMem[ 1 ] 8454155
		dataMem[ 2 ] 29360128
		dataMem[ 3 ] 29360128
		dataMem[ 4 ] 17432584
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 29360128
		dataMem[ 7 ] 29360128
		dataMem[ 8 ] 8585228
		dataMem[ 9 ] 8650764
		dataMem[ 10 ] 8716300
		dataMem[ 11 ] 10
		dataMem[ 12 ] 10
		dataMem[ 13 ] 25165824
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction lw 0 2 11
		pcPlus1 1
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 2 starts
	pc 2
	data memory:
		dataMem[ 0 ] 8519691
		dataMem[ 1 ] 8454155
		dataMem[ 2 ] 29360128
		dataMem[ 3 ] 29360128
		dataMem[ 4 ] 17432584
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 29360128
		dataMem[ 7 ] 29360128
		dataMem[ 8 ] 8585228
		dataMem[ 9 ] 8650764
		dataMem[ 10 ] 8716300
		dataMem[ 11 ] 10
		dataMem[ 12 ] 10
		dataMem[ 13 ] 25165824
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction lw 0 1 11
		pcPlus1 2
	IDEX:
		instruction lw 0 2 11
		pcPlus1 1
		readRegA 0
		readRegB 0
		offset 11
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 3 starts
	pc 3
	data memory:
		dataMem[ 0 ] 8519691
		dataMem[ 1 ] 8454155
		dataMem[ 2 ] 29360128
		dataMem[ 3 ] 29360128
		dataMem[ 4 ] 17432584
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 29360128
		dataMem[ 7 ] 29360128
		dataMem[ 8 ] 8585228
		dataMem[ 9 ] 8650764
		dataMem[ 10 ] 8716300
		dataMem[ 11 ] 10
		dataMem[ 12 ] 10
		dataMem[ 13 ] 25165824
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 3
	IDEX:
		instruction lw 0 1 11
		pcPlus1 2
		readRegA 0
		readRegB 0
		offset 11
	EXMEM:
		instruction lw 0 2 11
		branchTarget 0
		aluResult 11
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 4 starts
	pc 4
	data memory:
		dataMem[ 0 ] 8519691
		dataMem[ 1 ] 8454155
		dataMem[ 2 ] 29360128
		dataMem[ 3 ] 29360128
		dataMem[ 4 ] 17432584
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 29360128
		dataMem[ 7 ] 29360128
		dataMem[ 8 ] 8585228
		dataMem[ 9 ] 8650764
		dataMem[ 10 ] 8716300
		dataMem[ 11 ] 10
		dataMem[ 12 ] 10
		dataMem[ 13 ] 25165824
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 4
	IDEX:
		instruction noop 0 0 0
		pcPlus1 3
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction lw 0 1 11
		branchTarget 0
		aluResult 11
		readRegB 0
	MEMWB:
		instruction lw 0 2 11
		writeData 10
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 5 starts
	pc 5
	data memory:
		dataMem[ 0 ] 8519691
		dataMem[ 1 ] 8454155
		dataMem[ 2 ] 29360128
		dataMem[ 3 ] 29360128
		dataMem[ 4 ] 17432584
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 29360128
		dataMem[ 7 ] 29360128
		dataMem[ 8 ] 8585228
		dataMem[ 9 ] 8650764
		dataMem[ 10 ] 8716300
		dataMem[ 11 ] 10
		dataMem[ 12 ] 10
		dataMem[ 13 ] 25165824
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 10
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 1 2 8
		pcPlus1 5
	IDEX:
		instruction noop 0 0 0
		pcPlus1 4
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction lw 0 1 11
		writeData 10
	WBEND:
		instruction lw 0 2 11
		writeData 10

@@@
state before cycle 6 starts
	pc 6
	data memory:
		dataMem[ 0 ] 8519691
		dataMem[ 1 ] 8454155
		dataMem[ 2 ] 29360128
		dataMem[ 3 ] 29360128
		dataMem[ 4 ] 17432584
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 29360128
		dataMem[ 7 ] 29360128
		dataMem[ 8 ] 8585228
		dataMem[ 9 ] 8650764
		dataMem[ 10 ] 8716300
		dataMem[ 11 ] 10
		dataMem[ 12 ] 10
		dataMem[ 13 ] 25165824
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 10
		reg[ 2 ] 10
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 6
	IDEX:
		instruction beq 1 2 8
		pcPlus1 5
		readRegA 10
		readRegB 10
		offset 8
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction lw 0 1 11
		writeData 10

@@@
state before cycle 7 starts
	pc 7
	data memory:
		dataMem[ 0 ] 8519691
		dataMem[ 1 ] 8454155
		dataMem[ 2 ] 29360128
		dataMem[ 3 ] 29360128
		dataMem[ 4 ] 17432584
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 29360128
		dataMem[ 7 ] 29360128
		dataMem[ 8 ] 8585228
		dataMem[ 9 ] 8650764
		dataMem[ 10 ] 8716300
		dataMem[ 11 ] 10
		dataMem[ 12 ] 10
		dataMem[ 13 ] 25165824
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 10
		reg[ 2 ] 10
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 7
	IDEX:
		instruction noop 0 0 0
		pcPlus1 6
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction beq 1 2 8
		branchTarget 13
		aluResult 0
		readRegB 10
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 8 starts
	pc 13
	data memory:
		dataMem[ 0 ] 8519691
		dataMem[ 1 ] 8454155
		dataMem[ 2 ] 29360128
		dataMem[ 3 ] 29360128
		dataMem[ 4 ] 17432584
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 29360128
		dataMem[ 7 ] 29360128
		dataMem[ 8 ] 8585228
		dataMem[ 9 ] 8650764
		dataMem[ 10 ] 8716300
		dataMem[ 11 ] 10
		dataMem[ 12 ] 10
		dataMem[ 13 ] 25165824
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 10
		reg[ 2 ] 10
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcPlus1 13
	IDEX:
		instruction noop 0 0 0
		pcPlus1 7
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 13
		aluResult 0
		readRegB 0
	MEMWB:
		instruction beq 1 2 8
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 9 starts
	pc 14
	data memory:
		dataMem[ 0 ] 8519691
		dataMem[ 1 ] 8454155
		dataMem[ 2 ] 29360128
		dataMem[ 3 ] 29360128
		dataMem[ 4 ] 17432584
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 29360128
		dataMem[ 7 ] 29360128
		dataMem[ 8 ] 8585228
		dataMem[ 9 ] 8650764
		dataMem[ 10 ] 8716300
		dataMem[ 11 ] 10
		dataMem[ 12 ] 10
		dataMem[ 13 ] 25165824
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 10
		reg[ 2 ] 10
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcPlus1 14
	IDEX:
		instruction halt 0 0 0
		pcPlus1 13
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 13
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction beq 1 2 8
		writeData 0

@@@
state before cycle 10 starts
	pc 15
	data memory:
		dataMem[ 0 ] 8519691
		dataMem[ 1 ] 8454155
		dataMem[ 2 ] 29360128
		dataMem[ 3 ] 29360128
		dataMem[ 4 ] 17432584
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 29360128
		dataMem[ 7 ] 29360128
		dataMem[ 8 ] 8585228
		dataMem[ 9 ] 8650764
		dataMem[ 10 ] 8716300
		dataMem[ 11 ] 10
		dataMem[ 12 ] 10
		dataMem[ 13 ] 25165824
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 10
		reg[ 2 ] 10
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 0
		pcPlus1 15
	IDEX:
		instruction halt 0 0 0
		pcPlus1 14
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction halt 0 0 0
		branchTarget 13
		aluResult 13
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 11 starts
	pc 16
	data memory:
		dataMem[ 0 ] 8519691
		dataMem[ 1 ] 8454155
		dataMem[ 2 ] 29360128
		dataMem[ 3 ] 29360128
		dataMem[ 4 ] 17432584
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 29360128
		dataMem[ 7 ] 29360128
		dataMem[ 8 ] 8585228
		dataMem[ 9 ] 8650764
		dataMem[ 10 ] 8716300
		dataMem[ 11 ] 10
		dataMem[ 12 ] 10
		dataMem[ 13 ] 25165824
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 10
		reg[ 2 ] 10
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 0
		pcPlus1 16
	IDEX:
		instruction add 0 0 0
		pcPlus1 15
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction halt 0 0 0
		branchTarget 13
		aluResult 14
		readRegB 0
	MEMWB:
		instruction halt 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0
machine halted
CYCLES: 11
FETCHED: 11
RETIRED: 7
BRANCHES: 1
MISPRED: 0
