{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 09 11:46:27 2019 " "Info: Processing started: Mon Sep 09 11:46:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off be -c be --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off be -c be --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "blk.bdf" "" { Schematic "C:/Users/Etudiant/Documents/be/blk.bdf" { { 240 128 296 256 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "VHDL_BE:inst3\|switch " "Info: Detected ripple clock \"VHDL_BE:inst3\|switch\" as buffer" {  } { { "VHDL_BE.vhd" "" { Text "C:/Users/Etudiant/Documents/be/VHDL_BE.vhd" 29 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VHDL_BE:inst3\|switch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register VHDL_BE:inst3\|diviseur\[0\] register VHDL_BE:inst3\|switch 398.88 MHz 2.507 ns Internal " "Info: Clock \"clk\" has Internal fmax of 398.88 MHz between source register \"VHDL_BE:inst3\|diviseur\[0\]\" and destination register \"VHDL_BE:inst3\|switch\" (period= 2.507 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.485 ns + Longest register register " "Info: + Longest register to register delay is 1.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VHDL_BE:inst3\|diviseur\[0\] 1 REG LCFF_X1_Y18_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 3; REG Node = 'VHDL_BE:inst3\|diviseur\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VHDL_BE:inst3|diviseur[0] } "NODE_NAME" } } { "VHDL_BE.vhd" "" { Text "C:/Users/Etudiant/Documents/be/VHDL_BE.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.410 ns) 0.736 ns VHDL_BE:inst3\|Equal0~0 2 COMB LCCOMB_X1_Y18_N0 1 " "Info: 2: + IC(0.326 ns) + CELL(0.410 ns) = 0.736 ns; Loc. = LCCOMB_X1_Y18_N0; Fanout = 1; COMB Node = 'VHDL_BE:inst3\|Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { VHDL_BE:inst3|diviseur[0] VHDL_BE:inst3|Equal0~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.419 ns) 1.401 ns VHDL_BE:inst3\|switch~0 3 COMB LCCOMB_X1_Y18_N28 1 " "Info: 3: + IC(0.246 ns) + CELL(0.419 ns) = 1.401 ns; Loc. = LCCOMB_X1_Y18_N28; Fanout = 1; COMB Node = 'VHDL_BE:inst3\|switch~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { VHDL_BE:inst3|Equal0~0 VHDL_BE:inst3|switch~0 } "NODE_NAME" } } { "VHDL_BE.vhd" "" { Text "C:/Users/Etudiant/Documents/be/VHDL_BE.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.485 ns VHDL_BE:inst3\|switch 4 REG LCFF_X1_Y18_N29 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.485 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 2; REG Node = 'VHDL_BE:inst3\|switch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VHDL_BE:inst3|switch~0 VHDL_BE:inst3|switch } "NODE_NAME" } } { "VHDL_BE.vhd" "" { Text "C:/Users/Etudiant/Documents/be/VHDL_BE.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.913 ns ( 61.48 % ) " "Info: Total cell delay = 0.913 ns ( 61.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.572 ns ( 38.52 % ) " "Info: Total interconnect delay = 0.572 ns ( 38.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { VHDL_BE:inst3|diviseur[0] VHDL_BE:inst3|Equal0~0 VHDL_BE:inst3|switch~0 VHDL_BE:inst3|switch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.485 ns" { VHDL_BE:inst3|diviseur[0] {} VHDL_BE:inst3|Equal0~0 {} VHDL_BE:inst3|switch~0 {} VHDL_BE:inst3|switch {} } { 0.000ns 0.326ns 0.246ns 0.000ns } { 0.000ns 0.410ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.808 ns - Smallest " "Info: - Smallest clock skew is -0.808 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.868 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 1.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "blk.bdf" "" { Schematic "C:/Users/Etudiant/Documents/be/blk.bdf" { { 240 128 296 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.537 ns) 1.868 ns VHDL_BE:inst3\|switch 2 REG LCFF_X1_Y18_N29 2 " "Info: 2: + IC(0.332 ns) + CELL(0.537 ns) = 1.868 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 2; REG Node = 'VHDL_BE:inst3\|switch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { clk VHDL_BE:inst3|switch } "NODE_NAME" } } { "VHDL_BE.vhd" "" { Text "C:/Users/Etudiant/Documents/be/VHDL_BE.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 82.23 % ) " "Info: Total cell delay = 1.536 ns ( 82.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.332 ns ( 17.77 % ) " "Info: Total interconnect delay = 0.332 ns ( 17.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { clk VHDL_BE:inst3|switch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.868 ns" { clk {} clk~combout {} VHDL_BE:inst3|switch {} } { 0.000ns 0.000ns 0.332ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.676 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "blk.bdf" "" { Schematic "C:/Users/Etudiant/Documents/be/blk.bdf" { { 240 128 296 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "blk.bdf" "" { Schematic "C:/Users/Etudiant/Documents/be/blk.bdf" { { 240 128 296 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.676 ns VHDL_BE:inst3\|diviseur\[0\] 3 REG LCFF_X1_Y18_N13 3 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 3; REG Node = 'VHDL_BE:inst3\|diviseur\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { clk~clkctrl VHDL_BE:inst3|diviseur[0] } "NODE_NAME" } } { "VHDL_BE.vhd" "" { Text "C:/Users/Etudiant/Documents/be/VHDL_BE.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.40 % ) " "Info: Total cell delay = 1.536 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.140 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clk clk~clkctrl VHDL_BE:inst3|diviseur[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clk {} clk~combout {} clk~clkctrl {} VHDL_BE:inst3|diviseur[0] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { clk VHDL_BE:inst3|switch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.868 ns" { clk {} clk~combout {} VHDL_BE:inst3|switch {} } { 0.000ns 0.000ns 0.332ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clk clk~clkctrl VHDL_BE:inst3|diviseur[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clk {} clk~combout {} clk~clkctrl {} VHDL_BE:inst3|diviseur[0] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VHDL_BE.vhd" "" { Text "C:/Users/Etudiant/Documents/be/VHDL_BE.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "VHDL_BE.vhd" "" { Text "C:/Users/Etudiant/Documents/be/VHDL_BE.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { VHDL_BE:inst3|diviseur[0] VHDL_BE:inst3|Equal0~0 VHDL_BE:inst3|switch~0 VHDL_BE:inst3|switch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.485 ns" { VHDL_BE:inst3|diviseur[0] {} VHDL_BE:inst3|Equal0~0 {} VHDL_BE:inst3|switch~0 {} VHDL_BE:inst3|switch {} } { 0.000ns 0.326ns 0.246ns 0.000ns } { 0.000ns 0.410ns 0.419ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { clk VHDL_BE:inst3|switch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.868 ns" { clk {} clk~combout {} VHDL_BE:inst3|switch {} } { 0.000ns 0.000ns 0.332ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clk clk~clkctrl VHDL_BE:inst3|diviseur[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clk {} clk~combout {} clk~clkctrl {} VHDL_BE:inst3|diviseur[0] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pwm:inst\|rs:rsc\|q d\[5\] clk 2.774 ns register " "Info: tsu for register \"pwm:inst\|rs:rsc\|q\" (data pin = \"d\[5\]\", clock pin = \"clk\") is 2.774 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.117 ns + Longest pin register " "Info: + Longest pin to register delay is 7.117 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns d\[5\] 1 PIN PIN_M22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_M22; Fanout = 1; PIN Node = 'd\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[5] } "NODE_NAME" } } { "blk.bdf" "" { Schematic "C:/Users/Etudiant/Documents/be/blk.bdf" { { 368 224 392 384 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.718 ns) + CELL(0.410 ns) 5.960 ns pwm:inst\|cmp:cmplimit\|Equal0~1 2 COMB LCCOMB_X64_Y23_N10 1 " "Info: 2: + IC(4.718 ns) + CELL(0.410 ns) = 5.960 ns; Loc. = LCCOMB_X64_Y23_N10; Fanout = 1; COMB Node = 'pwm:inst\|cmp:cmplimit\|Equal0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.128 ns" { d[5] pwm:inst|cmp:cmplimit|Equal0~1 } "NODE_NAME" } } { "cmp.vhd" "" { Text "C:/Users/Etudiant/Documents/be/cmp.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.410 ns) 6.637 ns pwm:inst\|cmp:cmplimit\|Equal0~4 3 COMB LCCOMB_X64_Y23_N6 1 " "Info: 3: + IC(0.267 ns) + CELL(0.410 ns) = 6.637 ns; Loc. = LCCOMB_X64_Y23_N6; Fanout = 1; COMB Node = 'pwm:inst\|cmp:cmplimit\|Equal0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { pwm:inst|cmp:cmplimit|Equal0~1 pwm:inst|cmp:cmplimit|Equal0~4 } "NODE_NAME" } } { "cmp.vhd" "" { Text "C:/Users/Etudiant/Documents/be/cmp.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 7.033 ns pwm:inst\|rs:rsc\|q~4 4 COMB LCCOMB_X64_Y23_N0 1 " "Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 7.033 ns; Loc. = LCCOMB_X64_Y23_N0; Fanout = 1; COMB Node = 'pwm:inst\|rs:rsc\|q~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { pwm:inst|cmp:cmplimit|Equal0~4 pwm:inst|rs:rsc|q~4 } "NODE_NAME" } } { "rs.vhd" "" { Text "C:/Users/Etudiant/Documents/be/rs.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.117 ns pwm:inst\|rs:rsc\|q 5 REG LCFF_X64_Y23_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 7.117 ns; Loc. = LCFF_X64_Y23_N1; Fanout = 2; REG Node = 'pwm:inst\|rs:rsc\|q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pwm:inst|rs:rsc|q~4 pwm:inst|rs:rsc|q } "NODE_NAME" } } { "rs.vhd" "" { Text "C:/Users/Etudiant/Documents/be/rs.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.886 ns ( 26.50 % ) " "Info: Total cell delay = 1.886 ns ( 26.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.231 ns ( 73.50 % ) " "Info: Total interconnect delay = 5.231 ns ( 73.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.117 ns" { d[5] pwm:inst|cmp:cmplimit|Equal0~1 pwm:inst|cmp:cmplimit|Equal0~4 pwm:inst|rs:rsc|q~4 pwm:inst|rs:rsc|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.117 ns" { d[5] {} d[5]~combout {} pwm:inst|cmp:cmplimit|Equal0~1 {} pwm:inst|cmp:cmplimit|Equal0~4 {} pwm:inst|rs:rsc|q~4 {} pwm:inst|rs:rsc|q {} } { 0.000ns 0.000ns 4.718ns 0.267ns 0.246ns 0.000ns } { 0.000ns 0.832ns 0.410ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "rs.vhd" "" { Text "C:/Users/Etudiant/Documents/be/rs.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.307 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 4.307 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "blk.bdf" "" { Schematic "C:/Users/Etudiant/Documents/be/blk.bdf" { { 240 128 296 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.787 ns) 2.118 ns VHDL_BE:inst3\|switch 2 REG LCFF_X1_Y18_N29 2 " "Info: 2: + IC(0.332 ns) + CELL(0.787 ns) = 2.118 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 2; REG Node = 'VHDL_BE:inst3\|switch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { clk VHDL_BE:inst3|switch } "NODE_NAME" } } { "VHDL_BE.vhd" "" { Text "C:/Users/Etudiant/Documents/be/VHDL_BE.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.000 ns) 2.744 ns VHDL_BE:inst3\|switch~clkctrl 3 COMB CLKCTRL_G0 9 " "Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.744 ns; Loc. = CLKCTRL_G0; Fanout = 9; COMB Node = 'VHDL_BE:inst3\|switch~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { VHDL_BE:inst3|switch VHDL_BE:inst3|switch~clkctrl } "NODE_NAME" } } { "VHDL_BE.vhd" "" { Text "C:/Users/Etudiant/Documents/be/VHDL_BE.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 4.307 ns pwm:inst\|rs:rsc\|q 4 REG LCFF_X64_Y23_N1 2 " "Info: 4: + IC(1.026 ns) + CELL(0.537 ns) = 4.307 ns; Loc. = LCFF_X64_Y23_N1; Fanout = 2; REG Node = 'pwm:inst\|rs:rsc\|q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { VHDL_BE:inst3|switch~clkctrl pwm:inst|rs:rsc|q } "NODE_NAME" } } { "rs.vhd" "" { Text "C:/Users/Etudiant/Documents/be/rs.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.94 % ) " "Info: Total cell delay = 2.323 ns ( 53.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.984 ns ( 46.06 % ) " "Info: Total interconnect delay = 1.984 ns ( 46.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.307 ns" { clk VHDL_BE:inst3|switch VHDL_BE:inst3|switch~clkctrl pwm:inst|rs:rsc|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.307 ns" { clk {} clk~combout {} VHDL_BE:inst3|switch {} VHDL_BE:inst3|switch~clkctrl {} pwm:inst|rs:rsc|q {} } { 0.000ns 0.000ns 0.332ns 0.626ns 1.026ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.117 ns" { d[5] pwm:inst|cmp:cmplimit|Equal0~1 pwm:inst|cmp:cmplimit|Equal0~4 pwm:inst|rs:rsc|q~4 pwm:inst|rs:rsc|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.117 ns" { d[5] {} d[5]~combout {} pwm:inst|cmp:cmplimit|Equal0~1 {} pwm:inst|cmp:cmplimit|Equal0~4 {} pwm:inst|rs:rsc|q~4 {} pwm:inst|rs:rsc|q {} } { 0.000ns 0.000ns 4.718ns 0.267ns 0.246ns 0.000ns } { 0.000ns 0.832ns 0.410ns 0.410ns 0.150ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.307 ns" { clk VHDL_BE:inst3|switch VHDL_BE:inst3|switch~clkctrl pwm:inst|rs:rsc|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.307 ns" { clk {} clk~combout {} VHDL_BE:inst3|switch {} VHDL_BE:inst3|switch~clkctrl {} pwm:inst|rs:rsc|q {} } { 0.000ns 0.000ns 0.332ns 0.626ns 1.026ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk pwm_out pwm:inst\|rs:rsc\|q 7.697 ns register " "Info: tco from clock \"clk\" to destination pin \"pwm_out\" through register \"pwm:inst\|rs:rsc\|q\" is 7.697 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.307 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 4.307 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "blk.bdf" "" { Schematic "C:/Users/Etudiant/Documents/be/blk.bdf" { { 240 128 296 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.787 ns) 2.118 ns VHDL_BE:inst3\|switch 2 REG LCFF_X1_Y18_N29 2 " "Info: 2: + IC(0.332 ns) + CELL(0.787 ns) = 2.118 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 2; REG Node = 'VHDL_BE:inst3\|switch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { clk VHDL_BE:inst3|switch } "NODE_NAME" } } { "VHDL_BE.vhd" "" { Text "C:/Users/Etudiant/Documents/be/VHDL_BE.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.000 ns) 2.744 ns VHDL_BE:inst3\|switch~clkctrl 3 COMB CLKCTRL_G0 9 " "Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.744 ns; Loc. = CLKCTRL_G0; Fanout = 9; COMB Node = 'VHDL_BE:inst3\|switch~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { VHDL_BE:inst3|switch VHDL_BE:inst3|switch~clkctrl } "NODE_NAME" } } { "VHDL_BE.vhd" "" { Text "C:/Users/Etudiant/Documents/be/VHDL_BE.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 4.307 ns pwm:inst\|rs:rsc\|q 4 REG LCFF_X64_Y23_N1 2 " "Info: 4: + IC(1.026 ns) + CELL(0.537 ns) = 4.307 ns; Loc. = LCFF_X64_Y23_N1; Fanout = 2; REG Node = 'pwm:inst\|rs:rsc\|q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { VHDL_BE:inst3|switch~clkctrl pwm:inst|rs:rsc|q } "NODE_NAME" } } { "rs.vhd" "" { Text "C:/Users/Etudiant/Documents/be/rs.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.94 % ) " "Info: Total cell delay = 2.323 ns ( 53.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.984 ns ( 46.06 % ) " "Info: Total interconnect delay = 1.984 ns ( 46.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.307 ns" { clk VHDL_BE:inst3|switch VHDL_BE:inst3|switch~clkctrl pwm:inst|rs:rsc|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.307 ns" { clk {} clk~combout {} VHDL_BE:inst3|switch {} VHDL_BE:inst3|switch~clkctrl {} pwm:inst|rs:rsc|q {} } { 0.000ns 0.000ns 0.332ns 0.626ns 1.026ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "rs.vhd" "" { Text "C:/Users/Etudiant/Documents/be/rs.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.140 ns + Longest register pin " "Info: + Longest register to pin delay is 3.140 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pwm:inst\|rs:rsc\|q 1 REG LCFF_X64_Y23_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y23_N1; Fanout = 2; REG Node = 'pwm:inst\|rs:rsc\|q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm:inst|rs:rsc|q } "NODE_NAME" } } { "rs.vhd" "" { Text "C:/Users/Etudiant/Documents/be/rs.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(2.632 ns) 3.140 ns pwm_out 2 PIN PIN_L24 0 " "Info: 2: + IC(0.508 ns) + CELL(2.632 ns) = 3.140 ns; Loc. = PIN_L24; Fanout = 0; PIN Node = 'pwm_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.140 ns" { pwm:inst|rs:rsc|q pwm_out } "NODE_NAME" } } { "blk.bdf" "" { Schematic "C:/Users/Etudiant/Documents/be/blk.bdf" { { 248 680 856 264 "pwm_out" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 83.82 % ) " "Info: Total cell delay = 2.632 ns ( 83.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.508 ns ( 16.18 % ) " "Info: Total interconnect delay = 0.508 ns ( 16.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.140 ns" { pwm:inst|rs:rsc|q pwm_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.140 ns" { pwm:inst|rs:rsc|q {} pwm_out {} } { 0.000ns 0.508ns } { 0.000ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.307 ns" { clk VHDL_BE:inst3|switch VHDL_BE:inst3|switch~clkctrl pwm:inst|rs:rsc|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.307 ns" { clk {} clk~combout {} VHDL_BE:inst3|switch {} VHDL_BE:inst3|switch~clkctrl {} pwm:inst|rs:rsc|q {} } { 0.000ns 0.000ns 0.332ns 0.626ns 1.026ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.140 ns" { pwm:inst|rs:rsc|q pwm_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.140 ns" { pwm:inst|rs:rsc|q {} pwm_out {} } { 0.000ns 0.508ns } { 0.000ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pwm:inst\|rs:rsc\|q d\[1\] clk 0.023 ns register " "Info: th for register \"pwm:inst\|rs:rsc\|q\" (data pin = \"d\[1\]\", clock pin = \"clk\") is 0.023 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.307 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 4.307 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "blk.bdf" "" { Schematic "C:/Users/Etudiant/Documents/be/blk.bdf" { { 240 128 296 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.787 ns) 2.118 ns VHDL_BE:inst3\|switch 2 REG LCFF_X1_Y18_N29 2 " "Info: 2: + IC(0.332 ns) + CELL(0.787 ns) = 2.118 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 2; REG Node = 'VHDL_BE:inst3\|switch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { clk VHDL_BE:inst3|switch } "NODE_NAME" } } { "VHDL_BE.vhd" "" { Text "C:/Users/Etudiant/Documents/be/VHDL_BE.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.000 ns) 2.744 ns VHDL_BE:inst3\|switch~clkctrl 3 COMB CLKCTRL_G0 9 " "Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.744 ns; Loc. = CLKCTRL_G0; Fanout = 9; COMB Node = 'VHDL_BE:inst3\|switch~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { VHDL_BE:inst3|switch VHDL_BE:inst3|switch~clkctrl } "NODE_NAME" } } { "VHDL_BE.vhd" "" { Text "C:/Users/Etudiant/Documents/be/VHDL_BE.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 4.307 ns pwm:inst\|rs:rsc\|q 4 REG LCFF_X64_Y23_N1 2 " "Info: 4: + IC(1.026 ns) + CELL(0.537 ns) = 4.307 ns; Loc. = LCFF_X64_Y23_N1; Fanout = 2; REG Node = 'pwm:inst\|rs:rsc\|q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { VHDL_BE:inst3|switch~clkctrl pwm:inst|rs:rsc|q } "NODE_NAME" } } { "rs.vhd" "" { Text "C:/Users/Etudiant/Documents/be/rs.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.94 % ) " "Info: Total cell delay = 2.323 ns ( 53.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.984 ns ( 46.06 % ) " "Info: Total interconnect delay = 1.984 ns ( 46.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.307 ns" { clk VHDL_BE:inst3|switch VHDL_BE:inst3|switch~clkctrl pwm:inst|rs:rsc|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.307 ns" { clk {} clk~combout {} VHDL_BE:inst3|switch {} VHDL_BE:inst3|switch~clkctrl {} pwm:inst|rs:rsc|q {} } { 0.000ns 0.000ns 0.332ns 0.626ns 1.026ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "rs.vhd" "" { Text "C:/Users/Etudiant/Documents/be/rs.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.550 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns d\[1\] 1 PIN PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; PIN Node = 'd\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } } { "blk.bdf" "" { Schematic "C:/Users/Etudiant/Documents/be/blk.bdf" { { 368 224 392 384 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.008 ns) + CELL(0.438 ns) 3.425 ns pwm:inst\|cmp:cmplimit\|Equal0~0 2 COMB LCCOMB_X64_Y23_N8 1 " "Info: 2: + IC(2.008 ns) + CELL(0.438 ns) = 3.425 ns; Loc. = LCCOMB_X64_Y23_N8; Fanout = 1; COMB Node = 'pwm:inst\|cmp:cmplimit\|Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.446 ns" { d[1] pwm:inst|cmp:cmplimit|Equal0~0 } "NODE_NAME" } } { "cmp.vhd" "" { Text "C:/Users/Etudiant/Documents/be/cmp.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.393 ns) 4.070 ns pwm:inst\|cmp:cmplimit\|Equal0~4 3 COMB LCCOMB_X64_Y23_N6 1 " "Info: 3: + IC(0.252 ns) + CELL(0.393 ns) = 4.070 ns; Loc. = LCCOMB_X64_Y23_N6; Fanout = 1; COMB Node = 'pwm:inst\|cmp:cmplimit\|Equal0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { pwm:inst|cmp:cmplimit|Equal0~0 pwm:inst|cmp:cmplimit|Equal0~4 } "NODE_NAME" } } { "cmp.vhd" "" { Text "C:/Users/Etudiant/Documents/be/cmp.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 4.466 ns pwm:inst\|rs:rsc\|q~4 4 COMB LCCOMB_X64_Y23_N0 1 " "Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 4.466 ns; Loc. = LCCOMB_X64_Y23_N0; Fanout = 1; COMB Node = 'pwm:inst\|rs:rsc\|q~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { pwm:inst|cmp:cmplimit|Equal0~4 pwm:inst|rs:rsc|q~4 } "NODE_NAME" } } { "rs.vhd" "" { Text "C:/Users/Etudiant/Documents/be/rs.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.550 ns pwm:inst\|rs:rsc\|q 5 REG LCFF_X64_Y23_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 4.550 ns; Loc. = LCFF_X64_Y23_N1; Fanout = 2; REG Node = 'pwm:inst\|rs:rsc\|q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pwm:inst|rs:rsc|q~4 pwm:inst|rs:rsc|q } "NODE_NAME" } } { "rs.vhd" "" { Text "C:/Users/Etudiant/Documents/be/rs.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.044 ns ( 44.92 % ) " "Info: Total cell delay = 2.044 ns ( 44.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.506 ns ( 55.08 % ) " "Info: Total interconnect delay = 2.506 ns ( 55.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.550 ns" { d[1] pwm:inst|cmp:cmplimit|Equal0~0 pwm:inst|cmp:cmplimit|Equal0~4 pwm:inst|rs:rsc|q~4 pwm:inst|rs:rsc|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.550 ns" { d[1] {} d[1]~combout {} pwm:inst|cmp:cmplimit|Equal0~0 {} pwm:inst|cmp:cmplimit|Equal0~4 {} pwm:inst|rs:rsc|q~4 {} pwm:inst|rs:rsc|q {} } { 0.000ns 0.000ns 2.008ns 0.252ns 0.246ns 0.000ns } { 0.000ns 0.979ns 0.438ns 0.393ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.307 ns" { clk VHDL_BE:inst3|switch VHDL_BE:inst3|switch~clkctrl pwm:inst|rs:rsc|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.307 ns" { clk {} clk~combout {} VHDL_BE:inst3|switch {} VHDL_BE:inst3|switch~clkctrl {} pwm:inst|rs:rsc|q {} } { 0.000ns 0.000ns 0.332ns 0.626ns 1.026ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.550 ns" { d[1] pwm:inst|cmp:cmplimit|Equal0~0 pwm:inst|cmp:cmplimit|Equal0~4 pwm:inst|rs:rsc|q~4 pwm:inst|rs:rsc|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.550 ns" { d[1] {} d[1]~combout {} pwm:inst|cmp:cmplimit|Equal0~0 {} pwm:inst|cmp:cmplimit|Equal0~4 {} pwm:inst|rs:rsc|q~4 {} pwm:inst|rs:rsc|q {} } { 0.000ns 0.000ns 2.008ns 0.252ns 0.246ns 0.000ns } { 0.000ns 0.979ns 0.438ns 0.393ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 09 11:46:27 2019 " "Info: Processing ended: Mon Sep 09 11:46:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
