Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jun 24 19:22:44 2025
| Host         : DESKTOP-FS2AEQ7 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/stereolbm_axis_cambm_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/result_9_reg_1937_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_151_fu_1358_p2/C[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 3.155ns (53.010%)  route 2.797ns (46.990%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33134, unset)        0.973     0.973    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/result_9_reg_1937_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/result_9_reg_1937_reg[6]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/result_9_reg_1937[6]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.538 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_38/O
                         net (fo=1, unplaced)         0.000     2.538    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_38_n_20
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.071 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_20/CO[3]
                         net (fo=1, unplaced)         0.009     3.080    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_20_n_20
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.411 f  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_42/O[3]
                         net (fo=1, unplaced)         0.618     4.029    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/sub_ln368_fu_1242_p2[7]
                         LUT1 (Prop_lut1_I0_O)        0.307     4.336 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_29/O
                         net (fo=1, unplaced)         0.000     4.336    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_29_n_20
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.869 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     4.869    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_18_n_20
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.200 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_17/O[3]
                         net (fo=1, unplaced)         0.618     5.818    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/sub_ln368_1_fu_1258_p2[12]
                         LUT6 (Prop_lut6_I5_O)        0.307     6.125 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_3/O
                         net (fo=3, unplaced)         0.800     6.925    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/xa1_fu_1274_p3[12]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_151_fu_1358_p2/C[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=33134, unset)        0.924    10.924    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_151_fu_1358_p2/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_C[12])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_151_fu_1358_p2
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                  2.263    

Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/result_9_reg_1937_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2/C[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 3.155ns (53.010%)  route 2.797ns (46.990%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33134, unset)        0.973     0.973    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/result_9_reg_1937_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/result_9_reg_1937_reg[6]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/result_9_reg_1937[6]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.538 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_38/O
                         net (fo=1, unplaced)         0.000     2.538    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_38_n_20
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.071 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_20/CO[3]
                         net (fo=1, unplaced)         0.009     3.080    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_20_n_20
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.411 f  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_42/O[3]
                         net (fo=1, unplaced)         0.618     4.029    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/sub_ln368_fu_1242_p2[7]
                         LUT1 (Prop_lut1_I0_O)        0.307     4.336 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_29/O
                         net (fo=1, unplaced)         0.000     4.336    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_29_n_20
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.869 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     4.869    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_18_n_20
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.200 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_17/O[3]
                         net (fo=1, unplaced)         0.618     5.818    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/sub_ln368_1_fu_1258_p2[12]
                         LUT6 (Prop_lut6_I5_O)        0.307     6.125 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_3/O
                         net (fo=3, unplaced)         0.800     6.925    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/xa1_fu_1274_p3[12]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2/C[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=33134, unset)        0.924    10.924    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_C[12])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                  2.263    

Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/result_2_reg_1937_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_144_fu_1358_p2/C[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 3.155ns (53.010%)  route 2.797ns (46.990%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33134, unset)        0.973     0.973    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/result_2_reg_1937_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/result_2_reg_1937_reg[6]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/result_2_reg_1937[6]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.538 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/sub_ln368_fu_1242_p2_carry_i_3/O
                         net (fo=1, unplaced)         0.000     2.538    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/sub_ln368_fu_1242_p2_carry_i_3_n_20
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.071 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/sub_ln368_fu_1242_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     3.080    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/sub_ln368_fu_1242_p2_carry_n_20
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.411 f  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/sub_ln368_fu_1242_p2_carry__0/O[3]
                         net (fo=1, unplaced)         0.618     4.029    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/sub_ln368_fu_1242_p2__29[7]
                         LUT1 (Prop_lut1_I0_O)        0.307     4.336 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_147_fu_1377_p2_i_28/O
                         net (fo=1, unplaced)         0.000     4.336    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_147_fu_1377_p2_i_28_n_20
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.869 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_147_fu_1377_p2_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     4.869    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_147_fu_1377_p2_i_18_n_20
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.200 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_147_fu_1377_p2_i_17/O[3]
                         net (fo=1, unplaced)         0.618     5.818    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/sub_ln368_1_fu_1258_p2[12]
                         LUT6 (Prop_lut6_I5_O)        0.307     6.125 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_147_fu_1377_p2_i_3/O
                         net (fo=3, unplaced)         0.800     6.925    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/xa1_fu_1274_p3[12]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_144_fu_1358_p2/C[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=33134, unset)        0.924    10.924    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_144_fu_1358_p2/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_C[12])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_144_fu_1358_p2
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                  2.263    

Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/result_2_reg_1937_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_147_fu_1377_p2/C[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 3.155ns (53.010%)  route 2.797ns (46.990%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33134, unset)        0.973     0.973    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/result_2_reg_1937_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/result_2_reg_1937_reg[6]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/result_2_reg_1937[6]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.538 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/sub_ln368_fu_1242_p2_carry_i_3/O
                         net (fo=1, unplaced)         0.000     2.538    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/sub_ln368_fu_1242_p2_carry_i_3_n_20
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.071 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/sub_ln368_fu_1242_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     3.080    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/sub_ln368_fu_1242_p2_carry_n_20
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.411 f  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/sub_ln368_fu_1242_p2_carry__0/O[3]
                         net (fo=1, unplaced)         0.618     4.029    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/sub_ln368_fu_1242_p2__29[7]
                         LUT1 (Prop_lut1_I0_O)        0.307     4.336 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_147_fu_1377_p2_i_28/O
                         net (fo=1, unplaced)         0.000     4.336    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_147_fu_1377_p2_i_28_n_20
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.869 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_147_fu_1377_p2_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     4.869    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_147_fu_1377_p2_i_18_n_20
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.200 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_147_fu_1377_p2_i_17/O[3]
                         net (fo=1, unplaced)         0.618     5.818    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/sub_ln368_1_fu_1258_p2[12]
                         LUT6 (Prop_lut6_I5_O)        0.307     6.125 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_147_fu_1377_p2_i_3/O
                         net (fo=3, unplaced)         0.800     6.925    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/xa1_fu_1274_p3[12]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_147_fu_1377_p2/C[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=33134, unset)        0.924    10.924    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_147_fu_1377_p2/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_C[12])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_147_fu_1377_p2
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                  2.263    

Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/result_9_reg_1937_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_151_fu_1358_p2/C[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 3.277ns (56.816%)  route 2.491ns (43.184%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33134, unset)        0.973     0.973    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/result_9_reg_1937_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/result_9_reg_1937_reg[6]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/result_9_reg_1937[6]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.538 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_38/O
                         net (fo=1, unplaced)         0.000     2.538    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_38_n_20
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.071 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_20/CO[3]
                         net (fo=1, unplaced)         0.009     3.080    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_20_n_20
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.197 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_42/CO[3]
                         net (fo=1, unplaced)         0.000     3.197    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_42_n_20
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.528 f  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_41/O[3]
                         net (fo=1, unplaced)         0.618     4.146    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/sub_ln368_fu_1242_p2[11]
                         LUT1 (Prop_lut1_I0_O)        0.307     4.453 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_25/O
                         net (fo=1, unplaced)         0.000     4.453    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_25_n_20
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.986 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.986    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_17_n_20
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.323 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_16/O[1]
                         net (fo=1, unplaced)         0.312     5.635    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/sub_ln368_1_fu_1258_p2[14]
                         LUT6 (Prop_lut6_I5_O)        0.306     5.941 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_1/O
                         net (fo=3, unplaced)         0.800     6.741    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/xa1_fu_1274_p3[14]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_151_fu_1358_p2/C[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=33134, unset)        0.924    10.924    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_151_fu_1358_p2/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_C[14])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_151_fu_1358_p2
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/result_9_reg_1937_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2/C[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 3.277ns (56.816%)  route 2.491ns (43.184%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33134, unset)        0.973     0.973    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/result_9_reg_1937_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/result_9_reg_1937_reg[6]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/result_9_reg_1937[6]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.538 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_38/O
                         net (fo=1, unplaced)         0.000     2.538    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_38_n_20
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.071 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_20/CO[3]
                         net (fo=1, unplaced)         0.009     3.080    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_20_n_20
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.197 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_42/CO[3]
                         net (fo=1, unplaced)         0.000     3.197    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_42_n_20
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.528 f  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_41/O[3]
                         net (fo=1, unplaced)         0.618     4.146    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/sub_ln368_fu_1242_p2[11]
                         LUT1 (Prop_lut1_I0_O)        0.307     4.453 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_25/O
                         net (fo=1, unplaced)         0.000     4.453    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_25_n_20
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.986 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.986    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_17_n_20
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.323 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_16/O[1]
                         net (fo=1, unplaced)         0.312     5.635    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/sub_ln368_1_fu_1258_p2[14]
                         LUT6 (Prop_lut6_I5_O)        0.306     5.941 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_1/O
                         net (fo=3, unplaced)         0.800     6.741    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/xa1_fu_1274_p3[14]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2/C[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=33134, unset)        0.924    10.924    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_C[14])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/result_2_reg_1937_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_144_fu_1358_p2/C[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 3.277ns (56.816%)  route 2.491ns (43.184%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33134, unset)        0.973     0.973    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/result_2_reg_1937_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/result_2_reg_1937_reg[6]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/result_2_reg_1937[6]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.538 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/sub_ln368_fu_1242_p2_carry_i_3/O
                         net (fo=1, unplaced)         0.000     2.538    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/sub_ln368_fu_1242_p2_carry_i_3_n_20
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.071 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/sub_ln368_fu_1242_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     3.080    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/sub_ln368_fu_1242_p2_carry_n_20
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.197 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/sub_ln368_fu_1242_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.197    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/sub_ln368_fu_1242_p2_carry__0_n_20
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.528 f  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/sub_ln368_fu_1242_p2_carry__1/O[3]
                         net (fo=1, unplaced)         0.618     4.146    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/sub_ln368_fu_1242_p2__29[11]
                         LUT1 (Prop_lut1_I0_O)        0.307     4.453 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_147_fu_1377_p2_i_24/O
                         net (fo=1, unplaced)         0.000     4.453    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_147_fu_1377_p2_i_24_n_20
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.986 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_147_fu_1377_p2_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.986    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_147_fu_1377_p2_i_17_n_20
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.323 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_147_fu_1377_p2_i_16/O[1]
                         net (fo=1, unplaced)         0.312     5.635    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/sub_ln368_1_fu_1258_p2[14]
                         LUT6 (Prop_lut6_I5_O)        0.306     5.941 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_147_fu_1377_p2_i_1/O
                         net (fo=3, unplaced)         0.800     6.741    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/xa1_fu_1274_p3[14]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_144_fu_1358_p2/C[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=33134, unset)        0.924    10.924    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_144_fu_1358_p2/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_C[14])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_144_fu_1358_p2
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/result_2_reg_1937_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_147_fu_1377_p2/C[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 3.277ns (56.816%)  route 2.491ns (43.184%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33134, unset)        0.973     0.973    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/result_2_reg_1937_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/result_2_reg_1937_reg[6]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/result_2_reg_1937[6]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.538 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/sub_ln368_fu_1242_p2_carry_i_3/O
                         net (fo=1, unplaced)         0.000     2.538    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/sub_ln368_fu_1242_p2_carry_i_3_n_20
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.071 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/sub_ln368_fu_1242_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     3.080    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/sub_ln368_fu_1242_p2_carry_n_20
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.197 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/sub_ln368_fu_1242_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.197    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/sub_ln368_fu_1242_p2_carry__0_n_20
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.528 f  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/sub_ln368_fu_1242_p2_carry__1/O[3]
                         net (fo=1, unplaced)         0.618     4.146    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/sub_ln368_fu_1242_p2__29[11]
                         LUT1 (Prop_lut1_I0_O)        0.307     4.453 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_147_fu_1377_p2_i_24/O
                         net (fo=1, unplaced)         0.000     4.453    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_147_fu_1377_p2_i_24_n_20
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.986 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_147_fu_1377_p2_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.986    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_147_fu_1377_p2_i_17_n_20
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.323 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_147_fu_1377_p2_i_16/O[1]
                         net (fo=1, unplaced)         0.312     5.635    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/sub_ln368_1_fu_1258_p2[14]
                         LUT6 (Prop_lut6_I5_O)        0.306     5.941 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_147_fu_1377_p2_i_1/O
                         net (fo=3, unplaced)         0.800     6.741    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/xa1_fu_1274_p3[14]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_147_fu_1377_p2/C[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=33134, unset)        0.924    10.924    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_147_fu_1377_p2/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_C[14])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_147_fu_1377_p2
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.449ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/iu_reg_1967_pp0_iter12_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/m_reg_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.529ns  (logic 2.398ns (43.374%)  route 3.131ns (56.626%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33134, unset)        0.973     0.973    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/iu_reg_1967_pp0_iter12_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/iu_reg_1967_pp0_iter12_reg_reg[2]/Q
                         net (fo=45, unplaced)        1.045     2.536    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/mul_6ns_5ns_11_1_1_U229/iu_reg_1967_pp0_iter12_reg[2]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.831 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/mul_6ns_5ns_11_1_1_U229/tmp_product__0_carry__0_i_3/O
                         net (fo=2, unplaced)         0.650     3.481    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/mul_6ns_5ns_11_1_1_U229/tmp_product__0_carry__0_i_3_n_20
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.629     4.110 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/mul_6ns_5ns_11_1_1_U229/tmp_product__0_carry__0/O[3]
                         net (fo=3, unplaced)         0.636     4.746    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/mul_6ns_5ns_11_1_1_U229/tmp_product__0_carry__0_n_24
                         LUT2 (Prop_lut2_I1_O)        0.300     5.046 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/mul_6ns_5ns_11_1_1_U229/tmp_product__45_carry__0_i_2/O
                         net (fo=1, unplaced)         0.000     5.046    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/mul_6ns_5ns_11_1_1_U229/tmp_product__45_carry__0_i_2_n_20
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.656     5.702 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/mul_6ns_5ns_11_1_1_U229/tmp_product__45_carry__0/O[3]
                         net (fo=2, unplaced)         0.800     6.502    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/A[10]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/m_reg_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=33134, unset)        0.924    10.924    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/m_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -1.938     8.951    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/m_reg_reg
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -6.502    
  -------------------------------------------------------------------
                         slack                                  2.449    

Slack (MET) :             2.449ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/iu_reg_1967_pp0_iter12_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/m_reg_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.529ns  (logic 2.398ns (43.374%)  route 3.131ns (56.626%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33134, unset)        0.973     0.973    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/iu_reg_1967_pp0_iter12_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/iu_reg_1967_pp0_iter12_reg_reg[2]/Q
                         net (fo=45, unplaced)        1.045     2.536    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/mul_6ns_5ns_11_1_1_U302/iu_reg_1967_pp0_iter12_reg[2]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.831 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/mul_6ns_5ns_11_1_1_U302/tmp_product__0_carry__0_i_3__2/O
                         net (fo=2, unplaced)         0.650     3.481    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/mul_6ns_5ns_11_1_1_U302/tmp_product__0_carry__0_i_3__2_n_20
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.629     4.110 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/mul_6ns_5ns_11_1_1_U302/tmp_product__0_carry__0/O[3]
                         net (fo=3, unplaced)         0.636     4.746    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/mul_6ns_5ns_11_1_1_U302/tmp_product__0_carry__0_n_24
                         LUT2 (Prop_lut2_I1_O)        0.300     5.046 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/mul_6ns_5ns_11_1_1_U302/tmp_product__45_carry__0_i_2__1/O
                         net (fo=1, unplaced)         0.000     5.046    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/mul_6ns_5ns_11_1_1_U302/tmp_product__45_carry__0_i_2__1_n_20
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.656     5.702 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/mul_6ns_5ns_11_1_1_U302/tmp_product__45_carry__0/O[3]
                         net (fo=2, unplaced)         0.800     6.502    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/A[10]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/m_reg_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=33134, unset)        0.924    10.924    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/m_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -1.938     8.951    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/m_reg_reg
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -6.502    
  -------------------------------------------------------------------
                         slack                                  2.449    




