#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Apr 19 13:03:37 2022
# Process ID: 10164
# Current directory: D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent460 D:\Documents\xladis00\digital-eletronics-1\labs\07-driver_display\project_1\project_1.xpr
# Log file: D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/project_1/vivado.log
# Journal file: D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/APPZ/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1022.328 ; gain = 0.000
update_compile_order -fileset sources_1
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/APPZ/Xilinx/Vivado/2020.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/APPZ/Xilinx/Vivado/2020.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/APPZ/Xilinx/Vivado/2020.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/APPZ/Xilinx/Vivado/2020.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/APPZ/Xilinx/Vivado/2020.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/APPZ/Xilinx/Vivado/2020.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/APPZ/Xilinx/Vivado/2020.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/APPZ/Xilinx/Vivado/2020.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/APPZ/Xilinx/Vivado/2020.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/APPZ/Xilinx/Vivado/2020.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/APPZ/Xilinx/Vivado/2020.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/APPZ/Xilinx/Vivado/2020.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/APPZ/Xilinx/Vivado/2020.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/APPZ/Xilinx/Vivado/2020.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/APPZ/Xilinx/Vivado/2020.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/APPZ/Xilinx/Vivado/2020.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/APPZ/Xilinx/Vivado/2020.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/APPZ/Xilinx/Vivado/2020.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/APPZ/Xilinx/Vivado/2020.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/APPZ/Xilinx/Vivado/2020.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/APPZ/Xilinx/Vivado/2020.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/APPZ/Xilinx/Vivado/2020.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/APPZ/Xilinx/Vivado/2020.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/APPZ/Xilinx/Vivado/2020.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/APPZ/Xilinx/Vivado/2020.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/APPZ/Xilinx/Vivado/2020.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/APPZ/Xilinx/Vivado/2020.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/APPZ/Xilinx/Vivado/2020.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/APPZ/Xilinx/Vivado/2020.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/APPZ/Xilinx/Vivado/2020.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/APPZ/Xilinx/Vivado/2020.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/APPZ/Xilinx/Vivado/2020.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
close_project
create_project Project_DE1 D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1 -part xc7a50ticsg324-1L
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/APPZ/Xilinx/Vivado/2020.1/data/ip'.
set_property board_part digilentinc.com:nexys-a7-50t:part0:1.0 [current_project]
file mkdir D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1/Project_DE1.srcs/sources_1/new
add_files -norecurse D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/project_1/project_1.srcs/sources_1/new/clock_enable.vhd
close [ open D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1/Project_DE1.srcs/sources_1/new/7seg_txt.vhd w ]
add_files D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1/Project_DE1.srcs/sources_1/new/7seg_txt.vhd
update_compile_order -fileset sources_1
close [ open D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1/Project_DE1.srcs/sources_1/new/Running_txt_cntrl.vhd w ]
add_files D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1/Project_DE1.srcs/sources_1/new/Running_txt_cntrl.vhd
update_compile_order -fileset sources_1
close [ open D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1/Project_DE1.srcs/sources_1/new/cnt_up_down.vhd w ]
add_files D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1/Project_DE1.srcs/sources_1/new/cnt_up_down.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1/Project_DE1.srcs/sources_1/new/TOP.vhd w ]
add_files D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1/Project_DE1.srcs/sources_1/new/TOP.vhd
update_compile_order -fileset sources_1
set_property top TOP [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1/Project_DE1.srcs/constrs_1
file mkdir D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1/Project_DE1.srcs/constrs_1/new
close [ open D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc w ]
add_files -fileset constrs_1 D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Apr 19 14:38:09 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1/Project_DE1.runs/synth_1/runme.log
[Tue Apr 19 14:38:09 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1/Project_DE1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Apr 19 14:39:14 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1/Project_DE1.runs/synth_1/runme.log
[Tue Apr 19 14:39:14 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1/Project_DE1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Apr 19 14:40:59 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1/Project_DE1.runs/synth_1/runme.log
[Tue Apr 19 14:40:59 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1/Project_DE1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Apr 19 14:41:58 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1/Project_DE1.runs/synth_1/runme.log
[Tue Apr 19 14:41:59 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1/Project_DE1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Apr 19 14:42:37 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1/Project_DE1.runs/synth_1/runme.log
[Tue Apr 19 14:42:37 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1/Project_DE1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Apr 19 14:43:58 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1/Project_DE1.runs/synth_1/runme.log
[Tue Apr 19 14:43:58 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1/Project_DE1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Apr 19 14:45:11 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1/Project_DE1.runs/synth_1/runme.log
[Tue Apr 19 14:45:11 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1/Project_DE1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 2
[Tue Apr 19 14:47:24 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1/Project_DE1.runs/synth_1/runme.log
[Tue Apr 19 14:47:24 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1/Project_DE1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Apr 19 14:48:22 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1/Project_DE1.runs/synth_1/runme.log
[Tue Apr 19 14:48:22 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1/Project_DE1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1022.328 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD2E09A
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1/Project_DE1.runs/impl_1/TOP.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Apr 19 14:53:23 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1/Project_DE1.runs/synth_1/runme.log
[Tue Apr 19 14:53:23 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1/Project_DE1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2574.477 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 3232.477 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 3232.477 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3232.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 3344.426 ; gain = 1034.504
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1/Project_DE1.runs/impl_1/TOP.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AD2E09A
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 19 14:58:42 2022...
