WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1327556 cumulative IPC: 3.766 (Simulation time: 00 hr 00 min 15 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1327556 cumulative IPC: 3.766 (Simulation time: 00 hr 00 min 15 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 81891025 heartbeat IPC: 0.1221 cumulative IPC: 0.06206 (Simulation time: 00 hr 06 min 29 sec)
Simulation finished CPU 0 instructions: 5000001 cycles: 80563493 cumulative IPC: 0.06206 (Simulation time: 00 hr 06 min 29 sec)
Simulation complete CPU 0 instructions: 5000001 cycles: 80563493 cumulative IPC: 0.06206 (Simulation time: 00 hr 06 min 29 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/astar_313B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.06206 instructions: 5000001 cycles: 80563493
CPU 0 Branch Prediction Accuracy: 93.38% MPKI: 13.76 Average ROB Occupancy at Mispredict: 27.86
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0004
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 13.8
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.004
BRANCH_RETURN: 0.0012

LLC TOTAL        ACCESS:     912636 HIT:     392362 MISS:     520274
LLC LOAD         ACCESS:     122224 HIT:       4185 MISS:     118039
LLC RFO          ACCESS:     335229 HIT:       8385 MISS:     326844
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     369922 HIT:     369858 MISS:         64
LLC TRANSLATION  ACCESS:      85261 HIT:       9934 MISS:      75327
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 1633 cycles
cpu0_DTLB TOTAL        ACCESS:    1582398 HIT:    1162987 MISS:     419411
cpu0_DTLB LOAD         ACCESS:    1582398 HIT:    1162987 MISS:     419411
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 544.8 cycles
cpu0_ITLB TOTAL        ACCESS:         65 HIT:         65 MISS:          0
cpu0_ITLB LOAD         ACCESS:         65 HIT:         65 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    2127879 HIT:    1375205 MISS:     752674
cpu0_L1D LOAD         ACCESS:    1255402 HIT:     965792 MISS:     289610
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     641554 HIT:     302467 MISS:     339087
cpu0_L1D TRANSLATION  ACCESS:     230923 HIT:     106946 MISS:     123977
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 1149 cycles
cpu0_L1I TOTAL        ACCESS:         66 HIT:         58 MISS:          8
cpu0_L1I LOAD         ACCESS:         66 HIT:         58 MISS:          8
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 429.5 cycles
cpu0_L2C TOTAL        ACCESS:    1012817 HIT:     470083 MISS:     542734
cpu0_L2C LOAD         ACCESS:     176642 HIT:      54418 MISS:     122224
cpu0_L2C RFO          ACCESS:     338880 HIT:       3651 MISS:     335229
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     373899 HIT:     373879 MISS:         20
cpu0_L2C TRANSLATION  ACCESS:     123396 HIT:      38135 MISS:      85261
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1586 cycles
cpu0_STLB TOTAL        ACCESS:     299780 HIT:      87994 MISS:     211786
cpu0_STLB LOAD         ACCESS:     299780 HIT:      87994 MISS:     211786
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1147 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      41778
  ROW_BUFFER_MISS:     478357
 AVG DBUS CONGESTED CYCLE: 3.978
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        315
  FULL:     358367
