
*** Running vivado
    with args -log UART_secure_BLE_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_secure_BLE_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source UART_secure_BLE_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 255.051 ; gain = 29.148
Command: synth_design -top UART_secure_BLE_wrapper -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16864 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 350.234 ; gain = 95.184
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART_secure_BLE_wrapper' [C:/Users/lenovo/Robust_UART/Robust_UART.srcs/sources_1/bd/UART_secure_BLE/hdl/UART_secure_BLE_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'UART_secure_BLE' [C:/Users/lenovo/Robust_UART/Robust_UART.srcs/sources_1/bd/UART_secure_BLE/synth/UART_secure_BLE.v:13]
INFO: [Synth 8-638] synthesizing module 'UART_secure_BLE_Encryption_logic_0_0' [C:/Users/lenovo/Robust_UART/Robust_UART.runs/synth_1/.Xil/Vivado-26076-Raunak-Thinkpad/realtime/UART_secure_BLE_Encryption_logic_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'UART_secure_BLE_Encryption_logic_0_0' (1#1) [C:/Users/lenovo/Robust_UART/Robust_UART.runs/synth_1/.Xil/Vivado-26076-Raunak-Thinkpad/realtime/UART_secure_BLE_Encryption_logic_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'UART_secure_BLE_Seven_seg_0_1' [C:/Users/lenovo/Robust_UART/Robust_UART.runs/synth_1/.Xil/Vivado-26076-Raunak-Thinkpad/realtime/UART_secure_BLE_Seven_seg_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'UART_secure_BLE_Seven_seg_0_1' (2#1) [C:/Users/lenovo/Robust_UART/Robust_UART.runs/synth_1/.Xil/Vivado-26076-Raunak-Thinkpad/realtime/UART_secure_BLE_Seven_seg_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'UART_secure_BLE_Seven_seg_1_0' [C:/Users/lenovo/Robust_UART/Robust_UART.runs/synth_1/.Xil/Vivado-26076-Raunak-Thinkpad/realtime/UART_secure_BLE_Seven_seg_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'UART_secure_BLE_Seven_seg_1_0' (3#1) [C:/Users/lenovo/Robust_UART/Robust_UART.runs/synth_1/.Xil/Vivado-26076-Raunak-Thinkpad/realtime/UART_secure_BLE_Seven_seg_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'UART_secure_BLE_UART_Rx_0_0' [C:/Users/lenovo/Robust_UART/Robust_UART.runs/synth_1/.Xil/Vivado-26076-Raunak-Thinkpad/realtime/UART_secure_BLE_UART_Rx_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'UART_secure_BLE_UART_Rx_0_0' (4#1) [C:/Users/lenovo/Robust_UART/Robust_UART.runs/synth_1/.Xil/Vivado-26076-Raunak-Thinkpad/realtime/UART_secure_BLE_UART_Rx_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'UART_secure_BLE_UART_Tx_0_0' [C:/Users/lenovo/Robust_UART/Robust_UART.runs/synth_1/.Xil/Vivado-26076-Raunak-Thinkpad/realtime/UART_secure_BLE_UART_Tx_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'UART_secure_BLE_UART_Tx_0_0' (5#1) [C:/Users/lenovo/Robust_UART/Robust_UART.runs/synth_1/.Xil/Vivado-26076-Raunak-Thinkpad/realtime/UART_secure_BLE_UART_Tx_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'UART_Tx_0' of module 'UART_secure_BLE_UART_Tx_0_0' requires 6 connections, but only 4 given [C:/Users/lenovo/Robust_UART/Robust_UART.srcs/sources_1/bd/UART_secure_BLE/synth/UART_secure_BLE.v:65]
INFO: [Synth 8-256] done synthesizing module 'UART_secure_BLE' (6#1) [C:/Users/lenovo/Robust_UART/Robust_UART.srcs/sources_1/bd/UART_secure_BLE/synth/UART_secure_BLE.v:13]
INFO: [Synth 8-256] done synthesizing module 'UART_secure_BLE_wrapper' (7#1) [C:/Users/lenovo/Robust_UART/Robust_UART.srcs/sources_1/bd/UART_secure_BLE/hdl/UART_secure_BLE_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 401.875 ; gain = 146.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 401.875 ; gain = 146.824
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lenovo/Robust_UART/Robust_UART.runs/synth_1/.Xil/Vivado-26076-Raunak-Thinkpad/dcp5/UART_secure_BLE_UART_Rx_0_0_in_context.xdc] for cell 'UART_secure_BLE_i/UART_Rx_0'
Finished Parsing XDC File [C:/Users/lenovo/Robust_UART/Robust_UART.runs/synth_1/.Xil/Vivado-26076-Raunak-Thinkpad/dcp5/UART_secure_BLE_UART_Rx_0_0_in_context.xdc] for cell 'UART_secure_BLE_i/UART_Rx_0'
Parsing XDC File [C:/Users/lenovo/Robust_UART/Robust_UART.runs/synth_1/.Xil/Vivado-26076-Raunak-Thinkpad/dcp6/UART_secure_BLE_Seven_seg_0_1_in_context.xdc] for cell 'UART_secure_BLE_i/Seven_seg_0'
Finished Parsing XDC File [C:/Users/lenovo/Robust_UART/Robust_UART.runs/synth_1/.Xil/Vivado-26076-Raunak-Thinkpad/dcp6/UART_secure_BLE_Seven_seg_0_1_in_context.xdc] for cell 'UART_secure_BLE_i/Seven_seg_0'
Parsing XDC File [C:/Users/lenovo/Robust_UART/Robust_UART.runs/synth_1/.Xil/Vivado-26076-Raunak-Thinkpad/dcp7/UART_secure_BLE_Encryption_logic_0_0_in_context.xdc] for cell 'UART_secure_BLE_i/Encryption_logic_0'
Finished Parsing XDC File [C:/Users/lenovo/Robust_UART/Robust_UART.runs/synth_1/.Xil/Vivado-26076-Raunak-Thinkpad/dcp7/UART_secure_BLE_Encryption_logic_0_0_in_context.xdc] for cell 'UART_secure_BLE_i/Encryption_logic_0'
Parsing XDC File [C:/Users/lenovo/Robust_UART/Robust_UART.runs/synth_1/.Xil/Vivado-26076-Raunak-Thinkpad/dcp8/UART_secure_BLE_UART_Tx_0_0_in_context.xdc] for cell 'UART_secure_BLE_i/UART_Tx_0'
Finished Parsing XDC File [C:/Users/lenovo/Robust_UART/Robust_UART.runs/synth_1/.Xil/Vivado-26076-Raunak-Thinkpad/dcp8/UART_secure_BLE_UART_Tx_0_0_in_context.xdc] for cell 'UART_secure_BLE_i/UART_Tx_0'
Parsing XDC File [C:/Users/lenovo/Robust_UART/Robust_UART.runs/synth_1/.Xil/Vivado-26076-Raunak-Thinkpad/dcp9/UART_secure_BLE_Seven_seg_1_0_in_context.xdc] for cell 'UART_secure_BLE_i/Seven_seg_1'
Finished Parsing XDC File [C:/Users/lenovo/Robust_UART/Robust_UART.runs/synth_1/.Xil/Vivado-26076-Raunak-Thinkpad/dcp9/UART_secure_BLE_Seven_seg_1_0_in_context.xdc] for cell 'UART_secure_BLE_i/Seven_seg_1'
Parsing XDC File [C:/Users/lenovo/Robust_UART/Robust_UART.srcs/constrs_1/imports/Downloads/boolean.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'mclk' matched to 'port' objects. [C:/Users/lenovo/Robust_UART/Robust_UART.srcs/constrs_1/imports/Downloads/boolean.xdc:2]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [C:/Users/lenovo/Robust_UART/Robust_UART.srcs/constrs_1/imports/Downloads/boolean.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/lenovo/Robust_UART/Robust_UART.srcs/constrs_1/imports/Downloads/boolean.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UART_secure_BLE_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UART_secure_BLE_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/lenovo/Robust_UART/Robust_UART.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/lenovo/Robust_UART/Robust_UART.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 664.168 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 664.168 ; gain = 409.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 664.168 ; gain = 409.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for UART_secure_BLE_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UART_secure_BLE_i/Encryption_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UART_secure_BLE_i/Seven_seg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UART_secure_BLE_i/Seven_seg_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UART_secure_BLE_i/UART_Rx_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UART_secure_BLE_i/UART_Tx_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 664.168 ; gain = 409.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 664.168 ; gain = 409.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 664.168 ; gain = 409.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 707.781 ; gain = 452.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 707.781 ; gain = 452.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 717.371 ; gain = 462.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 717.371 ; gain = 462.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 717.371 ; gain = 462.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 717.371 ; gain = 462.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 717.371 ; gain = 462.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 717.371 ; gain = 462.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 717.371 ; gain = 462.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------+----------+
|      |BlackBox name                        |Instances |
+------+-------------------------------------+----------+
|1     |UART_secure_BLE_Encryption_logic_0_0 |         1|
|2     |UART_secure_BLE_Seven_seg_0_1        |         1|
|3     |UART_secure_BLE_Seven_seg_1_0        |         1|
|4     |UART_secure_BLE_UART_Rx_0_0          |         1|
|5     |UART_secure_BLE_UART_Tx_0_0          |         1|
+------+-------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------+------+
|      |Cell                                 |Count |
+------+-------------------------------------+------+
|1     |UART_secure_BLE_Encryption_logic_0_0 |     1|
|2     |UART_secure_BLE_Seven_seg_0_1        |     1|
|3     |UART_secure_BLE_Seven_seg_1_0        |     1|
|4     |UART_secure_BLE_UART_Rx_0_0          |     1|
|5     |UART_secure_BLE_UART_Tx_0_0          |     1|
|6     |IBUF                                 |     2|
|7     |OBUF                                 |    23|
+------+-------------------------------------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |    67|
|2     |  UART_secure_BLE_i |UART_secure_BLE |    42|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 717.371 ; gain = 462.320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 717.371 ; gain = 200.027
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 717.371 ; gain = 462.320
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:54 . Memory (MB): peak = 725.539 ; gain = 470.488
INFO: [Common 17-1381] The checkpoint 'C:/Users/lenovo/Robust_UART/Robust_UART.runs/synth_1/UART_secure_BLE_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_secure_BLE_wrapper_utilization_synth.rpt -pb UART_secure_BLE_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 725.902 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jul 23 17:32:22 2024...
