{"vcs1":{"timestamp_begin":1681768644.447730513, "rt":0.16, "ut":0.09, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681768644.121688743}
{"VCS_COMP_START_TIME": 1681768644.121688743}
{"VCS_COMP_END_TIME": 1681768644.672422190}
{"VCS_USER_OPTIONS": "+lint=all -sverilog chip.sv datapath.sv IO.sv FSM.sv"}
{"vcs1": {"peak_mem": 322840}}
