{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480025369532 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480025369533 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 24 19:09:29 2016 " "Processing started: Thu Nov 24 19:09:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480025369533 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025369533 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025369533 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1480025369832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "/home/pedro/Mips/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480025383782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "/home/pedro/Mips/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480025383783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.sv 1 1 " "Found 1 design units, including 1 entities, in source file signext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "signext.sv" "" { Text "/home/pedro/Mips/signext.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480025383784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sl2.sv 1 1 " "Found 1 design units, including 1 entities, in source file sl2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "sl2.sv" "" { Text "/home/pedro/Mips/sl2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480025383784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "/home/pedro/Mips/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480025383785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "/home/pedro/Mips/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480025383785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludeco.sv 1 1 " "Found 1 design units, including 1 entities, in source file aludeco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aludeco " "Found entity 1: aludeco" {  } { { "aludeco.sv" "" { Text "/home/pedro/Mips/aludeco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480025383786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindec.sv 1 1 " "Found 1 design units, including 1 entities, in source file maindec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "maindec.sv" "" { Text "/home/pedro/Mips/maindec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480025383786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "/home/pedro/Mips/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480025383787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480025383787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480025383788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.sv" "" { Text "/home/pedro/Mips/mips.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480025383788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "/home/pedro/Mips/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480025383789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "/home/pedro/Mips/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480025383789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "/home/pedro/Mips/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480025383790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "/home/pedro/Mips/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480025383790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383790 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480025383850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips mips:mips " "Elaborating entity \"mips\" for hierarchy \"mips:mips\"" {  } { { "top.sv" "mips" { Text "/home/pedro/Mips/top.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480025383852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller mips:mips\|controller:c " "Elaborating entity \"controller\" for hierarchy \"mips:mips\|controller:c\"" {  } { { "mips.sv" "c" { Text "/home/pedro/Mips/mips.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480025383860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec mips:mips\|controller:c\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"mips:mips\|controller:c\|maindec:md\"" {  } { { "controller.sv" "md" { Text "/home/pedro/Mips/controller.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480025383861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludeco mips:mips\|controller:c\|aludeco:ad " "Elaborating entity \"aludeco\" for hierarchy \"mips:mips\|controller:c\|aludeco:ad\"" {  } { { "controller.sv" "ad" { Text "/home/pedro/Mips/controller.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480025383862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath mips:mips\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"mips:mips\|datapath:dp\"" {  } { { "mips.sv" "dp" { Text "/home/pedro/Mips/mips.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480025383863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr mips:mips\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"mips:mips\|datapath:dp\|flopr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "/home/pedro/Mips/datapath.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480025383865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder mips:mips\|datapath:dp\|adder:pcaddl " "Elaborating entity \"adder\" for hierarchy \"mips:mips\|datapath:dp\|adder:pcaddl\"" {  } { { "datapath.sv" "pcaddl" { Text "/home/pedro/Mips/datapath.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480025383866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sl2 mips:mips\|datapath:dp\|sl2:immsh " "Elaborating entity \"sl2\" for hierarchy \"mips:mips\|datapath:dp\|sl2:immsh\"" {  } { { "datapath.sv" "immsh" { Text "/home/pedro/Mips/datapath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480025383867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mips:mips\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"mips:mips\|datapath:dp\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "/home/pedro/Mips/datapath.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480025383868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile mips:mips\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"mips:mips\|datapath:dp\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "/home/pedro/Mips/datapath.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480025383870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mips:mips\|datapath:dp\|mux2:wrmux " "Elaborating entity \"mux2\" for hierarchy \"mips:mips\|datapath:dp\|mux2:wrmux\"" {  } { { "datapath.sv" "wrmux" { Text "/home/pedro/Mips/datapath.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480025383871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext mips:mips\|datapath:dp\|signext:se " "Elaborating entity \"signext\" for hierarchy \"mips:mips\|datapath:dp\|signext:se\"" {  } { { "datapath.sv" "se" { Text "/home/pedro/Mips/datapath.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480025383872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu mips:mips\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"mips:mips\|datapath:dp\|alu:alu\"" {  } { { "datapath.sv" "alu" { Text "/home/pedro/Mips/datapath.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480025383873 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(7) " "Verilog HDL assignment warning at alu.sv(7): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480025383874 "|datapath|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.sv(11) " "Verilog HDL Case Statement warning at alu.sv(11): incomplete case statement has no default case item" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1480025383874 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] alu.sv(11) " "Inferred latch for \"y\[0\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383874 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] alu.sv(11) " "Inferred latch for \"y\[1\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383874 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] alu.sv(11) " "Inferred latch for \"y\[2\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383874 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] alu.sv(11) " "Inferred latch for \"y\[3\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383874 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] alu.sv(11) " "Inferred latch for \"y\[4\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383874 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] alu.sv(11) " "Inferred latch for \"y\[5\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383875 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] alu.sv(11) " "Inferred latch for \"y\[6\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383875 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] alu.sv(11) " "Inferred latch for \"y\[7\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383875 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] alu.sv(11) " "Inferred latch for \"y\[8\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383875 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] alu.sv(11) " "Inferred latch for \"y\[9\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383875 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] alu.sv(11) " "Inferred latch for \"y\[10\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383875 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] alu.sv(11) " "Inferred latch for \"y\[11\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383875 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] alu.sv(11) " "Inferred latch for \"y\[12\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383875 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] alu.sv(11) " "Inferred latch for \"y\[13\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383875 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] alu.sv(11) " "Inferred latch for \"y\[14\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383875 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] alu.sv(11) " "Inferred latch for \"y\[15\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383875 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] alu.sv(11) " "Inferred latch for \"y\[16\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383875 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] alu.sv(11) " "Inferred latch for \"y\[17\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383875 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\] alu.sv(11) " "Inferred latch for \"y\[18\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383875 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\] alu.sv(11) " "Inferred latch for \"y\[19\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383875 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\] alu.sv(11) " "Inferred latch for \"y\[20\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383875 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\] alu.sv(11) " "Inferred latch for \"y\[21\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383875 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\] alu.sv(11) " "Inferred latch for \"y\[22\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383875 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\] alu.sv(11) " "Inferred latch for \"y\[23\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383875 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\] alu.sv(11) " "Inferred latch for \"y\[24\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383875 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\] alu.sv(11) " "Inferred latch for \"y\[25\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383875 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\] alu.sv(11) " "Inferred latch for \"y\[26\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383875 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\] alu.sv(11) " "Inferred latch for \"y\[27\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383875 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\] alu.sv(11) " "Inferred latch for \"y\[28\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383875 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\] alu.sv(11) " "Inferred latch for \"y\[29\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383875 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\] alu.sv(11) " "Inferred latch for \"y\[30\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383875 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\] alu.sv(11) " "Inferred latch for \"y\[31\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025383875 "|datapath|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem " "Elaborating entity \"imem\" for hierarchy \"imem:imem\"" {  } { { "top.sv" "imem" { Text "/home/pedro/Mips/top.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480025383876 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "18 0 63 imem.sv(7) " "Verilog HDL warning at imem.sv(7): number of words (18) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "imem.sv" "" { Text "/home/pedro/Mips/imem.sv" 7 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1480025383876 "|imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 imem.sv(4) " "Net \"RAM.data_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "/home/pedro/Mips/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1480025383876 "|imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 imem.sv(4) " "Net \"RAM.waddr_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "/home/pedro/Mips/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1480025383876 "|imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 imem.sv(4) " "Net \"RAM.we_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "/home/pedro/Mips/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1480025383876 "|imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmem\"" {  } { { "top.sv" "dmem" { Text "/home/pedro/Mips/top.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480025383877 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dmem:dmem\|RAM " "RAM logic \"dmem:dmem\|RAM\" is uninferred due to asynchronous read logic" {  } { { "dmem.sv" "RAM" { Text "/home/pedro/Mips/dmem.sv" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480025384182 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "imem:imem\|RAM " "RAM logic \"imem:imem\|RAM\" is uninferred due to inappropriate RAM size" {  } { { "imem.sv" "RAM" { Text "/home/pedro/Mips/imem.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480025384182 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mips:mips\|datapath:dp\|regfile:rf\|rf " "RAM logic \"mips:mips\|datapath:dp\|regfile:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "regfile.sv" "rf" { Text "/home/pedro/Mips/regfile.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480025384182 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1480025384182 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/pedro/Mips/db/MIPS.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/pedro/Mips/db/MIPS.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1480025384186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|y\[0\] " "Latch mips:mips\|datapath:dp\|alu:alu\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|aludeco:ad\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|aludeco:ad\|WideOr0" {  } { { "aludeco.sv" "" { Text "/home/pedro/Mips/aludeco.sv" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025385082 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025385082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|y\[1\] " "Latch mips:mips\|datapath:dp\|alu:alu\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|aludeco:ad\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|aludeco:ad\|WideOr0" {  } { { "aludeco.sv" "" { Text "/home/pedro/Mips/aludeco.sv" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025385083 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025385083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|y\[2\] " "Latch mips:mips\|datapath:dp\|alu:alu\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|aludeco:ad\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|aludeco:ad\|WideOr0" {  } { { "aludeco.sv" "" { Text "/home/pedro/Mips/aludeco.sv" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025385083 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025385083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|y\[3\] " "Latch mips:mips\|datapath:dp\|alu:alu\|y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|aludeco:ad\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|aludeco:ad\|WideOr0" {  } { { "aludeco.sv" "" { Text "/home/pedro/Mips/aludeco.sv" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025385083 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025385083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|y\[4\] " "Latch mips:mips\|datapath:dp\|alu:alu\|y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|aludeco:ad\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|aludeco:ad\|WideOr0" {  } { { "aludeco.sv" "" { Text "/home/pedro/Mips/aludeco.sv" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025385083 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025385083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|y\[5\] " "Latch mips:mips\|datapath:dp\|alu:alu\|y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|aludeco:ad\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|aludeco:ad\|WideOr0" {  } { { "aludeco.sv" "" { Text "/home/pedro/Mips/aludeco.sv" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025385083 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025385083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|y\[6\] " "Latch mips:mips\|datapath:dp\|alu:alu\|y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|aludeco:ad\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|aludeco:ad\|WideOr0" {  } { { "aludeco.sv" "" { Text "/home/pedro/Mips/aludeco.sv" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025385083 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025385083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|y\[7\] " "Latch mips:mips\|datapath:dp\|alu:alu\|y\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|aludeco:ad\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|aludeco:ad\|WideOr0" {  } { { "aludeco.sv" "" { Text "/home/pedro/Mips/aludeco.sv" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025385083 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025385083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|y\[8\] " "Latch mips:mips\|datapath:dp\|alu:alu\|y\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|aludeco:ad\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|aludeco:ad\|WideOr0" {  } { { "aludeco.sv" "" { Text "/home/pedro/Mips/aludeco.sv" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025385083 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025385083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|y\[9\] " "Latch mips:mips\|datapath:dp\|alu:alu\|y\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|aludeco:ad\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|aludeco:ad\|WideOr0" {  } { { "aludeco.sv" "" { Text "/home/pedro/Mips/aludeco.sv" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025385083 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025385083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|y\[10\] " "Latch mips:mips\|datapath:dp\|alu:alu\|y\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|aludeco:ad\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|aludeco:ad\|WideOr0" {  } { { "aludeco.sv" "" { Text "/home/pedro/Mips/aludeco.sv" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025385083 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025385083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|y\[11\] " "Latch mips:mips\|datapath:dp\|alu:alu\|y\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|aludeco:ad\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|aludeco:ad\|WideOr0" {  } { { "aludeco.sv" "" { Text "/home/pedro/Mips/aludeco.sv" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025385084 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025385084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|y\[12\] " "Latch mips:mips\|datapath:dp\|alu:alu\|y\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|aludeco:ad\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|aludeco:ad\|WideOr0" {  } { { "aludeco.sv" "" { Text "/home/pedro/Mips/aludeco.sv" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025385084 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025385084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|y\[13\] " "Latch mips:mips\|datapath:dp\|alu:alu\|y\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|aludeco:ad\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|aludeco:ad\|WideOr0" {  } { { "aludeco.sv" "" { Text "/home/pedro/Mips/aludeco.sv" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025385084 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025385084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|y\[14\] " "Latch mips:mips\|datapath:dp\|alu:alu\|y\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|aludeco:ad\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|aludeco:ad\|WideOr0" {  } { { "aludeco.sv" "" { Text "/home/pedro/Mips/aludeco.sv" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025385084 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025385084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|y\[15\] " "Latch mips:mips\|datapath:dp\|alu:alu\|y\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|aludeco:ad\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|aludeco:ad\|WideOr0" {  } { { "aludeco.sv" "" { Text "/home/pedro/Mips/aludeco.sv" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025385084 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025385084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|y\[16\] " "Latch mips:mips\|datapath:dp\|alu:alu\|y\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|aludeco:ad\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|aludeco:ad\|WideOr0" {  } { { "aludeco.sv" "" { Text "/home/pedro/Mips/aludeco.sv" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025385084 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025385084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|y\[17\] " "Latch mips:mips\|datapath:dp\|alu:alu\|y\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|aludeco:ad\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|aludeco:ad\|WideOr0" {  } { { "aludeco.sv" "" { Text "/home/pedro/Mips/aludeco.sv" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025385084 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025385084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|y\[18\] " "Latch mips:mips\|datapath:dp\|alu:alu\|y\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|aludeco:ad\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|aludeco:ad\|WideOr0" {  } { { "aludeco.sv" "" { Text "/home/pedro/Mips/aludeco.sv" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025385084 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025385084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|y\[19\] " "Latch mips:mips\|datapath:dp\|alu:alu\|y\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|aludeco:ad\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|aludeco:ad\|WideOr0" {  } { { "aludeco.sv" "" { Text "/home/pedro/Mips/aludeco.sv" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025385084 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025385084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|y\[20\] " "Latch mips:mips\|datapath:dp\|alu:alu\|y\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|aludeco:ad\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|aludeco:ad\|WideOr0" {  } { { "aludeco.sv" "" { Text "/home/pedro/Mips/aludeco.sv" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025385084 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025385084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|y\[21\] " "Latch mips:mips\|datapath:dp\|alu:alu\|y\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|aludeco:ad\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|aludeco:ad\|WideOr0" {  } { { "aludeco.sv" "" { Text "/home/pedro/Mips/aludeco.sv" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025385084 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025385084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|y\[22\] " "Latch mips:mips\|datapath:dp\|alu:alu\|y\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|aludeco:ad\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|aludeco:ad\|WideOr0" {  } { { "aludeco.sv" "" { Text "/home/pedro/Mips/aludeco.sv" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025385084 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025385084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|y\[23\] " "Latch mips:mips\|datapath:dp\|alu:alu\|y\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|aludeco:ad\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|aludeco:ad\|WideOr0" {  } { { "aludeco.sv" "" { Text "/home/pedro/Mips/aludeco.sv" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025385085 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025385085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|y\[24\] " "Latch mips:mips\|datapath:dp\|alu:alu\|y\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|aludeco:ad\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|aludeco:ad\|WideOr0" {  } { { "aludeco.sv" "" { Text "/home/pedro/Mips/aludeco.sv" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025385085 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025385085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|y\[25\] " "Latch mips:mips\|datapath:dp\|alu:alu\|y\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|aludeco:ad\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|aludeco:ad\|WideOr0" {  } { { "aludeco.sv" "" { Text "/home/pedro/Mips/aludeco.sv" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025385085 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025385085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|y\[26\] " "Latch mips:mips\|datapath:dp\|alu:alu\|y\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|aludeco:ad\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|aludeco:ad\|WideOr0" {  } { { "aludeco.sv" "" { Text "/home/pedro/Mips/aludeco.sv" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025385085 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025385085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|y\[27\] " "Latch mips:mips\|datapath:dp\|alu:alu\|y\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|aludeco:ad\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|aludeco:ad\|WideOr0" {  } { { "aludeco.sv" "" { Text "/home/pedro/Mips/aludeco.sv" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025385085 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025385085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|y\[28\] " "Latch mips:mips\|datapath:dp\|alu:alu\|y\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|aludeco:ad\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|aludeco:ad\|WideOr0" {  } { { "aludeco.sv" "" { Text "/home/pedro/Mips/aludeco.sv" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025385085 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025385085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|y\[29\] " "Latch mips:mips\|datapath:dp\|alu:alu\|y\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|aludeco:ad\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|aludeco:ad\|WideOr0" {  } { { "aludeco.sv" "" { Text "/home/pedro/Mips/aludeco.sv" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025385085 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025385085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|y\[30\] " "Latch mips:mips\|datapath:dp\|alu:alu\|y\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|aludeco:ad\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|aludeco:ad\|WideOr0" {  } { { "aludeco.sv" "" { Text "/home/pedro/Mips/aludeco.sv" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025385085 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025385085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|y\[31\] " "Latch mips:mips\|datapath:dp\|alu:alu\|y\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|aludeco:ad\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|aludeco:ad\|WideOr0" {  } { { "aludeco.sv" "" { Text "/home/pedro/Mips/aludeco.sv" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025385085 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025385085 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1480025385983 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "792 " "792 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1480025388219 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1480025388557 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480025388557 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3650 " "Implemented 3650 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1480025388847 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1480025388847 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3583 " "Implemented 3583 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1480025388847 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1480025388847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1303 " "Peak virtual memory: 1303 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480025388861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 24 19:09:48 2016 " "Processing ended: Thu Nov 24 19:09:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480025388861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480025388861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480025388861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025388861 ""}
