/*
 * Copyright (c) 2019, NXP
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/dts-v1/;

#include <nxp/nxp_lpc55S6x.dtsi>
#include "gibbon_d.dtsi"
#include <zephyr/dt-bindings/pwm/pwm.h>

/ {
	model = "gibbon_d cpu0";
	compatible = "nxp,lpc55xxx", "nxp,lpc";

	aliases{
		spi-1 = &flexcomm1;
	};

	cpus {
		/delete-node/ cpu@1;
	};

	chosen {
		zephyr,sram = &sram0;
		zephyr,flash = &flash0;
		zephyr,code-partition = &app_partition;
		zephyr,code-cpu1-partition = &app_cpu1_partition;
		zephyr,entropy = &rng;
	};

	pwmleds {
		compatible = "pwm-leds";
		display_backlight_pwm: display_backlight_pwm {
			pwms = <&sc_timer 2 PWM_NSEC(500) PWM_POLARITY_NORMAL>;
			label = "DISP_BACKLIGHT_PWM";
			status = "okay";
		};
	};

	ipc0: ipc0 {
		compatible = "te,ipc-ring";
		tx-memory-region = <&sram_ipc0>;
		rx-memory-region = <&sram_ipc1>;
		ipm = <&mailbox0>;
		status = "okay";
	};
};

&sram0 {
	compatible = "mmio-sram";
	reg = <0x20000000 DT_SIZE_K(128)>;
};

&flexcomm0 {
	status = "okay";
};

&flexcomm4 {
	status = "okay";
};

fc3_i2c: &flexcomm5 {
	status = "okay";
};

&flexcomm7 {
	status = "okay";
};

&gpio0 {
	status = "okay";
};

&gpio1 {
	status = "okay";
};

&pint {
    num-lines = <7>;
};

&dma0 {
	/*
	 * The total number of dma channels available is defined by
	 * FSL_FEATURE_DMA_NUMBER_OF_CHANNELS in the SoC features file.
	 * Since memory from the heap pool is allocated based on the number
	 * of DMA channels, set this property to as many channels is needed
	 * for the platform. Adjust HEAP_MEM_POOL_SIZE in case you need more
	 * memory.
	 */
	status = "okay";
};

&hs_lspi
{
	status = "okay";

	psram_spi: psram@1 {
		compatible = "vnd,spi-device";
		reg = <1>; //Use Chip select 1
		spi-max-frequency = <50000000>;
		};
};

&mailbox0 {
	status = "okay";
	/delete-property/ resets;
};

&sc_timer {
	status = "okay";
};

&adc0 {
	status = "okay";
};

&wwdt0 {
	status = "okay";
};
