Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Feb 25 17:02:21 2025
| Host         : hberkal running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file JK_FF_wpc_timing_summary_routed.rpt -pb JK_FF_wpc_timing_summary_routed.pb -rpx JK_FF_wpc_timing_summary_routed.rpx -warn_on_violation
| Design       : JK_FF_wpc
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.746        0.000                      0                    2        0.213        0.000                      0                    2        9.500        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            18.746        0.000                      0                    2        0.213        0.000                      0                    2        9.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       18.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.746ns  (required time - arrival time)
  Source:                 QQp_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            QQp_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin fall@30.000ns - clk_pin fall@10.000ns)
  Data Path Delay:        1.252ns  (logic 0.583ns (46.548%)  route 0.669ns (53.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 35.132 - 30.000 ) 
    Source Clock Delay      (SCD):    5.443ns = ( 15.443 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450    11.450 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.819 f  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.624    15.443    clk_IBUF_BUFG
    SLICE_X65Y94         FDRE                                         r  QQp_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDRE (Prop_fdre_C_Q)         0.459    15.902 r  QQp_reg[0]/Q
                         net (fo=2, routed)           0.669    16.572    Qp_OBUF
    SLICE_X65Y94         LUT5 (Prop_lut5_I4_O)        0.124    16.696 r  QQp[0]_i_1/O
                         net (fo=1, routed)           0.000    16.696    QQp[0]_i_1_n_0
    SLICE_X65Y94         FDRE                                         r  QQp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   30.000    30.000 f  
    C15                                               0.000    30.000 f  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    31.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    33.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.626 f  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.506    35.132    clk_IBUF_BUFG
    SLICE_X65Y94         FDRE                                         r  QQp_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.312    35.443    
                         clock uncertainty           -0.035    35.408    
    SLICE_X65Y94         FDRE (Setup_fdre_C_D)        0.034    35.442    QQp_reg[0]
  -------------------------------------------------------------------
                         required time                         35.442    
                         arrival time                         -16.696    
  -------------------------------------------------------------------
                         slack                                 18.746    

Slack (MET) :             19.104ns  (required time - arrival time)
  Source:                 QQp_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            QQp_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin fall@30.000ns - clk_pin fall@10.000ns)
  Data Path Delay:        0.893ns  (logic 0.583ns (65.319%)  route 0.310ns (34.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 35.132 - 30.000 ) 
    Source Clock Delay      (SCD):    5.443ns = ( 15.443 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450    11.450 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.819 f  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.624    15.443    clk_IBUF_BUFG
    SLICE_X65Y94         FDRE                                         r  QQp_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDRE (Prop_fdre_C_Q)         0.459    15.902 r  QQp_reg[1]/Q
                         net (fo=2, routed)           0.310    16.212    Q_OBUF
    SLICE_X65Y94         LUT5 (Prop_lut5_I4_O)        0.124    16.336 r  QQp[1]_i_1/O
                         net (fo=1, routed)           0.000    16.336    QQp[1]_i_1_n_0
    SLICE_X65Y94         FDRE                                         r  QQp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   30.000    30.000 f  
    C15                                               0.000    30.000 f  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    31.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    33.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.626 f  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.506    35.132    clk_IBUF_BUFG
    SLICE_X65Y94         FDRE                                         r  QQp_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.312    35.443    
                         clock uncertainty           -0.035    35.408    
    SLICE_X65Y94         FDRE (Setup_fdre_C_D)        0.032    35.440    QQp_reg[1]
  -------------------------------------------------------------------
                         required time                         35.440    
                         arrival time                         -16.336    
  -------------------------------------------------------------------
                         slack                                 19.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 QQp_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            QQp_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@10.000ns - clk_pin fall@10.000ns)
  Data Path Delay:        0.311ns  (logic 0.191ns (61.506%)  route 0.120ns (38.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 12.161 - 10.000 ) 
    Source Clock Delay      (SCD):    1.637ns = ( 11.637 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218    10.218 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    11.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.046 f  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.591    11.637    clk_IBUF_BUFG
    SLICE_X65Y94         FDRE                                         r  QQp_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDRE (Prop_fdre_C_Q)         0.146    11.783 r  QQp_reg[1]/Q
                         net (fo=2, routed)           0.120    11.902    Q_OBUF
    SLICE_X65Y94         LUT5 (Prop_lut5_I4_O)        0.045    11.947 r  QQp[1]_i_1/O
                         net (fo=1, routed)           0.000    11.947    QQp[1]_i_1_n_0
    SLICE_X65Y94         FDRE                                         r  QQp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.300 f  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.861    12.161    clk_IBUF_BUFG
    SLICE_X65Y94         FDRE                                         r  QQp_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.524    11.637    
    SLICE_X65Y94         FDRE (Hold_fdre_C_D)         0.098    11.735    QQp_reg[1]
  -------------------------------------------------------------------
                         required time                        -11.735    
                         arrival time                          11.947    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 QQp_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            QQp_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@10.000ns - clk_pin fall@10.000ns)
  Data Path Delay:        0.424ns  (logic 0.191ns (44.997%)  route 0.233ns (55.003%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 12.161 - 10.000 ) 
    Source Clock Delay      (SCD):    1.637ns = ( 11.637 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218    10.218 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    11.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.046 f  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.591    11.637    clk_IBUF_BUFG
    SLICE_X65Y94         FDRE                                         r  QQp_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDRE (Prop_fdre_C_Q)         0.146    11.783 r  QQp_reg[0]/Q
                         net (fo=2, routed)           0.233    12.016    Qp_OBUF
    SLICE_X65Y94         LUT5 (Prop_lut5_I4_O)        0.045    12.061 r  QQp[0]_i_1/O
                         net (fo=1, routed)           0.000    12.061    QQp[0]_i_1_n_0
    SLICE_X65Y94         FDRE                                         r  QQp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.300 f  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.861    12.161    clk_IBUF_BUFG
    SLICE_X65Y94         FDRE                                         r  QQp_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.524    11.637    
    SLICE_X65Y94         FDRE (Hold_fdre_C_D)         0.099    11.736    QQp_reg[0]
  -------------------------------------------------------------------
                         required time                        -11.736    
                         arrival time                          12.061    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X65Y94    QQp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X65Y94    QQp_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y94    QQp_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y94    QQp_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y94    QQp_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y94    QQp_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y94    QQp_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y94    QQp_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y94    QQp_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y94    QQp_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 QQp_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Q
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.416ns  (logic 3.971ns (47.180%)  route 4.445ns (52.820%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450    11.450 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.819 f  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.624    15.443    clk_IBUF_BUFG
    SLICE_X65Y94         FDRE                                         r  QQp_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDRE (Prop_fdre_C_Q)         0.459    15.902 r  QQp_reg[1]/Q
                         net (fo=2, routed)           4.445    20.348    Q_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.512    23.859 r  Q_OBUF_inst/O
                         net (fo=0)                   0.000    23.859    Q
    A16                                                               r  Q (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QQp_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Qp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.901ns  (logic 3.969ns (67.269%)  route 1.931ns (32.731%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450    11.450 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.819 f  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.624    15.443    clk_IBUF_BUFG
    SLICE_X65Y94         FDRE                                         r  QQp_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDRE (Prop_fdre_C_Q)         0.459    15.902 r  QQp_reg[0]/Q
                         net (fo=2, routed)           1.931    17.834    Qp_OBUF
    K3                   OBUF (Prop_obuf_I_O)         3.510    21.344 r  Qp_OBUF_inst/O
                         net (fo=0)                   0.000    21.344    Qp
    K3                                                                r  Qp (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 QQp_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Qp
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.357ns (74.840%)  route 0.456ns (25.160%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218    10.218 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    11.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.046 f  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.591    11.637    clk_IBUF_BUFG
    SLICE_X65Y94         FDRE                                         r  QQp_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDRE (Prop_fdre_C_Q)         0.146    11.783 r  QQp_reg[0]/Q
                         net (fo=2, routed)           0.456    12.239    Qp_OBUF
    K3                   OBUF (Prop_obuf_I_O)         1.211    13.450 r  Qp_OBUF_inst/O
                         net (fo=0)                   0.000    13.450    Qp
    K3                                                                r  Qp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QQp_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Q
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.020ns  (logic 1.359ns (44.991%)  route 1.661ns (55.009%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218    10.218 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    11.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.046 f  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.591    11.637    clk_IBUF_BUFG
    SLICE_X65Y94         FDRE                                         r  QQp_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDRE (Prop_fdre_C_Q)         0.146    11.783 r  QQp_reg[1]/Q
                         net (fo=2, routed)           1.661    13.444    Q_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.213    14.657 r  Q_OBUF_inst/O
                         net (fo=0)                   0.000    14.657    Q
    A16                                                               r  Q (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            QQp_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.158ns  (logic 1.572ns (25.531%)  route 4.586ns (74.469%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 15.132 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  clr_IBUF_inst/O
                         net (fo=2, routed)           4.586     6.034    clr_IBUF
    SLICE_X65Y94         LUT5 (Prop_lut5_I3_O)        0.124     6.158 r  QQp[0]_i_1/O
                         net (fo=1, routed)           0.000     6.158    QQp[0]_i_1_n_0
    SLICE_X65Y94         FDRE                                         r  QQp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    13.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.626 f  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.506    15.132    clk_IBUF_BUFG
    SLICE_X65Y94         FDRE                                         r  QQp_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            QQp_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.156ns  (logic 1.572ns (25.539%)  route 4.584ns (74.461%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 15.132 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clr_IBUF_inst/O
                         net (fo=2, routed)           4.584     6.032    clr_IBUF
    SLICE_X65Y94         LUT5 (Prop_lut5_I3_O)        0.124     6.156 r  QQp[1]_i_1/O
                         net (fo=1, routed)           0.000     6.156    QQp[1]_i_1_n_0
    SLICE_X65Y94         FDRE                                         r  QQp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    13.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.626 f  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.506    15.132    clk_IBUF_BUFG
    SLICE_X65Y94         FDRE                                         r  QQp_reg[1]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pre
                            (input port)
  Destination:            QQp_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.263ns (40.410%)  route 0.388ns (59.590%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 12.161 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  pre (IN)
                         net (fo=0)                   0.000     0.000    pre
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  pre_IBUF_inst/O
                         net (fo=2, routed)           0.388     0.605    pre_IBUF
    SLICE_X65Y94         LUT5 (Prop_lut5_I2_O)        0.045     0.650 r  QQp[0]_i_1/O
                         net (fo=1, routed)           0.000     0.650    QQp[0]_i_1_n_0
    SLICE_X65Y94         FDRE                                         r  QQp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.300 f  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.861    12.161    clk_IBUF_BUFG
    SLICE_X65Y94         FDRE                                         r  QQp_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 pre
                            (input port)
  Destination:            QQp_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.263ns (40.410%)  route 0.388ns (59.590%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 12.161 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  pre (IN)
                         net (fo=0)                   0.000     0.000    pre
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 f  pre_IBUF_inst/O
                         net (fo=2, routed)           0.388     0.605    pre_IBUF
    SLICE_X65Y94         LUT5 (Prop_lut5_I2_O)        0.045     0.650 r  QQp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.650    QQp[1]_i_1_n_0
    SLICE_X65Y94         FDRE                                         r  QQp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.300 f  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.861    12.161    clk_IBUF_BUFG
    SLICE_X65Y94         FDRE                                         r  QQp_reg[1]/C  (IS_INVERTED)





