<h2 id="id-2018-08-24Progress:-Date:">Date:</h2><p><time datetime="2018-08-24" class="date-past">24 Aug 2018</time></p><h2 id="id-2018-08-24Progress:-Items:">Items:</h2><ol><li><p><span class="legacy-color-text-blue1">Found 3 RTL bugs. Details is as follows</span>,<br/><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/16160348/bugs.jpg?api=v2"></span></p></li><li><p>Clean up of APB VIP and be compliant with rest of VIP in terms of signal naming convention, clocking block, parameters, container-class etc.</p></li><li><p>In formal verification side,</p><ol><li>Major improvements in async bench.</li><li>sym_sw_arb SVAs written (but still in discussions with TACHL team about actually building them).</li></ol></li><li><p>Enhance HTML regression report to support multiple regression and few bugs found along the way... <strong><a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/" rel="nofollow">http://dev.arteris.com/dv_reg_symphony/reports/</a></strong></p></li><li>Enhance TACHL coverage summary report to handle dynamically generate columns based upon test-bench environments.</li><li>Make &quot;<strong>runsim</strong>&quot; tool to be available for use by everyone in ArterisIP HW and SW teams.</li><li>Enhance &quot;<strong>runformal</strong>&quot; script to be able to generate its regression summary report in HTML format (in progress). Fixed few bugs as well.</li><li><p>Continue bring-up / debug support on multi width (DW Adapter) topology &quot;<strong>top_axi_1x2_multi_width_cfg1</strong>&quot; configuration.</p></li><li><p>Continue support of multi-clock domain adapter topology &quot;<strong>top_atp_2x2_multi_clk_cfg1</strong>&quot;.</p></li><li><p>Continue bring-up on ATU level multi-clock domain adapter topology &quot;<strong>top_axi_2x2_multi_clk_cfg1</strong>&quot; configuration.</p></li><li>Brainstorming meeting for innovative ideas to solve our verification issue to generate constraint random configurations of any specific fixed topology.</li><li><p>Phone screen one verification candidates.</p></li><li><p>Twice a week technical sync-up meetings.</p></li><li>Symphony bugs statistics is as follows,</li></ol><p>          <span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/16160348/bugs_rate.jpg?api=v2"></span></p><p> </p>