0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/72721/Desktop/uart_test/uart_test.sim/sim_1/synth/timing/xsim/uart_rx_tb_time_synth.v,1607268080,verilog,,C:/Users/72721/Desktop/uart_test/uart_test.srcs/sim_1/new/uart_rx_tb.v,,glbl;uart_rx,,,,,,,,
C:/Users/72721/Desktop/uart_test/uart_test.srcs/sim_1/new/uart_rx_tb.v,1607259707,verilog,,,,uart_rx_tb,,,,,,,,
