{"design__instance__count": 1, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 987, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.008096057921648026, "power__switching__total": 0.0026836656033992767, "power__leakage__total": 2.0431379255114734e-07, "power__total": 0.010779927484691143, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -3.299828, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.309661, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.817243, "timing__setup__ws__corner:nom_tt_025C_1v80": 6.606818, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.817243, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 15.956209, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 987, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -3.299828, "clock__skew__worst_setup": 0.309661, "timing__hold__ws": 0.817243, "timing__setup__ws": 6.606818, "timing__hold__tns": 0.0, "timing__setup__tns": 0.0, "timing__hold__wns": 0.0, "timing__setup__wns": 0.0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.817243, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 15.956209, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 1156.465 1167.185", "design__core__bbox": "5.52 10.88 1150.92 1156.0", "design__io": 645, "design__die__area": 1349810, "design__core__area": 1311620, "design__instance__area": 656000, "design__instance__count__stdcell": 0, "design__instance__area__stdcell": 0, "design__instance__count__macros": 1, "design__instance__area__macros": 656000, "design__instance__utilization": 0.500145, "design__instance__utilization__stdcell": 0, "design__power_grid_violation__count__net:vssa1": 0, "design__power_grid_violation__count__net:vssa2": 0, "design__power_grid_violation__count__net:vdda2": 0, "design__power_grid_violation__count__net:vssd1": 0, "design__power_grid_violation__count__net:vccd1": 0, "design__power_grid_violation__count__net:vccd2": 0, "design__power_grid_violation__count__net:vssd2": 0, "design__power_grid_violation__count__net:vdda1": 0, "design__power_grid_violation__count": 0}