<profile>

<ReportVersion>
<Version>2020.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>virtexuplus</ProductFamily>
<Part>xcu200-fsgd2104-2-e</Part>
<TopModelName>Conv_sysarr_dbbuf</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<FlowTarget>vivado</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>5.186</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>undef</Best-caseLatency>
<Average-caseLatency>undef</Average-caseLatency>
<Worst-caseLatency>undef</Worst-caseLatency>
<Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
<Interval-min>undef</Interval-min>
<Interval-max>undef</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_78_1>
<TripCount>
<range>
<min>0</min>
<max>255</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>255</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>0</min>
<max>2550</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_78_1>
<VITIS_LOOP_82_2>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_82_2>
<VITIS_LOOP_87_3>
<TripCount>
<range>
<min>0</min>
<max>63</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>16386867</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>0</min>
<max>163868670</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>260109</max>
</range>
</IterationLatency>
<VITIS_LOOP_90_5>
<TripCount>
<range>
<min>1</min>
<max>65025</max>
</range>
</TripCount>
<Latency>
<range>
<min>1</min>
<max>65025</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>10</min>
<max>650250</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_90_5>
<VITIS_LOOP_90_5>
<TripCount>
<range>
<min>1</min>
<max>65025</max>
</range>
</TripCount>
<Latency>
<range>
<min>1</min>
<max>65025</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>10</min>
<max>650250</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_90_5>
<VITIS_LOOP_90_5>
<TripCount>
<range>
<min>1</min>
<max>65025</max>
</range>
</TripCount>
<Latency>
<range>
<min>1</min>
<max>65025</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>10</min>
<max>650250</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_90_5>
<VITIS_LOOP_90_5>
<TripCount>
<range>
<min>1</min>
<max>65025</max>
</range>
</TripCount>
<Latency>
<range>
<min>1</min>
<max>65025</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>10</min>
<max>650250</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_90_5>
</VITIS_LOOP_87_3>
<VITIS_LOOP_98_6_VITIS_LOOP_99_7>
<TripCount>
<range>
<min>0</min>
<max>3969</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>33637923752895</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>0</min>
<max>336379237528950</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>22</min>
<max>8475163455</max>
</range>
</IterationLatency>
<VITIS_LOOP_105_10>
<TripCount>4</TripCount>
<Latency>
<range>
<min>16</min>
<max>260124</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>160</min>
<max>2601240</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4</min>
<max>65031</max>
</range>
</IterationLatency>
<VITIS_LOOP_106_11_VITIS_LOOP_107_12>
<TripCount>
<range>
<min>0</min>
<max>65025</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>65027</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>0</min>
<max>650270</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</VITIS_LOOP_106_11_VITIS_LOOP_107_12>
</VITIS_LOOP_105_10>
<VITIS_LOOP_117_13_VITIS_LOOP_119_14>
<TripCount>
<range>
<min>0</min>
<max>65025</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>8474903325</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>0</min>
<max>84749033250</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>25</min>
<max>130333</max>
</range>
</IterationLatency>
<VITIS_LOOP_143_17_VITIS_LOOP_144_18>
<TripCount>
<range>
<min>0</min>
<max>65025</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>65028</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>0</min>
<max>650280</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>5</PipelineDepth>
</VITIS_LOOP_143_17_VITIS_LOOP_144_18>
<VITIS_LOOP_164_20>
<TripCount>
<range>
<min>6</min>
<max>65286</max>
</range>
</TripCount>
<Latency>
<range>
<min>12</min>
<max>65292</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>120</min>
<max>652920</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>8</PipelineDepth>
</VITIS_LOOP_164_20>
</VITIS_LOOP_117_13_VITIS_LOOP_119_14>
</VITIS_LOOP_98_6_VITIS_LOOP_99_7>
<VITIS_LOOP_308_26_VITIS_LOOP_309_27_VITIS_LOOP_310_28>
<TripCount>
<range>
<min>0</min>
<max>16386300</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>16386303</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>20</min>
<max>163863030</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>5</PipelineDepth>
</VITIS_LOOP_308_26_VITIS_LOOP_309_27_VITIS_LOOP_310_28>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>20</BRAM_18K>
<DSP>38</DSP>
<FF>3283</FF>
<LUT>5464</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>4320</BRAM_18K>
<DSP>6840</DSP>
<FF>2364480</FF>
<LUT>1182240</LUT>
<URAM>960</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>Conv_sysarr_dbbuf</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>Conv_sysarr_dbbuf</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>Conv_sysarr_dbbuf</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>Conv_sysarr_dbbuf</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>Conv_sysarr_dbbuf</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>Conv_sysarr_dbbuf</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_in_V_dout</name>
<Object>bias_in_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>bias_in_V_empty_n</name>
<Object>bias_in_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>bias_in_V_read</name>
<Object>bias_in_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>weight_in_V_dout</name>
<Object>weight_in_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>weight_in_V_empty_n</name>
<Object>weight_in_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>weight_in_V_read</name>
<Object>weight_in_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>data_in_V_dout</name>
<Object>data_in_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>data_in_V_empty_n</name>
<Object>data_in_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>data_in_V_read</name>
<Object>data_in_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv_out_V_din</name>
<Object>conv_out_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv_out_V_full_n</name>
<Object>conv_out_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv_out_V_write</name>
<Object>conv_out_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
