digraph "CFG for 'recipSummation' function" {
	label="CFG for 'recipSummation' function";

	Node0x528b610 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr inbounds i8, i8 addrspace(4)* %5, i64 12\l  %7 = bitcast i8 addrspace(4)* %6 to i32 addrspace(4)*\l  %8 = load i32, i32 addrspace(4)* %7, align 4, !tbaa !4\l  %9 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !13, !invariant.load\l... !14\l  %12 = zext i16 %11 to i32\l  %13 = udiv i32 %8, %12\l  %14 = mul i32 %13, %12\l  %15 = icmp ugt i32 %8, %14\l  %16 = zext i1 %15 to i32\l  %17 = add i32 %13, %16\l  %18 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %19 = mul i32 %17, %4\l  %20 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %21 = add i32 %19, %18\l  %22 = mul i32 %21, %12\l  %23 = add i32 %22, %20\l  %24 = icmp slt i32 %23, %2\l  br i1 %24, label %25, label %40\l|{<s0>T|<s1>F}}"];
	Node0x528b610:s0 -> Node0x528de80;
	Node0x528b610:s1 -> Node0x528df10;
	Node0x528de80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%25:\l25:                                               \l  %26 = shl nsw i32 %23, 1\l  %27 = sext i32 %23 to i64\l  %28 = getelementptr inbounds double, double addrspace(1)* %1, i64 %27\l  %29 = load double, double addrspace(1)* %28, align 8, !tbaa !16,\l... !amdgpu.noclobber !14\l  %30 = sext i32 %26 to i64\l  %31 = getelementptr inbounds double, double addrspace(1)* %0, i64 %30\l  %32 = load double, double addrspace(1)* %31, align 8, !tbaa !16,\l... !amdgpu.noclobber !14\l  %33 = fmul contract double %29, %32\l  store double %33, double addrspace(1)* %31, align 8, !tbaa !16\l  %34 = load double, double addrspace(1)* %28, align 8, !tbaa !16\l  %35 = add nuw nsw i32 %26, 1\l  %36 = sext i32 %35 to i64\l  %37 = getelementptr inbounds double, double addrspace(1)* %0, i64 %36\l  %38 = load double, double addrspace(1)* %37, align 8, !tbaa !16,\l... !amdgpu.noclobber !14\l  %39 = fmul contract double %34, %38\l  store double %39, double addrspace(1)* %37, align 8, !tbaa !16\l  br label %40\l}"];
	Node0x528de80 -> Node0x528df10;
	Node0x528df10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%40:\l40:                                               \l  ret void\l}"];
}
