# Benchmark "matrix_multiplication" written by ABC on Thu Aug 29 13:42:15 2019 


.model matrix_multiplication 


.inputs matrix_multiplication^clk matrix_multiplication^reset matrix_multiplication^enable_writing_to_mem \
 matrix_multiplication^enable_reading_from_mem matrix_multiplication^data_pi~0 matrix_multiplication^data_pi~1 \
 matrix_multiplication^data_pi~2 matrix_multiplication^data_pi~3 matrix_multiplication^data_pi~4 \
 matrix_multiplication^data_pi~5 matrix_multiplication^data_pi~6 matrix_multiplication^data_pi~7 \
 matrix_multiplication^data_pi~8 matrix_multiplication^data_pi~9 matrix_multiplication^data_pi~10 \
 matrix_multiplication^data_pi~11 matrix_multiplication^data_pi~12 matrix_multiplication^data_pi~13 \
 matrix_multiplication^data_pi~14 matrix_multiplication^data_pi~15 matrix_multiplication^data_pi~16 \
 matrix_multiplication^data_pi~17 matrix_multiplication^data_pi~18 matrix_multiplication^data_pi~19 \
 matrix_multiplication^data_pi~20 matrix_multiplication^data_pi~21 matrix_multiplication^data_pi~22 \
 matrix_multiplication^data_pi~23 matrix_multiplication^data_pi~24 matrix_multiplication^data_pi~25 \
 matrix_multiplication^data_pi~26 matrix_multiplication^data_pi~27 matrix_multiplication^data_pi~28 \
 matrix_multiplication^data_pi~29 matrix_multiplication^data_pi~30 matrix_multiplication^data_pi~31 \
 matrix_multiplication^data_pi~32 matrix_multiplication^data_pi~33 matrix_multiplication^data_pi~34 \
 matrix_multiplication^data_pi~35 matrix_multiplication^data_pi~36 matrix_multiplication^data_pi~37 \
 matrix_multiplication^data_pi~38 matrix_multiplication^data_pi~39 matrix_multiplication^data_pi~40 \
 matrix_multiplication^data_pi~41 matrix_multiplication^data_pi~42 matrix_multiplication^data_pi~43 \
 matrix_multiplication^data_pi~44 matrix_multiplication^data_pi~45 matrix_multiplication^data_pi~46 \
 matrix_multiplication^data_pi~47 matrix_multiplication^data_pi~48 matrix_multiplication^data_pi~49 \
 matrix_multiplication^data_pi~50 matrix_multiplication^data_pi~51 matrix_multiplication^data_pi~52 \
 matrix_multiplication^data_pi~53 matrix_multiplication^data_pi~54 matrix_multiplication^data_pi~55 \
 matrix_multiplication^data_pi~56 matrix_multiplication^data_pi~57 matrix_multiplication^data_pi~58 \
 matrix_multiplication^data_pi~59 matrix_multiplication^data_pi~60 matrix_multiplication^data_pi~61 \
 matrix_multiplication^data_pi~62 matrix_multiplication^data_pi~63 matrix_multiplication^addr_pi~0 \
 matrix_multiplication^addr_pi~1 matrix_multiplication^addr_pi~2 matrix_multiplication^addr_pi~3 \
 matrix_multiplication^addr_pi~4 matrix_multiplication^addr_pi~5 matrix_multiplication^addr_pi~6 matrix_multiplication^we_a \
 matrix_multiplication^we_b matrix_multiplication^we_c matrix_multiplication^start_mat_mul 


.outputs matrix_multiplication^data_from_out_mat~0 matrix_multiplication^data_from_out_mat~1 \
 matrix_multiplication^data_from_out_mat~2 matrix_multiplication^data_from_out_mat~3 matrix_multiplication^data_from_out_mat~4 \
 matrix_multiplication^data_from_out_mat~5 matrix_multiplication^data_from_out_mat~6 matrix_multiplication^data_from_out_mat~7 \
 matrix_multiplication^data_from_out_mat~8 matrix_multiplication^data_from_out_mat~9 \
 matrix_multiplication^data_from_out_mat~10 matrix_multiplication^data_from_out_mat~11 \
 matrix_multiplication^data_from_out_mat~12 matrix_multiplication^data_from_out_mat~13 \
 matrix_multiplication^data_from_out_mat~14 matrix_multiplication^data_from_out_mat~15 \
 matrix_multiplication^data_from_out_mat~16 matrix_multiplication^data_from_out_mat~17 \
 matrix_multiplication^data_from_out_mat~18 matrix_multiplication^data_from_out_mat~19 \
 matrix_multiplication^data_from_out_mat~20 matrix_multiplication^data_from_out_mat~21 \
 matrix_multiplication^data_from_out_mat~22 matrix_multiplication^data_from_out_mat~23 \
 matrix_multiplication^data_from_out_mat~24 matrix_multiplication^data_from_out_mat~25 \
 matrix_multiplication^data_from_out_mat~26 matrix_multiplication^data_from_out_mat~27 \
 matrix_multiplication^data_from_out_mat~28 matrix_multiplication^data_from_out_mat~29 \
 matrix_multiplication^data_from_out_mat~30 matrix_multiplication^data_from_out_mat~31 \
 matrix_multiplication^data_from_out_mat~32 matrix_multiplication^data_from_out_mat~33 \
 matrix_multiplication^data_from_out_mat~34 matrix_multiplication^data_from_out_mat~35 \
 matrix_multiplication^data_from_out_mat~36 matrix_multiplication^data_from_out_mat~37 \
 matrix_multiplication^data_from_out_mat~38 matrix_multiplication^data_from_out_mat~39 \
 matrix_multiplication^data_from_out_mat~40 matrix_multiplication^data_from_out_mat~41 \
 matrix_multiplication^data_from_out_mat~42 matrix_multiplication^data_from_out_mat~43 \
 matrix_multiplication^data_from_out_mat~44 matrix_multiplication^data_from_out_mat~45 \
 matrix_multiplication^data_from_out_mat~46 matrix_multiplication^data_from_out_mat~47 \
 matrix_multiplication^data_from_out_mat~48 matrix_multiplication^data_from_out_mat~49 \
 matrix_multiplication^data_from_out_mat~50 matrix_multiplication^data_from_out_mat~51 \
 matrix_multiplication^data_from_out_mat~52 matrix_multiplication^data_from_out_mat~53 \
 matrix_multiplication^data_from_out_mat~54 matrix_multiplication^data_from_out_mat~55 \
 matrix_multiplication^data_from_out_mat~56 matrix_multiplication^data_from_out_mat~57 \
 matrix_multiplication^data_from_out_mat~58 matrix_multiplication^data_from_out_mat~59 \
 matrix_multiplication^data_from_out_mat~60 matrix_multiplication^data_from_out_mat~61 \
 matrix_multiplication^data_from_out_mat~62 matrix_multiplication^data_from_out_mat~63 matrix_multiplication^done_mat_mul 



.latch n5185 matrix_multiplication^c_addr_33_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n5190 matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n5195 matrix_multiplication^c_addr_33_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n5200 matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n5205 matrix_multiplication^c_addr_33_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n5210 matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n5215 matrix_multiplication^c_addr_33_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n5220 matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n5225 matrix_multiplication^c_addr_33_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n5230 matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n5235 matrix_multiplication^c_addr_33_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n5240 matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n5245 matrix_multiplication^c_addr_33_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n5250 matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n5255 matrix_multiplication^c_addr_23_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n5260 matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n5265 matrix_multiplication^c_addr_23_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n5270 matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n5275 matrix_multiplication^c_addr_23_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n5280 matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n5285 matrix_multiplication^c_addr_23_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n5290 matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n5295 matrix_multiplication^c_addr_23_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n5300 matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n5305 matrix_multiplication^c_addr_23_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n5310 matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n5315 matrix_multiplication^c_addr_23_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n5320 matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n5325 matrix_multiplication^c_addr_13_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n5330 matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n5335 matrix_multiplication^c_addr_13_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n5340 matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n5345 matrix_multiplication^c_addr_13_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n5350 matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n5355 matrix_multiplication^c_addr_13_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n5360 matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n5365 matrix_multiplication^c_addr_13_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n5370 matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n5375 matrix_multiplication^c_addr_13_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n5380 matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n5385 matrix_multiplication^c_addr_13_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n5390 matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n5395 matrix_multiplication^b_addr_03_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n5400 matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n5405 matrix_multiplication^b_addr_03_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n5410 matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n5415 matrix_multiplication^b_addr_03_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n5420 matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n5425 matrix_multiplication^b_addr_03_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n5430 matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n5435 matrix_multiplication^b_addr_03_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n5440 matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n5445 matrix_multiplication^b_addr_03_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n5450 matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n5455 matrix_multiplication^b_addr_03_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n5460 matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n5465 matrix_multiplication^c_addr_03_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n5470 matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n5475 matrix_multiplication^c_addr_03_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n5480 matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n5485 matrix_multiplication^c_addr_03_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n5490 matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n5495 matrix_multiplication^c_addr_03_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n5500 matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n5505 matrix_multiplication^c_addr_03_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n5510 matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n5515 matrix_multiplication^c_addr_03_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n5520 matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n5525 matrix_multiplication^c_addr_03_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n5530 matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n5535 matrix_multiplication^c_addr_32_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n5540 matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n5545 matrix_multiplication^c_addr_32_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n5550 matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n5555 matrix_multiplication^c_addr_32_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n5560 matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n5565 matrix_multiplication^c_addr_32_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n5570 matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n5575 matrix_multiplication^c_addr_32_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n5580 matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n5585 matrix_multiplication^c_addr_32_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n5590 matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n5595 matrix_multiplication^c_addr_32_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n5600 matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n5605 matrix_multiplication^c_addr_22_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n5610 matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n5615 matrix_multiplication^c_addr_22_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n5620 matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n5625 matrix_multiplication^c_addr_22_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n5630 matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n5635 matrix_multiplication^c_addr_22_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n5640 matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n5645 matrix_multiplication^c_addr_22_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n5650 matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n5655 matrix_multiplication^c_addr_22_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n5660 matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n5665 matrix_multiplication^c_addr_22_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n5670 matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n5675 matrix_multiplication^c_addr_12_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n5680 matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n5685 matrix_multiplication^c_addr_12_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n5690 matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n5695 matrix_multiplication^c_addr_12_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n5700 matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n5705 matrix_multiplication^c_addr_12_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n5710 matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n5715 matrix_multiplication^c_addr_12_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n5720 matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n5725 matrix_multiplication^c_addr_12_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n5730 matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n5735 matrix_multiplication^c_addr_12_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n5740 matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n5745 matrix_multiplication^b_addr_02_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n5750 matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n5755 matrix_multiplication^b_addr_02_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n5760 matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n5765 matrix_multiplication^b_addr_02_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n5770 matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n5775 matrix_multiplication^b_addr_02_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n5780 matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n5785 matrix_multiplication^b_addr_02_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n5790 matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n5795 matrix_multiplication^b_addr_02_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n5800 matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n5805 matrix_multiplication^b_addr_02_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n5810 matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n5815 matrix_multiplication^c_addr_02_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n5820 matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n5825 matrix_multiplication^c_addr_02_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n5830 matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n5835 matrix_multiplication^c_addr_02_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n5840 matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n5845 matrix_multiplication^c_addr_02_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n5850 matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n5855 matrix_multiplication^c_addr_02_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n5860 matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n5865 matrix_multiplication^c_addr_02_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n5870 matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n5875 matrix_multiplication^c_addr_02_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n5880 matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n5885 matrix_multiplication^c_addr_31_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n5890 matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n5895 matrix_multiplication^c_addr_31_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n5900 matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n5905 matrix_multiplication^c_addr_31_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n5910 matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n5915 matrix_multiplication^c_addr_31_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n5920 matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n5925 matrix_multiplication^c_addr_31_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n5930 matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n5935 matrix_multiplication^c_addr_31_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n5940 matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n5945 matrix_multiplication^c_addr_31_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n5950 matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n5955 matrix_multiplication^c_addr_21_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n5960 matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n5965 matrix_multiplication^c_addr_21_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n5970 matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n5975 matrix_multiplication^c_addr_21_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n5980 matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n5985 matrix_multiplication^c_addr_21_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n5990 matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n5995 matrix_multiplication^c_addr_21_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n6000 matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n6005 matrix_multiplication^c_addr_21_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n6010 matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n6015 matrix_multiplication^c_addr_21_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n6020 matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n6025 matrix_multiplication^c_addr_11_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n6030 matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n6035 matrix_multiplication^c_addr_11_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n6040 matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n6045 matrix_multiplication^c_addr_11_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n6050 matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n6055 matrix_multiplication^c_addr_11_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n6060 matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n6065 matrix_multiplication^c_addr_11_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n6070 matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n6075 matrix_multiplication^c_addr_11_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n6080 matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n6085 matrix_multiplication^c_addr_11_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n6090 matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n6095 matrix_multiplication^b_addr_01_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n6100 matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n6105 matrix_multiplication^b_addr_01_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n6110 matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n6115 matrix_multiplication^b_addr_01_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n6120 matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n6125 matrix_multiplication^b_addr_01_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n6130 matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n6135 matrix_multiplication^b_addr_01_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n6140 matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n6145 matrix_multiplication^b_addr_01_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n6150 matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n6155 matrix_multiplication^b_addr_01_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n6160 matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n6165 matrix_multiplication^c_addr_01_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n6170 matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n6175 matrix_multiplication^c_addr_01_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n6180 matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n6185 matrix_multiplication^c_addr_01_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n6190 matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n6195 matrix_multiplication^c_addr_01_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n6200 matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n6205 matrix_multiplication^c_addr_01_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n6210 matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n6215 matrix_multiplication^c_addr_01_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n6220 matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n6225 matrix_multiplication^c_addr_01_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n6230 matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n6235 matrix_multiplication^a_addr_30_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n6240 matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n6245 matrix_multiplication^a_addr_30_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n6250 matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n6255 matrix_multiplication^a_addr_30_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n6260 matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n6265 matrix_multiplication^a_addr_30_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n6270 matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n6275 matrix_multiplication^a_addr_30_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n6280 matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n6285 matrix_multiplication^a_addr_30_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n6290 matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n6295 matrix_multiplication^a_addr_30_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n6300 matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n6305 matrix_multiplication^c_addr_30_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n6310 matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n6315 matrix_multiplication^c_addr_30_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n6320 matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n6325 matrix_multiplication^c_addr_30_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n6330 matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n6335 matrix_multiplication^c_addr_30_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n6340 matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n6345 matrix_multiplication^c_addr_30_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n6350 matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n6355 matrix_multiplication^c_addr_30_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n6360 matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n6365 matrix_multiplication^c_addr_30_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n6370 matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n6375 matrix_multiplication^a_addr_20_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n6380 matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n6385 matrix_multiplication^a_addr_20_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n6390 matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n6395 matrix_multiplication^a_addr_20_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n6400 matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n6405 matrix_multiplication^a_addr_20_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n6410 matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n6415 matrix_multiplication^a_addr_20_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n6420 matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n6425 matrix_multiplication^a_addr_20_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n6430 matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n6435 matrix_multiplication^a_addr_20_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n6440 matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n6445 matrix_multiplication^c_addr_20_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n6450 matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n6455 matrix_multiplication^c_addr_20_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n6460 matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n6465 matrix_multiplication^c_addr_20_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n6470 matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n6475 matrix_multiplication^c_addr_20_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n6480 matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n6485 matrix_multiplication^c_addr_20_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n6490 matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n6495 matrix_multiplication^c_addr_20_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n6500 matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n6505 matrix_multiplication^c_addr_20_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n6510 matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n6515 matrix_multiplication^a_addr_10_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n6520 matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n6525 matrix_multiplication^a_addr_10_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n6530 matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n6535 matrix_multiplication^a_addr_10_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n6540 matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n6545 matrix_multiplication^a_addr_10_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n6550 matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n6555 matrix_multiplication^a_addr_10_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n6560 matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n6565 matrix_multiplication^a_addr_10_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n6570 matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n6575 matrix_multiplication^a_addr_10_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n6580 matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n6585 matrix_multiplication^c_addr_10_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n6590 matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n6595 matrix_multiplication^c_addr_10_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n6600 matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n6605 matrix_multiplication^c_addr_10_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n6610 matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n6615 matrix_multiplication^c_addr_10_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n6620 matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n6625 matrix_multiplication^c_addr_10_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n6630 matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n6635 matrix_multiplication^c_addr_10_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n6640 matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n6645 matrix_multiplication^c_addr_10_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n6650 matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n6655 matrix_multiplication^a_addr_00_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n6660 matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n6665 matrix_multiplication^a_addr_00_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n6670 matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n6675 matrix_multiplication^a_addr_00_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n6680 matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n6685 matrix_multiplication^a_addr_00_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n6690 matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n6695 matrix_multiplication^a_addr_00_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n6700 matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n6705 matrix_multiplication^a_addr_00_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n6710 matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n6715 matrix_multiplication^a_addr_00_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n6720 matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n6725 matrix_multiplication^b_addr_00_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n6730 matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n6735 matrix_multiplication^b_addr_00_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n6740 matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n6745 matrix_multiplication^b_addr_00_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n6750 matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n6755 matrix_multiplication^b_addr_00_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n6760 matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n6765 matrix_multiplication^b_addr_00_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n6770 matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n6775 matrix_multiplication^b_addr_00_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n6780 matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n6785 matrix_multiplication^b_addr_00_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n6790 matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n6795 matrix_multiplication^c_addr_00_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n6800 matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n6805 matrix_multiplication^c_addr_00_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n6810 matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n6815 matrix_multiplication^c_addr_00_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n6820 matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n6825 matrix_multiplication^c_addr_00_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n6830 matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n6835 matrix_multiplication^c_addr_00_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n6840 matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n6845 matrix_multiplication^c_addr_00_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n6850 matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n6855 matrix_multiplication^c_addr_00_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n6860 matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n6865 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE re matrix_multiplication^clk 0 


.latch n6870 matrix_multiplication^addr_pi_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n6875 matrix_multiplication^addr_pi_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n6880 matrix_multiplication^addr_pi_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n6885 matrix_multiplication^addr_pi_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n6890 matrix_multiplication^addr_pi_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n6895 matrix_multiplication^addr_pi_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n6900 matrix_multiplication^addr_pi_reg~6_FF_NODE re matrix_multiplication^clk 0 




.subckt matmul_4x4_systolic b_data_in[0]=gnd b_data_in[1]=gnd b_data_in[2]=gnd b_data_in[3]=gnd b_data_in[4]=gnd \
 b_data_in[5]=gnd b_data_in[6]=gnd b_data_in[7]=gnd b_data_in[8]=gnd b_data_in[9]=gnd b_data_in[10]=gnd b_data_in[11]=gnd \
 b_data_in[12]=gnd b_data_in[13]=gnd b_data_in[14]=gnd b_data_in[15]=gnd b_data_in[16]=gnd b_data_in[17]=gnd b_data_in[18]=gnd \
 b_data_in[19]=gnd b_data_in[20]=gnd b_data_in[21]=gnd b_data_in[22]=gnd b_data_in[23]=gnd b_data_in[24]=gnd b_data_in[25]=gnd \
 b_data_in[26]=gnd b_data_in[27]=gnd b_data_in[28]=gnd b_data_in[29]=gnd b_data_in[30]=gnd b_data_in[31]=gnd b_data_in[32]=gnd \
 b_data_in[33]=gnd b_data_in[34]=gnd b_data_in[35]=gnd b_data_in[36]=gnd b_data_in[37]=gnd b_data_in[38]=gnd b_data_in[39]=gnd \
 b_data_in[40]=gnd b_data_in[41]=gnd b_data_in[42]=gnd b_data_in[43]=gnd b_data_in[44]=gnd b_data_in[45]=gnd b_data_in[46]=gnd \
 b_data_in[47]=gnd b_data_in[48]=gnd b_data_in[49]=gnd b_data_in[50]=gnd b_data_in[51]=gnd b_data_in[52]=gnd b_data_in[53]=gnd \
 b_data_in[54]=gnd b_data_in[55]=gnd b_data_in[56]=gnd b_data_in[57]=gnd b_data_in[58]=gnd b_data_in[59]=gnd b_data_in[60]=gnd \
 b_data_in[61]=gnd b_data_in[62]=gnd b_data_in[63]=gnd a_data_in[0]=gnd a_data_in[1]=gnd a_data_in[2]=gnd a_data_in[3]=gnd \
 a_data_in[4]=gnd a_data_in[5]=gnd a_data_in[6]=gnd a_data_in[7]=gnd a_data_in[8]=gnd a_data_in[9]=gnd a_data_in[10]=gnd \
 a_data_in[11]=gnd a_data_in[12]=gnd a_data_in[13]=gnd a_data_in[14]=gnd a_data_in[15]=gnd a_data_in[16]=gnd a_data_in[17]=gnd \
 a_data_in[18]=gnd a_data_in[19]=gnd a_data_in[20]=gnd a_data_in[21]=gnd a_data_in[22]=gnd a_data_in[23]=gnd a_data_in[24]=gnd \
 a_data_in[25]=gnd a_data_in[26]=gnd a_data_in[27]=gnd a_data_in[28]=gnd a_data_in[29]=gnd a_data_in[30]=gnd a_data_in[31]=gnd \
 a_data_in[32]=gnd a_data_in[33]=gnd a_data_in[34]=gnd a_data_in[35]=gnd a_data_in[36]=gnd a_data_in[37]=gnd a_data_in[38]=gnd \
 a_data_in[39]=gnd a_data_in[40]=gnd a_data_in[41]=gnd a_data_in[42]=gnd a_data_in[43]=gnd a_data_in[44]=gnd a_data_in[45]=gnd \
 a_data_in[46]=gnd a_data_in[47]=gnd a_data_in[48]=gnd a_data_in[49]=gnd a_data_in[50]=gnd a_data_in[51]=gnd a_data_in[52]=gnd \
 a_data_in[53]=gnd a_data_in[54]=gnd a_data_in[55]=gnd a_data_in[56]=gnd a_data_in[57]=gnd a_data_in[58]=gnd a_data_in[59]=gnd \
 a_data_in[60]=gnd a_data_in[61]=gnd a_data_in[62]=gnd a_data_in[63]=gnd b_loc[0]=gnd b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd \
 b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=gnd a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd \
 a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd \
 final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd \
 final_mat_mul_size[7]=gnd b_data[0]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~0 \
 b_data[1]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~1 \
 b_data[2]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~2 \
 b_data[3]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~3 \
 b_data[4]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~4 \
 b_data[5]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~5 \
 b_data[6]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~6 \
 b_data[7]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~7 \
 b_data[8]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~8 \
 b_data[9]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~9 \
 b_data[10]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~10 \
 b_data[11]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~11 \
 b_data[12]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~12 \
 b_data[13]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~13 \
 b_data[14]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~14 \
 b_data[15]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~15 \
 b_data[16]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~16 \
 b_data[17]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~17 \
 b_data[18]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~18 \
 b_data[19]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~19 \
 b_data[20]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~20 \
 b_data[21]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~21 \
 b_data[22]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~22 \
 b_data[23]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~23 \
 b_data[24]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~24 \
 b_data[25]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~25 \
 b_data[26]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~26 \
 b_data[27]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~27 \
 b_data[28]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~28 \
 b_data[29]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~29 \
 b_data[30]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~30 \
 b_data[31]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~31 \
 b_data[32]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~32 \
 b_data[33]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~33 \
 b_data[34]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~34 \
 b_data[35]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~35 \
 b_data[36]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~36 \
 b_data[37]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~37 \
 b_data[38]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~38 \
 b_data[39]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~39 \
 b_data[40]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~40 \
 b_data[41]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~41 \
 b_data[42]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~42 \
 b_data[43]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~43 \
 b_data[44]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~44 \
 b_data[45]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~45 \
 b_data[46]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~46 \
 b_data[47]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~47 \
 b_data[48]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~48 \
 b_data[49]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~49 \
 b_data[50]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~50 \
 b_data[51]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~51 \
 b_data[52]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~52 \
 b_data[53]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~53 \
 b_data[54]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~54 \
 b_data[55]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~55 \
 b_data[56]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~56 \
 b_data[57]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~57 \
 b_data[58]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~58 \
 b_data[59]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~59 \
 b_data[60]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~60 \
 b_data[61]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~61 \
 b_data[62]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~62 \
 b_data[63]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~63 \
 a_data[0]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~0 \
 a_data[1]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~1 \
 a_data[2]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~2 \
 a_data[3]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~3 \
 a_data[4]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~4 \
 a_data[5]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~5 \
 a_data[6]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~6 \
 a_data[7]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~7 \
 a_data[8]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~8 \
 a_data[9]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~9 \
 a_data[10]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~10 \
 a_data[11]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~11 \
 a_data[12]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~12 \
 a_data[13]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~13 \
 a_data[14]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~14 \
 a_data[15]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~15 \
 a_data[16]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~16 \
 a_data[17]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~17 \
 a_data[18]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~18 \
 a_data[19]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~19 \
 a_data[20]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~20 \
 a_data[21]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~21 \
 a_data[22]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~22 \
 a_data[23]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~23 \
 a_data[24]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~24 \
 a_data[25]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~25 \
 a_data[26]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~26 \
 a_data[27]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~27 \
 a_data[28]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~28 \
 a_data[29]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~29 \
 a_data[30]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~30 \
 a_data[31]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~31 \
 a_data[32]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~32 \
 a_data[33]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~33 \
 a_data[34]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~34 \
 a_data[35]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~35 \
 a_data[36]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~36 \
 a_data[37]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~37 \
 a_data[38]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~38 \
 a_data[39]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~39 \
 a_data[40]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~40 \
 a_data[41]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~41 \
 a_data[42]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~42 \
 a_data[43]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~43 \
 a_data[44]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~44 \
 a_data[45]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~45 \
 a_data[46]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~46 \
 a_data[47]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~47 \
 a_data[48]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~48 \
 a_data[49]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~49 \
 a_data[50]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~50 \
 a_data[51]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~51 \
 a_data[52]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~52 \
 a_data[53]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~53 \
 a_data[54]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~54 \
 a_data[55]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~55 \
 a_data[56]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~56 \
 a_data[57]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~57 \
 a_data[58]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~58 \
 a_data[59]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~59 \
 a_data[60]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~60 \
 a_data[61]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~61 \
 a_data[62]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~62 \
 a_data[63]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~63 \
 start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk \
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~6 \
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~6 \
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~63 \
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~63 \
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~63 \
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^done_mat_mul 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~62 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~63 


.subckt matmul_4x4_systolic b_data_in[0]=gnd b_data_in[1]=gnd b_data_in[2]=gnd b_data_in[3]=gnd b_data_in[4]=gnd \
 b_data_in[5]=gnd b_data_in[6]=gnd b_data_in[7]=gnd b_data_in[8]=gnd b_data_in[9]=gnd b_data_in[10]=gnd b_data_in[11]=gnd \
 b_data_in[12]=gnd b_data_in[13]=gnd b_data_in[14]=gnd b_data_in[15]=gnd b_data_in[16]=gnd b_data_in[17]=gnd b_data_in[18]=gnd \
 b_data_in[19]=gnd b_data_in[20]=gnd b_data_in[21]=gnd b_data_in[22]=gnd b_data_in[23]=gnd b_data_in[24]=gnd b_data_in[25]=gnd \
 b_data_in[26]=gnd b_data_in[27]=gnd b_data_in[28]=gnd b_data_in[29]=gnd b_data_in[30]=gnd b_data_in[31]=gnd b_data_in[32]=gnd \
 b_data_in[33]=gnd b_data_in[34]=gnd b_data_in[35]=gnd b_data_in[36]=gnd b_data_in[37]=gnd b_data_in[38]=gnd b_data_in[39]=gnd \
 b_data_in[40]=gnd b_data_in[41]=gnd b_data_in[42]=gnd b_data_in[43]=gnd b_data_in[44]=gnd b_data_in[45]=gnd b_data_in[46]=gnd \
 b_data_in[47]=gnd b_data_in[48]=gnd b_data_in[49]=gnd b_data_in[50]=gnd b_data_in[51]=gnd b_data_in[52]=gnd b_data_in[53]=gnd \
 b_data_in[54]=gnd b_data_in[55]=gnd b_data_in[56]=gnd b_data_in[57]=gnd b_data_in[58]=gnd b_data_in[59]=gnd b_data_in[60]=gnd \
 b_data_in[61]=gnd b_data_in[62]=gnd b_data_in[63]=gnd \
 a_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~63 \
 b_loc[0]=vcc b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=gnd \
 a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd \
 final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc \
 final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd \
 b_data[0]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~0 \
 b_data[1]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~1 \
 b_data[2]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~2 \
 b_data[3]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~3 \
 b_data[4]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~4 \
 b_data[5]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~5 \
 b_data[6]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~6 \
 b_data[7]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~7 \
 b_data[8]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~8 \
 b_data[9]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~9 \
 b_data[10]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~10 \
 b_data[11]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~11 \
 b_data[12]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~12 \
 b_data[13]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~13 \
 b_data[14]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~14 \
 b_data[15]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~15 \
 b_data[16]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~16 \
 b_data[17]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~17 \
 b_data[18]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~18 \
 b_data[19]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~19 \
 b_data[20]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~20 \
 b_data[21]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~21 \
 b_data[22]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~22 \
 b_data[23]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~23 \
 b_data[24]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~24 \
 b_data[25]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~25 \
 b_data[26]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~26 \
 b_data[27]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~27 \
 b_data[28]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~28 \
 b_data[29]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~29 \
 b_data[30]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~30 \
 b_data[31]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~31 \
 b_data[32]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~32 \
 b_data[33]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~33 \
 b_data[34]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~34 \
 b_data[35]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~35 \
 b_data[36]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~36 \
 b_data[37]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~37 \
 b_data[38]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~38 \
 b_data[39]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~39 \
 b_data[40]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~40 \
 b_data[41]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~41 \
 b_data[42]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~42 \
 b_data[43]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~43 \
 b_data[44]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~44 \
 b_data[45]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~45 \
 b_data[46]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~46 \
 b_data[47]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~47 \
 b_data[48]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~48 \
 b_data[49]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~49 \
 b_data[50]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~50 \
 b_data[51]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~51 \
 b_data[52]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~52 \
 b_data[53]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~53 \
 b_data[54]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~54 \
 b_data[55]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~55 \
 b_data[56]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~56 \
 b_data[57]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~57 \
 b_data[58]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~58 \
 b_data[59]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~59 \
 b_data[60]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~60 \
 b_data[61]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~61 \
 b_data[62]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~62 \
 b_data[63]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~63 a_data[0]=gnd a_data[1]=gnd \
 a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd \
 a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd \
 a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd \
 a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd \
 a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd \
 a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd \
 a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd \
 a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd \
 start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk \
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~6 \
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~6 \
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~63 \
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~63 \
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~63 \
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^done_mat_mul 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~62 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~63 


.subckt matmul_4x4_systolic b_data_in[0]=gnd b_data_in[1]=gnd b_data_in[2]=gnd b_data_in[3]=gnd b_data_in[4]=gnd \
 b_data_in[5]=gnd b_data_in[6]=gnd b_data_in[7]=gnd b_data_in[8]=gnd b_data_in[9]=gnd b_data_in[10]=gnd b_data_in[11]=gnd \
 b_data_in[12]=gnd b_data_in[13]=gnd b_data_in[14]=gnd b_data_in[15]=gnd b_data_in[16]=gnd b_data_in[17]=gnd b_data_in[18]=gnd \
 b_data_in[19]=gnd b_data_in[20]=gnd b_data_in[21]=gnd b_data_in[22]=gnd b_data_in[23]=gnd b_data_in[24]=gnd b_data_in[25]=gnd \
 b_data_in[26]=gnd b_data_in[27]=gnd b_data_in[28]=gnd b_data_in[29]=gnd b_data_in[30]=gnd b_data_in[31]=gnd b_data_in[32]=gnd \
 b_data_in[33]=gnd b_data_in[34]=gnd b_data_in[35]=gnd b_data_in[36]=gnd b_data_in[37]=gnd b_data_in[38]=gnd b_data_in[39]=gnd \
 b_data_in[40]=gnd b_data_in[41]=gnd b_data_in[42]=gnd b_data_in[43]=gnd b_data_in[44]=gnd b_data_in[45]=gnd b_data_in[46]=gnd \
 b_data_in[47]=gnd b_data_in[48]=gnd b_data_in[49]=gnd b_data_in[50]=gnd b_data_in[51]=gnd b_data_in[52]=gnd b_data_in[53]=gnd \
 b_data_in[54]=gnd b_data_in[55]=gnd b_data_in[56]=gnd b_data_in[57]=gnd b_data_in[58]=gnd b_data_in[59]=gnd b_data_in[60]=gnd \
 b_data_in[61]=gnd b_data_in[62]=gnd b_data_in[63]=gnd \
 a_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~63 \
 b_loc[0]=gnd b_loc[1]=vcc b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=gnd \
 a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd \
 final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc \
 final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd \
 b_data[0]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~0 \
 b_data[1]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~1 \
 b_data[2]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~2 \
 b_data[3]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~3 \
 b_data[4]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~4 \
 b_data[5]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~5 \
 b_data[6]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~6 \
 b_data[7]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~7 \
 b_data[8]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~8 \
 b_data[9]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~9 \
 b_data[10]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~10 \
 b_data[11]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~11 \
 b_data[12]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~12 \
 b_data[13]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~13 \
 b_data[14]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~14 \
 b_data[15]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~15 \
 b_data[16]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~16 \
 b_data[17]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~17 \
 b_data[18]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~18 \
 b_data[19]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~19 \
 b_data[20]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~20 \
 b_data[21]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~21 \
 b_data[22]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~22 \
 b_data[23]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~23 \
 b_data[24]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~24 \
 b_data[25]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~25 \
 b_data[26]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~26 \
 b_data[27]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~27 \
 b_data[28]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~28 \
 b_data[29]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~29 \
 b_data[30]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~30 \
 b_data[31]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~31 \
 b_data[32]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~32 \
 b_data[33]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~33 \
 b_data[34]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~34 \
 b_data[35]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~35 \
 b_data[36]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~36 \
 b_data[37]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~37 \
 b_data[38]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~38 \
 b_data[39]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~39 \
 b_data[40]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~40 \
 b_data[41]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~41 \
 b_data[42]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~42 \
 b_data[43]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~43 \
 b_data[44]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~44 \
 b_data[45]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~45 \
 b_data[46]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~46 \
 b_data[47]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~47 \
 b_data[48]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~48 \
 b_data[49]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~49 \
 b_data[50]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~50 \
 b_data[51]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~51 \
 b_data[52]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~52 \
 b_data[53]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~53 \
 b_data[54]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~54 \
 b_data[55]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~55 \
 b_data[56]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~56 \
 b_data[57]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~57 \
 b_data[58]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~58 \
 b_data[59]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~59 \
 b_data[60]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~60 \
 b_data[61]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~61 \
 b_data[62]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~62 \
 b_data[63]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~63 a_data[0]=gnd a_data[1]=gnd \
 a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd \
 a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd \
 a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd \
 a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd \
 a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd \
 a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd \
 a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd \
 a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd \
 start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk \
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~6 \
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_addr~6 \
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~63 \
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~63 \
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~63 \
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^done_mat_mul 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~62 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~63 


.subckt matmul_4x4_systolic b_data_in[0]=gnd b_data_in[1]=gnd b_data_in[2]=gnd b_data_in[3]=gnd b_data_in[4]=gnd \
 b_data_in[5]=gnd b_data_in[6]=gnd b_data_in[7]=gnd b_data_in[8]=gnd b_data_in[9]=gnd b_data_in[10]=gnd b_data_in[11]=gnd \
 b_data_in[12]=gnd b_data_in[13]=gnd b_data_in[14]=gnd b_data_in[15]=gnd b_data_in[16]=gnd b_data_in[17]=gnd b_data_in[18]=gnd \
 b_data_in[19]=gnd b_data_in[20]=gnd b_data_in[21]=gnd b_data_in[22]=gnd b_data_in[23]=gnd b_data_in[24]=gnd b_data_in[25]=gnd \
 b_data_in[26]=gnd b_data_in[27]=gnd b_data_in[28]=gnd b_data_in[29]=gnd b_data_in[30]=gnd b_data_in[31]=gnd b_data_in[32]=gnd \
 b_data_in[33]=gnd b_data_in[34]=gnd b_data_in[35]=gnd b_data_in[36]=gnd b_data_in[37]=gnd b_data_in[38]=gnd b_data_in[39]=gnd \
 b_data_in[40]=gnd b_data_in[41]=gnd b_data_in[42]=gnd b_data_in[43]=gnd b_data_in[44]=gnd b_data_in[45]=gnd b_data_in[46]=gnd \
 b_data_in[47]=gnd b_data_in[48]=gnd b_data_in[49]=gnd b_data_in[50]=gnd b_data_in[51]=gnd b_data_in[52]=gnd b_data_in[53]=gnd \
 b_data_in[54]=gnd b_data_in[55]=gnd b_data_in[56]=gnd b_data_in[57]=gnd b_data_in[58]=gnd b_data_in[59]=gnd b_data_in[60]=gnd \
 b_data_in[61]=gnd b_data_in[62]=gnd b_data_in[63]=gnd \
 a_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~63 \
 b_loc[0]=vcc b_loc[1]=vcc b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=gnd \
 a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd \
 final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc \
 final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd \
 b_data[0]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~0 \
 b_data[1]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~1 \
 b_data[2]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~2 \
 b_data[3]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~3 \
 b_data[4]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~4 \
 b_data[5]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~5 \
 b_data[6]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~6 \
 b_data[7]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~7 \
 b_data[8]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~8 \
 b_data[9]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~9 \
 b_data[10]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~10 \
 b_data[11]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~11 \
 b_data[12]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~12 \
 b_data[13]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~13 \
 b_data[14]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~14 \
 b_data[15]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~15 \
 b_data[16]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~16 \
 b_data[17]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~17 \
 b_data[18]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~18 \
 b_data[19]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~19 \
 b_data[20]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~20 \
 b_data[21]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~21 \
 b_data[22]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~22 \
 b_data[23]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~23 \
 b_data[24]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~24 \
 b_data[25]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~25 \
 b_data[26]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~26 \
 b_data[27]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~27 \
 b_data[28]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~28 \
 b_data[29]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~29 \
 b_data[30]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~30 \
 b_data[31]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~31 \
 b_data[32]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~32 \
 b_data[33]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~33 \
 b_data[34]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~34 \
 b_data[35]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~35 \
 b_data[36]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~36 \
 b_data[37]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~37 \
 b_data[38]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~38 \
 b_data[39]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~39 \
 b_data[40]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~40 \
 b_data[41]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~41 \
 b_data[42]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~42 \
 b_data[43]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~43 \
 b_data[44]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~44 \
 b_data[45]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~45 \
 b_data[46]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~46 \
 b_data[47]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~47 \
 b_data[48]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~48 \
 b_data[49]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~49 \
 b_data[50]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~50 \
 b_data[51]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~51 \
 b_data[52]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~52 \
 b_data[53]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~53 \
 b_data[54]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~54 \
 b_data[55]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~55 \
 b_data[56]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~56 \
 b_data[57]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~57 \
 b_data[58]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~58 \
 b_data[59]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~59 \
 b_data[60]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~60 \
 b_data[61]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~61 \
 b_data[62]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~62 \
 b_data[63]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~63 a_data[0]=gnd a_data[1]=gnd \
 a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd \
 a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd \
 a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd \
 a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd \
 a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd \
 a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd \
 a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd \
 a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd \
 start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk \
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_addr~6 \
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_addr~6 \
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~63 \
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^a_data_out~63 \
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_data~63 \
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^done_mat_mul 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~62 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 \
 addr[0]=matrix_multiplication^c_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~63 


.subckt matmul_4x4_systolic \
 b_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_data_out~63 \
 a_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~63 \
 b_loc[0]=vcc b_loc[1]=vcc b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=vcc \
 a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd \
 final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc \
 final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd \
 b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd \
 b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd \
 b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd \
 b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd \
 b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd \
 b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd \
 b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd \
 b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd \
 a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd \
 a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd \
 a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd \
 a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd \
 a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd \
 a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd \
 a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd \
 a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul \
 reset=matrix_multiplication^reset clk=matrix_multiplication^clk \
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_addr~6 \
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_addr~6 \
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~63 \
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^a_data_out~63 \
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_data~63 \
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^done_mat_mul 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~62 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 \
 addr[0]=matrix_multiplication^c_addr_muxed_13_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_13_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_13_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_13_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_13_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_13_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_13_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~63 


.subckt matmul_4x4_systolic \
 b_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^b_data_out~63 \
 a_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~63 \
 b_loc[0]=vcc b_loc[1]=vcc b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=gnd \
 a_loc[1]=vcc a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd \
 final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc \
 final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd \
 b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd \
 b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd \
 b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd \
 b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd \
 b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd \
 b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd \
 b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd \
 b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd \
 a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd \
 a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd \
 a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd \
 a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd \
 a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd \
 a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd \
 a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd \
 a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul \
 reset=matrix_multiplication^reset clk=matrix_multiplication^clk \
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_addr~6 \
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_addr~6 \
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~63 \
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^a_data_out~63 \
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_data~63 \
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^done_mat_mul 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~62 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 \
 addr[0]=matrix_multiplication^c_addr_muxed_23_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_23_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_23_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_23_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_23_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_23_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~63 


.subckt matmul_4x4_systolic \
 b_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^b_data_out~63 \
 a_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~63 \
 b_loc[0]=vcc b_loc[1]=vcc b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=vcc \
 a_loc[1]=vcc a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd \
 final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc \
 final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd \
 b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd \
 b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd \
 b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd \
 b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd \
 b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd \
 b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd \
 b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd \
 b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd \
 a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd \
 a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd \
 a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd \
 a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd \
 a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd \
 a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd \
 a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd \
 a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul \
 reset=matrix_multiplication^reset clk=matrix_multiplication^clk \
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_addr~6 \
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_addr~6 \
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^b_data_out~63 \
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^a_data_out~63 \
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_data~63 \
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^done_mat_mul 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~62 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 \
 addr[0]=matrix_multiplication^c_addr_muxed_33_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_33_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_33_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_33_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_33_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_33_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~63 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~63 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~63 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~0 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~1 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~2 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~3 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~4 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~5 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~6 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~7 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~8 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~9 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~10 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~11 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~12 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~13 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~14 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~15 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~16 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~17 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~18 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~19 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~20 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~21 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~22 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~23 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~24 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~25 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~26 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~27 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~28 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~29 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~30 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~31 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~32 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~33 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~34 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~35 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~36 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~37 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~38 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~39 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~40 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~41 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~42 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~43 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~44 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~45 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~46 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~47 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~48 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~49 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~50 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~51 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~52 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~53 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~54 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~55 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~56 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~57 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~58 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~59 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~60 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~61 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~62 \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~62 


.subckt matmul_4x4_systolic \
 b_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~63 \
 a_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~63 \
 b_loc[0]=gnd b_loc[1]=vcc b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=vcc \
 a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd \
 final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc \
 final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd \
 b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd \
 b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd \
 b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd \
 b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd \
 b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd \
 b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd \
 b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd \
 b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd \
 a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd \
 a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd \
 a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd \
 a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd \
 a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd \
 a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd \
 a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd \
 a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul \
 reset=matrix_multiplication^reset clk=matrix_multiplication^clk \
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_addr~6 \
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_addr~6 \
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~63 \
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~63 \
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~63 \
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^done_mat_mul 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~62 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~63 


.subckt matmul_4x4_systolic \
 b_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~63 \
 a_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~63 \
 b_loc[0]=gnd b_loc[1]=vcc b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=gnd \
 a_loc[1]=vcc a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd \
 final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc \
 final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd \
 b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd \
 b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd \
 b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd \
 b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd \
 b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd \
 b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd \
 b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd \
 b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd \
 a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd \
 a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd \
 a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd \
 a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd \
 a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd \
 a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd \
 a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd \
 a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul \
 reset=matrix_multiplication^reset clk=matrix_multiplication^clk \
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_addr~6 \
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_addr~6 \
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~63 \
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~63 \
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~63 \
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^done_mat_mul 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~62 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~63 


.subckt matmul_4x4_systolic \
 b_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~63 \
 a_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~63 \
 b_loc[0]=gnd b_loc[1]=vcc b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=vcc \
 a_loc[1]=vcc a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd \
 final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc \
 final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd \
 b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd \
 b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd \
 b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd \
 b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd \
 b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd \
 b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd \
 b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd \
 b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd \
 a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd \
 a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd \
 a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd \
 a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd \
 a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd \
 a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd \
 a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd \
 a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul \
 reset=matrix_multiplication^reset clk=matrix_multiplication^clk \
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_addr~6 \
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_addr~6 \
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^b_data_out~63 \
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^a_data_out~63 \
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_data~63 \
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^done_mat_mul 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~62 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 \
 addr[0]=matrix_multiplication^c_addr_muxed_32_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_32_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_32_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_32_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_32_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_32_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_32_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~63 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~63 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~63 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~0 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~1 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~2 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~3 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~4 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~5 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~6 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~7 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~8 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~9 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~10 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~11 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~12 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~13 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~14 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~15 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~16 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~17 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~18 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~19 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~20 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~21 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~22 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~23 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~24 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~25 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~26 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~27 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~28 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~29 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~30 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~31 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~32 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~33 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~34 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~35 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~36 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~37 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~38 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~39 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~40 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~41 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~42 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~43 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~44 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~45 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~46 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~47 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~48 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~49 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~50 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~51 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~52 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~53 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~54 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~55 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~56 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~57 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~58 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~59 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~60 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~61 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~62 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~62 


.subckt matmul_4x4_systolic \
 b_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~63 \
 a_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~63 \
 b_loc[0]=vcc b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=vcc \
 a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd \
 final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc \
 final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd \
 b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd \
 b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd \
 b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd \
 b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd \
 b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd \
 b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd \
 b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd \
 b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd \
 a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd \
 a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd \
 a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd \
 a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd \
 a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd \
 a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd \
 a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd \
 a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul \
 reset=matrix_multiplication^reset clk=matrix_multiplication^clk \
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~6 \
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~6 \
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~63 \
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~63 \
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~63 \
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^done_mat_mul 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~62 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~63 


.subckt matmul_4x4_systolic \
 b_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~63 \
 a_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~63 \
 b_loc[0]=vcc b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=gnd \
 a_loc[1]=vcc a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd \
 final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc \
 final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd \
 b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd \
 b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd \
 b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd \
 b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd \
 b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd \
 b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd \
 b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd \
 b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd \
 a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd \
 a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd \
 a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd \
 a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd \
 a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd \
 a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd \
 a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd \
 a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul \
 reset=matrix_multiplication^reset clk=matrix_multiplication^clk \
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_addr~6 \
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_addr~6 \
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~63 \
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~63 \
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~63 \
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^done_mat_mul 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~62 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~63 


.subckt matmul_4x4_systolic \
 b_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~63 \
 a_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~63 \
 b_loc[0]=vcc b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=vcc \
 a_loc[1]=vcc a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd \
 final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc \
 final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd \
 b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd \
 b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd \
 b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd \
 b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd \
 b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd \
 b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd \
 b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd \
 b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd \
 a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd \
 a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd \
 a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd \
 a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd \
 a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd \
 a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd \
 a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd \
 a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul \
 reset=matrix_multiplication^reset clk=matrix_multiplication^clk \
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_addr~6 \
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_addr~6 \
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^b_data_out~63 \
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^a_data_out~63 \
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_data~63 \
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^done_mat_mul 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~62 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 \
 addr[0]=matrix_multiplication^c_addr_muxed_31_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_31_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_31_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_31_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_31_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_31_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_31_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~63 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~63 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~63 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~0 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~1 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~2 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~3 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~4 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~5 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~6 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~7 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~8 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~9 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~10 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~11 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~12 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~13 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~14 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~15 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~16 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~17 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~18 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~19 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~20 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~21 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~22 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~23 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~24 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~25 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~26 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~27 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~28 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~29 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~30 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~31 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~32 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~33 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~34 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~35 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~36 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~37 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~38 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~39 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~40 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~41 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~42 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~43 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~44 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~45 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~46 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~47 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~48 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~49 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~50 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~51 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~52 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~53 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~54 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~55 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~56 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~57 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~58 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~59 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~60 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~61 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~62 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~62 


.subckt matmul_4x4_systolic \
 b_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~63 \
 a_data_in[0]=gnd a_data_in[1]=gnd a_data_in[2]=gnd a_data_in[3]=gnd a_data_in[4]=gnd a_data_in[5]=gnd a_data_in[6]=gnd \
 a_data_in[7]=gnd a_data_in[8]=gnd a_data_in[9]=gnd a_data_in[10]=gnd a_data_in[11]=gnd a_data_in[12]=gnd a_data_in[13]=gnd \
 a_data_in[14]=gnd a_data_in[15]=gnd a_data_in[16]=gnd a_data_in[17]=gnd a_data_in[18]=gnd a_data_in[19]=gnd a_data_in[20]=gnd \
 a_data_in[21]=gnd a_data_in[22]=gnd a_data_in[23]=gnd a_data_in[24]=gnd a_data_in[25]=gnd a_data_in[26]=gnd a_data_in[27]=gnd \
 a_data_in[28]=gnd a_data_in[29]=gnd a_data_in[30]=gnd a_data_in[31]=gnd a_data_in[32]=gnd a_data_in[33]=gnd a_data_in[34]=gnd \
 a_data_in[35]=gnd a_data_in[36]=gnd a_data_in[37]=gnd a_data_in[38]=gnd a_data_in[39]=gnd a_data_in[40]=gnd a_data_in[41]=gnd \
 a_data_in[42]=gnd a_data_in[43]=gnd a_data_in[44]=gnd a_data_in[45]=gnd a_data_in[46]=gnd a_data_in[47]=gnd a_data_in[48]=gnd \
 a_data_in[49]=gnd a_data_in[50]=gnd a_data_in[51]=gnd a_data_in[52]=gnd a_data_in[53]=gnd a_data_in[54]=gnd a_data_in[55]=gnd \
 a_data_in[56]=gnd a_data_in[57]=gnd a_data_in[58]=gnd a_data_in[59]=gnd a_data_in[60]=gnd a_data_in[61]=gnd a_data_in[62]=gnd \
 a_data_in[63]=gnd b_loc[0]=gnd b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd \
 a_loc[0]=vcc a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd \
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=gnd \
 final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd \
 b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd \
 b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd \
 b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd \
 b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd \
 b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd \
 b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd \
 b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd \
 b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd \
 a_data[0]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~0 \
 a_data[1]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~1 \
 a_data[2]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~2 \
 a_data[3]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~3 \
 a_data[4]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~4 \
 a_data[5]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~5 \
 a_data[6]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~6 \
 a_data[7]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~7 \
 a_data[8]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~8 \
 a_data[9]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~9 \
 a_data[10]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~10 \
 a_data[11]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~11 \
 a_data[12]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~12 \
 a_data[13]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~13 \
 a_data[14]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~14 \
 a_data[15]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~15 \
 a_data[16]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~16 \
 a_data[17]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~17 \
 a_data[18]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~18 \
 a_data[19]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~19 \
 a_data[20]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~20 \
 a_data[21]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~21 \
 a_data[22]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~22 \
 a_data[23]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~23 \
 a_data[24]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~24 \
 a_data[25]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~25 \
 a_data[26]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~26 \
 a_data[27]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~27 \
 a_data[28]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~28 \
 a_data[29]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~29 \
 a_data[30]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~30 \
 a_data[31]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~31 \
 a_data[32]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~32 \
 a_data[33]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~33 \
 a_data[34]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~34 \
 a_data[35]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~35 \
 a_data[36]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~36 \
 a_data[37]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~37 \
 a_data[38]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~38 \
 a_data[39]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~39 \
 a_data[40]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~40 \
 a_data[41]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~41 \
 a_data[42]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~42 \
 a_data[43]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~43 \
 a_data[44]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~44 \
 a_data[45]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~45 \
 a_data[46]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~46 \
 a_data[47]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~47 \
 a_data[48]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~48 \
 a_data[49]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~49 \
 a_data[50]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~50 \
 a_data[51]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~51 \
 a_data[52]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~52 \
 a_data[53]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~53 \
 a_data[54]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~54 \
 a_data[55]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~55 \
 a_data[56]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~56 \
 a_data[57]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~57 \
 a_data[58]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~58 \
 a_data[59]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~59 \
 a_data[60]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~60 \
 a_data[61]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~61 \
 a_data[62]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~62 \
 a_data[63]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~63 \
 start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk \
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~6 \
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~6 \
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~63 \
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~63 \
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~63 \
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^done_mat_mul 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~62 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~63 


.subckt matmul_4x4_systolic \
 b_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~63 \
 a_data_in[0]=gnd a_data_in[1]=gnd a_data_in[2]=gnd a_data_in[3]=gnd a_data_in[4]=gnd a_data_in[5]=gnd a_data_in[6]=gnd \
 a_data_in[7]=gnd a_data_in[8]=gnd a_data_in[9]=gnd a_data_in[10]=gnd a_data_in[11]=gnd a_data_in[12]=gnd a_data_in[13]=gnd \
 a_data_in[14]=gnd a_data_in[15]=gnd a_data_in[16]=gnd a_data_in[17]=gnd a_data_in[18]=gnd a_data_in[19]=gnd a_data_in[20]=gnd \
 a_data_in[21]=gnd a_data_in[22]=gnd a_data_in[23]=gnd a_data_in[24]=gnd a_data_in[25]=gnd a_data_in[26]=gnd a_data_in[27]=gnd \
 a_data_in[28]=gnd a_data_in[29]=gnd a_data_in[30]=gnd a_data_in[31]=gnd a_data_in[32]=gnd a_data_in[33]=gnd a_data_in[34]=gnd \
 a_data_in[35]=gnd a_data_in[36]=gnd a_data_in[37]=gnd a_data_in[38]=gnd a_data_in[39]=gnd a_data_in[40]=gnd a_data_in[41]=gnd \
 a_data_in[42]=gnd a_data_in[43]=gnd a_data_in[44]=gnd a_data_in[45]=gnd a_data_in[46]=gnd a_data_in[47]=gnd a_data_in[48]=gnd \
 a_data_in[49]=gnd a_data_in[50]=gnd a_data_in[51]=gnd a_data_in[52]=gnd a_data_in[53]=gnd a_data_in[54]=gnd a_data_in[55]=gnd \
 a_data_in[56]=gnd a_data_in[57]=gnd a_data_in[58]=gnd a_data_in[59]=gnd a_data_in[60]=gnd a_data_in[61]=gnd a_data_in[62]=gnd \
 a_data_in[63]=gnd b_loc[0]=gnd b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd \
 a_loc[0]=gnd a_loc[1]=vcc a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd \
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=gnd \
 final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd \
 b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd \
 b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd \
 b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd \
 b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd \
 b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd \
 b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd \
 b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd \
 b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd \
 a_data[0]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~0 \
 a_data[1]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~1 \
 a_data[2]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~2 \
 a_data[3]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~3 \
 a_data[4]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~4 \
 a_data[5]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~5 \
 a_data[6]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~6 \
 a_data[7]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~7 \
 a_data[8]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~8 \
 a_data[9]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~9 \
 a_data[10]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~10 \
 a_data[11]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~11 \
 a_data[12]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~12 \
 a_data[13]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~13 \
 a_data[14]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~14 \
 a_data[15]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~15 \
 a_data[16]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~16 \
 a_data[17]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~17 \
 a_data[18]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~18 \
 a_data[19]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~19 \
 a_data[20]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~20 \
 a_data[21]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~21 \
 a_data[22]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~22 \
 a_data[23]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~23 \
 a_data[24]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~24 \
 a_data[25]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~25 \
 a_data[26]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~26 \
 a_data[27]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~27 \
 a_data[28]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~28 \
 a_data[29]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~29 \
 a_data[30]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~30 \
 a_data[31]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~31 \
 a_data[32]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~32 \
 a_data[33]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~33 \
 a_data[34]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~34 \
 a_data[35]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~35 \
 a_data[36]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~36 \
 a_data[37]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~37 \
 a_data[38]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~38 \
 a_data[39]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~39 \
 a_data[40]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~40 \
 a_data[41]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~41 \
 a_data[42]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~42 \
 a_data[43]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~43 \
 a_data[44]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~44 \
 a_data[45]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~45 \
 a_data[46]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~46 \
 a_data[47]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~47 \
 a_data[48]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~48 \
 a_data[49]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~49 \
 a_data[50]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~50 \
 a_data[51]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~51 \
 a_data[52]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~52 \
 a_data[53]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~53 \
 a_data[54]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~54 \
 a_data[55]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~55 \
 a_data[56]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~56 \
 a_data[57]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~57 \
 a_data[58]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~58 \
 a_data[59]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~59 \
 a_data[60]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~60 \
 a_data[61]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~61 \
 a_data[62]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~62 \
 a_data[63]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~63 \
 start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk \
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_addr~6 \
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~6 \
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~63 \
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~63 \
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~63 \
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^done_mat_mul 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~62 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~63 


.subckt matmul_4x4_systolic \
 b_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~63 \
 a_data_in[0]=gnd a_data_in[1]=gnd a_data_in[2]=gnd a_data_in[3]=gnd a_data_in[4]=gnd a_data_in[5]=gnd a_data_in[6]=gnd \
 a_data_in[7]=gnd a_data_in[8]=gnd a_data_in[9]=gnd a_data_in[10]=gnd a_data_in[11]=gnd a_data_in[12]=gnd a_data_in[13]=gnd \
 a_data_in[14]=gnd a_data_in[15]=gnd a_data_in[16]=gnd a_data_in[17]=gnd a_data_in[18]=gnd a_data_in[19]=gnd a_data_in[20]=gnd \
 a_data_in[21]=gnd a_data_in[22]=gnd a_data_in[23]=gnd a_data_in[24]=gnd a_data_in[25]=gnd a_data_in[26]=gnd a_data_in[27]=gnd \
 a_data_in[28]=gnd a_data_in[29]=gnd a_data_in[30]=gnd a_data_in[31]=gnd a_data_in[32]=gnd a_data_in[33]=gnd a_data_in[34]=gnd \
 a_data_in[35]=gnd a_data_in[36]=gnd a_data_in[37]=gnd a_data_in[38]=gnd a_data_in[39]=gnd a_data_in[40]=gnd a_data_in[41]=gnd \
 a_data_in[42]=gnd a_data_in[43]=gnd a_data_in[44]=gnd a_data_in[45]=gnd a_data_in[46]=gnd a_data_in[47]=gnd a_data_in[48]=gnd \
 a_data_in[49]=gnd a_data_in[50]=gnd a_data_in[51]=gnd a_data_in[52]=gnd a_data_in[53]=gnd a_data_in[54]=gnd a_data_in[55]=gnd \
 a_data_in[56]=gnd a_data_in[57]=gnd a_data_in[58]=gnd a_data_in[59]=gnd a_data_in[60]=gnd a_data_in[61]=gnd a_data_in[62]=gnd \
 a_data_in[63]=gnd b_loc[0]=gnd b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd \
 a_loc[0]=vcc a_loc[1]=vcc a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd \
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=gnd \
 final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd \
 b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd \
 b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd \
 b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd \
 b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd \
 b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd \
 b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd \
 b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd \
 b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd \
 a_data[0]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~0 \
 a_data[1]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~1 \
 a_data[2]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~2 \
 a_data[3]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~3 \
 a_data[4]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~4 \
 a_data[5]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~5 \
 a_data[6]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~6 \
 a_data[7]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~7 \
 a_data[8]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~8 \
 a_data[9]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~9 \
 a_data[10]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~10 \
 a_data[11]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~11 \
 a_data[12]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~12 \
 a_data[13]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~13 \
 a_data[14]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~14 \
 a_data[15]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~15 \
 a_data[16]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~16 \
 a_data[17]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~17 \
 a_data[18]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~18 \
 a_data[19]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~19 \
 a_data[20]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~20 \
 a_data[21]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~21 \
 a_data[22]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~22 \
 a_data[23]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~23 \
 a_data[24]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~24 \
 a_data[25]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~25 \
 a_data[26]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~26 \
 a_data[27]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~27 \
 a_data[28]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~28 \
 a_data[29]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~29 \
 a_data[30]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~30 \
 a_data[31]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~31 \
 a_data[32]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~32 \
 a_data[33]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~33 \
 a_data[34]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~34 \
 a_data[35]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~35 \
 a_data[36]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~36 \
 a_data[37]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~37 \
 a_data[38]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~38 \
 a_data[39]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~39 \
 a_data[40]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~40 \
 a_data[41]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~41 \
 a_data[42]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~42 \
 a_data[43]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~43 \
 a_data[44]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~44 \
 a_data[45]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~45 \
 a_data[46]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~46 \
 a_data[47]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~47 \
 a_data[48]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~48 \
 a_data[49]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~49 \
 a_data[50]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~50 \
 a_data[51]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~51 \
 a_data[52]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~52 \
 a_data[53]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~53 \
 a_data[54]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~54 \
 a_data[55]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~55 \
 a_data[56]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~56 \
 a_data[57]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~57 \
 a_data[58]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~58 \
 a_data[59]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~59 \
 a_data[60]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~60 \
 a_data[61]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~61 \
 a_data[62]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~62 \
 a_data[63]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~63 \
 start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk \
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_addr~6 \
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_addr~6 \
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^b_data_out~63 \
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_data_out~63 \
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_data~63 \
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^done_mat_mul 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~62 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 \
 addr[0]=matrix_multiplication^c_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~63 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~63 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~63 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~0 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~1 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~2 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~3 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~4 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~5 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~6 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~7 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~8 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~9 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~10 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~11 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~12 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~13 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~14 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~15 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~16 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~17 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~18 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~19 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~20 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~21 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~22 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~23 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~24 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~25 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~26 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~27 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~28 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~29 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~30 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~31 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~32 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~33 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~34 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~35 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~36 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~37 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~38 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~39 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~40 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~41 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~42 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~43 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~44 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~45 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~46 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~47 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~48 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~49 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~50 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~51 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~52 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~53 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~54 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~55 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~56 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~57 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~58 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~59 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~60 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~61 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~62 \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~62 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~63 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~63 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~0 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~1 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~2 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~3 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~4 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~5 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~6 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~7 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~8 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~9 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~10 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~11 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~12 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~13 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~14 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~15 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~16 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~17 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~18 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~19 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~20 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~21 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~22 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~23 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~24 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~25 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~26 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~27 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~28 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~29 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~30 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~31 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~32 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~33 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~34 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~35 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~36 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~37 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~38 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~39 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~40 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~41 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~42 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~43 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~44 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~45 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~46 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~47 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~48 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~49 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~50 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~51 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~52 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~53 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~54 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~55 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~56 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~57 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~58 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~59 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~60 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~61 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~62 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~62 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~63 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~63 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~0 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~1 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~2 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~3 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~4 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~5 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~6 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~7 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~8 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~9 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~10 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~11 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~12 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~13 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~14 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~15 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~16 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~17 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~18 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~19 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~20 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~21 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~22 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~23 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~24 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~25 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~26 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~27 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~28 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~29 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~30 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~31 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~32 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~33 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~34 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~35 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~36 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~37 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~38 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~39 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~40 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~41 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~42 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~43 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~44 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~45 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~46 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~47 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~48 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~49 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~50 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~51 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~52 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~53 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~54 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~55 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~56 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~57 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~58 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~59 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~60 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~61 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~62 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~62 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~63 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~63 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~0 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~1 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~2 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~3 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~4 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~5 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~6 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~7 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~8 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~9 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~10 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~11 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~12 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~13 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~14 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~15 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~16 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~17 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~18 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~19 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~20 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~21 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~22 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~23 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~24 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~25 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~26 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~27 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~28 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~29 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~30 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~31 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~32 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~33 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~34 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~35 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~36 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~37 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~38 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~39 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~40 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~41 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~42 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~43 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~44 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~45 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~46 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~47 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~48 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~49 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~50 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~51 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~52 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~53 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~54 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~55 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~56 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~57 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~58 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~59 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~60 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~61 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~62 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~62 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~63 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~63 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~0 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~1 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~2 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~3 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~4 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~5 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~6 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~7 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~8 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~9 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~10 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~11 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~12 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~13 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~14 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~15 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~16 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~17 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~18 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~19 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~20 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~21 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~22 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~23 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~24 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~25 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~26 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~27 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~28 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~29 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~30 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~31 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~32 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~33 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~34 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~35 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~36 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~37 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~38 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~39 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~40 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~41 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~42 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~43 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~44 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~45 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~46 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~47 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~48 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~49 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~50 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~51 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~52 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~53 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~54 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~55 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~56 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~57 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~58 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~59 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~60 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~61 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~62 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~62 




.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~0 n8446 n8444 n8445 \
 matrix_multiplication^data_from_out_mat~0 
00111 0 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~0 n8444 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~0 n8445 
0000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~0 n8446 
000000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~1 n8450 n8448 n8449 \
 matrix_multiplication^data_from_out_mat~1 
00111 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~1 n8448 
000000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~1 n8449 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~1 n8450 
0000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~2 n8452 n8453 \
 matrix_multiplication^data_from_out_mat~2 
000011 0 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~2 n8452 
000000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~2 n8453 
000000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~3 n8455 n8456 \
 matrix_multiplication^data_from_out_mat~3 
000011 0 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~3 n8455 
000000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~3 n8456 
000000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~4 n8460 n8458 n8459 \
 matrix_multiplication^data_from_out_mat~4 
00111 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~4 n8458 
000000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~4 n8459 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~4 n8460 
0000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~5 n8464 n8462 n8463 \
 matrix_multiplication^data_from_out_mat~5 
00111 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~5 n8462 
000000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~5 n8463 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~5 n8464 
0000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~6 n8466 n8467 \
 matrix_multiplication^data_from_out_mat~6 
000011 0 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~6 n8466 
000000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~6 n8467 
000000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~7 n8471 n8469 n8470 \
 matrix_multiplication^data_from_out_mat~7 
00111 0 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~7 n8469 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~7 n8470 
0000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~7 n8471 
000000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~8 n8475 n8473 n8474 \
 matrix_multiplication^data_from_out_mat~8 
00111 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~8 n8473 
000000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~8 n8474 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~8 n8475 
0000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~9 n8477 n8478 \
 matrix_multiplication^data_from_out_mat~9 
000011 0 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~9 n8477 
000000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~9 n8478 
000000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~10 n8480 n8481 \
 matrix_multiplication^data_from_out_mat~10 
000011 0 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~10 n8480 
000000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~10 n8481 
000000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~11 n8485 n8483 n8484 \
 matrix_multiplication^data_from_out_mat~11 
00111 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~11 n8483 
000000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~11 n8484 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~11 n8485 
0000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~12 n8487 n8488 \
 matrix_multiplication^data_from_out_mat~12 
000011 0 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~12 n8487 
000000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~12 n8488 
000000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~13 n8492 n8490 n8491 \
 matrix_multiplication^data_from_out_mat~13 
00111 0 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~13 n8490 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~13 n8491 
0000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~13 n8492 
000000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~14 n8496 n8494 n8495 \
 matrix_multiplication^data_from_out_mat~14 
00111 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~14 n8494 
000000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~14 n8495 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~14 n8496 
0000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~15 n8500 n8498 n8499 \
 matrix_multiplication^data_from_out_mat~15 
00111 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~15 n8498 
000000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~15 n8499 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~15 n8500 
0000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~16 n8504 n8502 n8503 \
 matrix_multiplication^data_from_out_mat~16 
00111 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~16 n8502 
000000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~16 n8503 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~16 n8504 
0000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~17 n8508 n8506 n8507 \
 matrix_multiplication^data_from_out_mat~17 
00111 0 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~17 n8506 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~17 n8507 
0000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~17 n8508 
000000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~18 n8512 n8510 n8511 \
 matrix_multiplication^data_from_out_mat~18 
00111 0 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~18 n8510 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~18 n8511 
0000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~18 n8512 
000000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~19 n8516 n8514 n8515 \
 matrix_multiplication^data_from_out_mat~19 
00111 0 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~19 n8514 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~19 n8515 
0000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~19 n8516 
000000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~20 n8520 n8518 n8519 \
 matrix_multiplication^data_from_out_mat~20 
00111 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~20 n8518 
000000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~20 n8519 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~20 n8520 
0000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~21 n8522 n8523 \
 matrix_multiplication^data_from_out_mat~21 
000011 0 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~21 n8522 
000000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~21 n8523 
000000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~22 n8525 n8526 \
 matrix_multiplication^data_from_out_mat~22 
000011 0 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~22 n8525 
000000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~22 n8526 
000000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~23 n8528 n8529 \
 matrix_multiplication^data_from_out_mat~23 
000011 0 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~23 n8528 
000000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~23 n8529 
000000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~24 n8533 n8531 n8532 \
 matrix_multiplication^data_from_out_mat~24 
00111 0 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~24 n8531 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~24 n8532 
0000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~24 n8533 
000000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~25 n8537 n8535 n8536 \
 matrix_multiplication^data_from_out_mat~25 
00111 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~25 n8535 
000000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~25 n8536 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~25 n8537 
0000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~26 n8539 n8540 \
 matrix_multiplication^data_from_out_mat~26 
000011 0 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~26 n8539 
000000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~26 n8540 
000000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~27 n8542 n8543 \
 matrix_multiplication^data_from_out_mat~27 
000011 0 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~27 n8542 
000000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~27 n8543 
000000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~28 n8547 n8545 n8546 \
 matrix_multiplication^data_from_out_mat~28 
00111 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~28 n8545 
000000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~28 n8546 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~28 n8547 
0000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~29 n8549 n8550 \
 matrix_multiplication^data_from_out_mat~29 
000011 0 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~29 n8549 
000000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~29 n8550 
000000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~30 n8554 n8552 n8553 \
 matrix_multiplication^data_from_out_mat~30 
00111 0 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~30 n8552 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~30 n8553 
0000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~30 n8554 
000000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~31 n8558 n8556 n8557 \
 matrix_multiplication^data_from_out_mat~31 
00111 0 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~31 n8556 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~31 n8557 
0000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~31 n8558 
000000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~32 n8560 n8561 \
 matrix_multiplication^data_from_out_mat~32 
000011 0 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~32 n8560 
000000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~32 n8561 
000000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~33 n8565 n8563 n8564 \
 matrix_multiplication^data_from_out_mat~33 
00111 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~33 n8563 
000000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~33 n8564 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~33 n8565 
0000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~34 n8569 n8567 n8568 \
 matrix_multiplication^data_from_out_mat~34 
00111 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~34 n8567 
000000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~34 n8568 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~34 n8569 
0000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~35 n8571 n8572 \
 matrix_multiplication^data_from_out_mat~35 
000011 0 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~35 n8571 
000000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~35 n8572 
000000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~36 n8574 n8575 \
 matrix_multiplication^data_from_out_mat~36 
000011 0 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~36 n8574 
000000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~36 n8575 
000000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~37 n8577 n8578 \
 matrix_multiplication^data_from_out_mat~37 
000011 0 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~37 n8577 
000000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~37 n8578 
000000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~38 n8580 n8581 \
 matrix_multiplication^data_from_out_mat~38 
000011 0 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~38 n8580 
000000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~38 n8581 
000000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~39 n8585 n8583 n8584 \
 matrix_multiplication^data_from_out_mat~39 
00111 0 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~39 n8583 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~39 n8584 
0000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~39 n8585 
000000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~40 n8589 n8587 n8588 \
 matrix_multiplication^data_from_out_mat~40 
00111 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~40 n8587 
000000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~40 n8588 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~40 n8589 
0000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~41 n8591 n8592 \
 matrix_multiplication^data_from_out_mat~41 
000011 0 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~41 n8591 
000000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~41 n8592 
000000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~42 n8594 n8595 \
 matrix_multiplication^data_from_out_mat~42 
000011 0 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~42 n8594 
000000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~42 n8595 
000000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~43 n8599 n8597 n8598 \
 matrix_multiplication^data_from_out_mat~43 
00111 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~43 n8597 
000000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~43 n8598 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~43 n8599 
0000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~44 n8601 n8602 \
 matrix_multiplication^data_from_out_mat~44 
000011 0 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~44 n8601 
000000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~44 n8602 
000000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~45 n8606 n8604 n8605 \
 matrix_multiplication^data_from_out_mat~45 
00111 0 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~45 n8604 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~45 n8605 
0000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~45 n8606 
000000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~46 n8610 n8608 n8609 \
 matrix_multiplication^data_from_out_mat~46 
00111 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~46 n8608 
000000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~46 n8609 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~46 n8610 
0000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~47 n8614 n8612 n8613 \
 matrix_multiplication^data_from_out_mat~47 
00111 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~47 n8612 
000000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~47 n8613 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~47 n8614 
0000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~48 n8618 n8616 n8617 \
 matrix_multiplication^data_from_out_mat~48 
00111 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~48 n8616 
000000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~48 n8617 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~48 n8618 
0000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~49 n8622 n8620 n8621 \
 matrix_multiplication^data_from_out_mat~49 
00111 0 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~49 n8620 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~49 n8621 
0000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~49 n8622 
000000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~50 n8626 n8624 n8625 \
 matrix_multiplication^data_from_out_mat~50 
00111 0 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~50 n8624 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~50 n8625 
0000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~50 n8626 
000000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~51 n8630 n8628 n8629 \
 matrix_multiplication^data_from_out_mat~51 
00111 0 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~51 n8628 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~51 n8629 
0000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~51 n8630 
000000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~52 n8634 n8632 n8633 \
 matrix_multiplication^data_from_out_mat~52 
00111 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~52 n8632 
000000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~52 n8633 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~52 n8634 
0000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~53 n8636 n8637 \
 matrix_multiplication^data_from_out_mat~53 
000011 0 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~53 n8636 
000000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~53 n8637 
000000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~54 n8639 n8640 \
 matrix_multiplication^data_from_out_mat~54 
000011 0 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~54 n8639 
000000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~54 n8640 
000000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~55 n8642 n8643 \
 matrix_multiplication^data_from_out_mat~55 
000011 0 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~55 n8642 
000000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~55 n8643 
000000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~56 n8647 n8645 n8646 \
 matrix_multiplication^data_from_out_mat~56 
00111 0 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~56 n8645 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~56 n8646 
0000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~56 n8647 
000000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~57 n8651 n8649 n8650 \
 matrix_multiplication^data_from_out_mat~57 
00111 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~57 n8649 
000000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~57 n8650 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~57 n8651 
0000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~58 n8653 n8654 \
 matrix_multiplication^data_from_out_mat~58 
000011 0 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~58 n8653 
000000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~58 n8654 
000000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~59 n8656 n8657 \
 matrix_multiplication^data_from_out_mat~59 
000011 0 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~59 n8656 
000000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~59 n8657 
000000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~60 n8661 n8659 n8660 \
 matrix_multiplication^data_from_out_mat~60 
00111 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~60 n8659 
000000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~60 n8660 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~60 n8661 
0000 1 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~61 n8663 n8664 \
 matrix_multiplication^data_from_out_mat~61 
000011 0 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~61 n8663 
000000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~61 n8664 
000000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~62 n8668 n8666 n8667 \
 matrix_multiplication^data_from_out_mat~62 
00111 0 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~62 n8666 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~62 n8667 
0000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~62 n8668 
000000 1 


.names matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~63 n8672 n8670 n8671 \
 matrix_multiplication^data_from_out_mat~63 
00111 0 


.names matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~63 n8670 
0000 1 


.names matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_13.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~63 n8671 
0000 1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_30.single_port_ram+u_single_port_ram^out~63 n8672 
000000 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_addr~0 \
 n5185 
01 1 


.names matrix_multiplication^c_addr_33_reg~0_FF_NODE matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5190 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_addr~1 \
 n5195 
01 1 


.names matrix_multiplication^c_addr_33_reg~1_FF_NODE matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5200 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_addr~2 \
 n5205 
01 1 


.names matrix_multiplication^c_addr_33_reg~2_FF_NODE matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5210 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_addr~3 \
 n5215 
01 1 


.names matrix_multiplication^c_addr_33_reg~3_FF_NODE matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5220 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_addr~4 \
 n5225 
01 1 


.names matrix_multiplication^c_addr_33_reg~4_FF_NODE matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5230 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_addr~5 \
 n5235 
01 1 


.names matrix_multiplication^c_addr_33_reg~5_FF_NODE matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5240 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33^c_addr~6 \
 n5245 
01 1 


.names matrix_multiplication^c_addr_33_reg~6_FF_NODE matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5250 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_addr~0 \
 n5255 
01 1 


.names matrix_multiplication^c_addr_23_reg~0_FF_NODE matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5260 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_addr~1 \
 n5265 
01 1 


.names matrix_multiplication^c_addr_23_reg~1_FF_NODE matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5270 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_addr~2 \
 n5275 
01 1 


.names matrix_multiplication^c_addr_23_reg~2_FF_NODE matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5280 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_addr~3 \
 n5285 
01 1 


.names matrix_multiplication^c_addr_23_reg~3_FF_NODE matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5290 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_addr~4 \
 n5295 
01 1 


.names matrix_multiplication^c_addr_23_reg~4_FF_NODE matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5300 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_addr~5 \
 n5305 
01 1 


.names matrix_multiplication^c_addr_23_reg~5_FF_NODE matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5310 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23^c_addr~6 \
 n5315 
01 1 


.names matrix_multiplication^c_addr_23_reg~6_FF_NODE matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5320 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_addr~0 \
 n5325 
01 1 


.names matrix_multiplication^c_addr_13_reg~0_FF_NODE matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5330 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_addr~1 \
 n5335 
01 1 


.names matrix_multiplication^c_addr_13_reg~1_FF_NODE matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5340 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_addr~2 \
 n5345 
01 1 


.names matrix_multiplication^c_addr_13_reg~2_FF_NODE matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5350 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_addr~3 \
 n5355 
01 1 


.names matrix_multiplication^c_addr_13_reg~3_FF_NODE matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5360 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_addr~4 \
 n5365 
01 1 


.names matrix_multiplication^c_addr_13_reg~4_FF_NODE matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5370 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_addr~5 \
 n5375 
01 1 


.names matrix_multiplication^c_addr_13_reg~5_FF_NODE matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5380 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13^c_addr~6 \
 n5385 
01 1 


.names matrix_multiplication^c_addr_13_reg~6_FF_NODE matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5390 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_addr~0 \
 n5395 
01 1 


.names matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^b_addr_03_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n5400 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_addr~1 \
 n5405 
01 1 


.names matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^b_addr_03_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n5410 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_addr~2 \
 n5415 
01 1 


.names matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^b_addr_03_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n5420 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_addr~3 \
 n5425 
01 1 


.names matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^b_addr_03_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n5430 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_addr~4 \
 n5435 
01 1 


.names matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^b_addr_03_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n5440 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_addr~5 \
 n5445 
01 1 


.names matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^b_addr_03_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n5450 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^b_addr~6 \
 n5455 
01 1 


.names matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^b_addr_03_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n5460 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_addr~0 \
 n5465 
01 1 


.names matrix_multiplication^c_addr_03_reg~0_FF_NODE matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5470 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_addr~1 \
 n5475 
01 1 


.names matrix_multiplication^c_addr_03_reg~1_FF_NODE matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5480 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_addr~2 \
 n5485 
01 1 


.names matrix_multiplication^c_addr_03_reg~2_FF_NODE matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5490 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_addr~3 \
 n5495 
01 1 


.names matrix_multiplication^c_addr_03_reg~3_FF_NODE matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5500 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_addr~4 \
 n5505 
01 1 


.names matrix_multiplication^c_addr_03_reg~4_FF_NODE matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5510 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_addr~5 \
 n5515 
01 1 


.names matrix_multiplication^c_addr_03_reg~5_FF_NODE matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5520 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_addr~6 \
 n5525 
01 1 


.names matrix_multiplication^c_addr_03_reg~6_FF_NODE matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5530 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_addr~0 \
 n5535 
01 1 


.names matrix_multiplication^c_addr_32_reg~0_FF_NODE matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5540 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_addr~1 \
 n5545 
01 1 


.names matrix_multiplication^c_addr_32_reg~1_FF_NODE matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5550 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_addr~2 \
 n5555 
01 1 


.names matrix_multiplication^c_addr_32_reg~2_FF_NODE matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5560 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_addr~3 \
 n5565 
01 1 


.names matrix_multiplication^c_addr_32_reg~3_FF_NODE matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5570 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_addr~4 \
 n5575 
01 1 


.names matrix_multiplication^c_addr_32_reg~4_FF_NODE matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5580 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_addr~5 \
 n5585 
01 1 


.names matrix_multiplication^c_addr_32_reg~5_FF_NODE matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5590 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32^c_addr~6 \
 n5595 
01 1 


.names matrix_multiplication^c_addr_32_reg~6_FF_NODE matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5600 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~0 \
 n5605 
01 1 


.names matrix_multiplication^c_addr_22_reg~0_FF_NODE matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5610 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~1 \
 n5615 
01 1 


.names matrix_multiplication^c_addr_22_reg~1_FF_NODE matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5620 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~2 \
 n5625 
01 1 


.names matrix_multiplication^c_addr_22_reg~2_FF_NODE matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5630 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~3 \
 n5635 
01 1 


.names matrix_multiplication^c_addr_22_reg~3_FF_NODE matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5640 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~4 \
 n5645 
01 1 


.names matrix_multiplication^c_addr_22_reg~4_FF_NODE matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5650 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~5 \
 n5655 
01 1 


.names matrix_multiplication^c_addr_22_reg~5_FF_NODE matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5660 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~6 \
 n5665 
01 1 


.names matrix_multiplication^c_addr_22_reg~6_FF_NODE matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5670 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~0 \
 n5675 
01 1 


.names matrix_multiplication^c_addr_12_reg~0_FF_NODE matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5680 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~1 \
 n5685 
01 1 


.names matrix_multiplication^c_addr_12_reg~1_FF_NODE matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5690 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~2 \
 n5695 
01 1 


.names matrix_multiplication^c_addr_12_reg~2_FF_NODE matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5700 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~3 \
 n5705 
01 1 


.names matrix_multiplication^c_addr_12_reg~3_FF_NODE matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5710 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~4 \
 n5715 
01 1 


.names matrix_multiplication^c_addr_12_reg~4_FF_NODE matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5720 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~5 \
 n5725 
01 1 


.names matrix_multiplication^c_addr_12_reg~5_FF_NODE matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5730 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~6 \
 n5735 
01 1 


.names matrix_multiplication^c_addr_12_reg~6_FF_NODE matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5740 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~0 \
 n5745 
01 1 


.names matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^b_addr_02_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n5750 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~1 \
 n5755 
01 1 


.names matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^b_addr_02_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n5760 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~2 \
 n5765 
01 1 


.names matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^b_addr_02_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n5770 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~3 \
 n5775 
01 1 


.names matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^b_addr_02_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n5780 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~4 \
 n5785 
01 1 


.names matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^b_addr_02_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n5790 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~5 \
 n5795 
01 1 


.names matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^b_addr_02_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n5800 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~6 \
 n5805 
01 1 


.names matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^b_addr_02_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n5810 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0 \
 n5815 
01 1 


.names matrix_multiplication^c_addr_02_reg~0_FF_NODE matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5820 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~1 \
 n5825 
01 1 


.names matrix_multiplication^c_addr_02_reg~1_FF_NODE matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5830 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~2 \
 n5835 
01 1 


.names matrix_multiplication^c_addr_02_reg~2_FF_NODE matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5840 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~3 \
 n5845 
01 1 


.names matrix_multiplication^c_addr_02_reg~3_FF_NODE matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5850 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~4 \
 n5855 
01 1 


.names matrix_multiplication^c_addr_02_reg~4_FF_NODE matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5860 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~5 \
 n5865 
01 1 


.names matrix_multiplication^c_addr_02_reg~5_FF_NODE matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5870 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~6 \
 n5875 
01 1 


.names matrix_multiplication^c_addr_02_reg~6_FF_NODE matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5880 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_addr~0 \
 n5885 
01 1 


.names matrix_multiplication^c_addr_31_reg~0_FF_NODE matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5890 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_addr~1 \
 n5895 
01 1 


.names matrix_multiplication^c_addr_31_reg~1_FF_NODE matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5900 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_addr~2 \
 n5905 
01 1 


.names matrix_multiplication^c_addr_31_reg~2_FF_NODE matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5910 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_addr~3 \
 n5915 
01 1 


.names matrix_multiplication^c_addr_31_reg~3_FF_NODE matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5920 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_addr~4 \
 n5925 
01 1 


.names matrix_multiplication^c_addr_31_reg~4_FF_NODE matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5930 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_addr~5 \
 n5935 
01 1 


.names matrix_multiplication^c_addr_31_reg~5_FF_NODE matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5940 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_addr~6 \
 n5945 
01 1 


.names matrix_multiplication^c_addr_31_reg~6_FF_NODE matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5950 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~0 \
 n5955 
01 1 


.names matrix_multiplication^c_addr_21_reg~0_FF_NODE matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5960 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~1 \
 n5965 
01 1 


.names matrix_multiplication^c_addr_21_reg~1_FF_NODE matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5970 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~2 \
 n5975 
01 1 


.names matrix_multiplication^c_addr_21_reg~2_FF_NODE matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5980 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~3 \
 n5985 
01 1 


.names matrix_multiplication^c_addr_21_reg~3_FF_NODE matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n5990 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~4 \
 n5995 
01 1 


.names matrix_multiplication^c_addr_21_reg~4_FF_NODE matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6000 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~5 \
 n6005 
01 1 


.names matrix_multiplication^c_addr_21_reg~5_FF_NODE matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6010 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~6 \
 n6015 
01 1 


.names matrix_multiplication^c_addr_21_reg~6_FF_NODE matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6020 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0 \
 n6025 
01 1 


.names matrix_multiplication^c_addr_11_reg~0_FF_NODE matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6030 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~1 \
 n6035 
01 1 


.names matrix_multiplication^c_addr_11_reg~1_FF_NODE matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6040 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~2 \
 n6045 
01 1 


.names matrix_multiplication^c_addr_11_reg~2_FF_NODE matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6050 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~3 \
 n6055 
01 1 


.names matrix_multiplication^c_addr_11_reg~3_FF_NODE matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6060 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~4 \
 n6065 
01 1 


.names matrix_multiplication^c_addr_11_reg~4_FF_NODE matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6070 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~5 \
 n6075 
01 1 


.names matrix_multiplication^c_addr_11_reg~5_FF_NODE matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6080 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~6 \
 n6085 
01 1 


.names matrix_multiplication^c_addr_11_reg~6_FF_NODE matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6090 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~0 \
 n6095 
01 1 


.names matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^b_addr_01_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6100 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~1 \
 n6105 
01 1 


.names matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^b_addr_01_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6110 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~2 \
 n6115 
01 1 


.names matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^b_addr_01_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6120 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~3 \
 n6125 
01 1 


.names matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^b_addr_01_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6130 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~4 \
 n6135 
01 1 


.names matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^b_addr_01_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6140 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~5 \
 n6145 
01 1 


.names matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^b_addr_01_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6150 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~6 \
 n6155 
01 1 


.names matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^b_addr_01_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6160 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0 \
 n6165 
01 1 


.names matrix_multiplication^c_addr_01_reg~0_FF_NODE matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6170 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~1 \
 n6175 
01 1 


.names matrix_multiplication^c_addr_01_reg~1_FF_NODE matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6180 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~2 \
 n6185 
01 1 


.names matrix_multiplication^c_addr_01_reg~2_FF_NODE matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6190 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~3 \
 n6195 
01 1 


.names matrix_multiplication^c_addr_01_reg~3_FF_NODE matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6200 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~4 \
 n6205 
01 1 


.names matrix_multiplication^c_addr_01_reg~4_FF_NODE matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6210 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~5 \
 n6215 
01 1 


.names matrix_multiplication^c_addr_01_reg~5_FF_NODE matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6220 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~6 \
 n6225 
01 1 


.names matrix_multiplication^c_addr_01_reg~6_FF_NODE matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6230 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_addr~0 \
 n6235 
01 1 


.names matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^a_addr_30_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6240 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_addr~1 \
 n6245 
01 1 


.names matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^a_addr_30_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6250 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_addr~2 \
 n6255 
01 1 


.names matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^a_addr_30_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6260 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_addr~3 \
 n6265 
01 1 


.names matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^a_addr_30_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6270 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_addr~4 \
 n6275 
01 1 


.names matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^a_addr_30_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6280 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_addr~5 \
 n6285 
01 1 


.names matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^a_addr_30_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6290 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^a_addr~6 \
 n6295 
01 1 


.names matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^a_addr_30_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6300 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_addr~0 \
 n6305 
01 1 


.names matrix_multiplication^c_addr_30_reg~0_FF_NODE matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6310 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_addr~1 \
 n6315 
01 1 


.names matrix_multiplication^c_addr_30_reg~1_FF_NODE matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6320 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_addr~2 \
 n6325 
01 1 


.names matrix_multiplication^c_addr_30_reg~2_FF_NODE matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6330 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_addr~3 \
 n6335 
01 1 


.names matrix_multiplication^c_addr_30_reg~3_FF_NODE matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6340 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_addr~4 \
 n6345 
01 1 


.names matrix_multiplication^c_addr_30_reg~4_FF_NODE matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6350 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_addr~5 \
 n6355 
01 1 


.names matrix_multiplication^c_addr_30_reg~5_FF_NODE matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6360 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_addr~6 \
 n6365 
01 1 


.names matrix_multiplication^c_addr_30_reg~6_FF_NODE matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6370 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~0 \
 n6375 
01 1 


.names matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^a_addr_20_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6380 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~1 \
 n6385 
01 1 


.names matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^a_addr_20_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6390 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~2 \
 n6395 
01 1 


.names matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^a_addr_20_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6400 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~3 \
 n6405 
01 1 


.names matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^a_addr_20_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6410 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~4 \
 n6415 
01 1 


.names matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^a_addr_20_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6420 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~5 \
 n6425 
01 1 


.names matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^a_addr_20_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6430 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~6 \
 n6435 
01 1 


.names matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^a_addr_20_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6440 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~0 \
 n6445 
01 1 


.names matrix_multiplication^c_addr_20_reg~0_FF_NODE matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6450 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~1 \
 n6455 
01 1 


.names matrix_multiplication^c_addr_20_reg~1_FF_NODE matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6460 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~2 \
 n6465 
01 1 


.names matrix_multiplication^c_addr_20_reg~2_FF_NODE matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6470 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~3 \
 n6475 
01 1 


.names matrix_multiplication^c_addr_20_reg~3_FF_NODE matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6480 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~4 \
 n6485 
01 1 


.names matrix_multiplication^c_addr_20_reg~4_FF_NODE matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6490 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~5 \
 n6495 
01 1 


.names matrix_multiplication^c_addr_20_reg~5_FF_NODE matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6500 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~6 \
 n6505 
01 1 


.names matrix_multiplication^c_addr_20_reg~6_FF_NODE matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6510 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~0 \
 n6515 
01 1 


.names matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^a_addr_10_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6520 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~1 \
 n6525 
01 1 


.names matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^a_addr_10_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6530 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~2 \
 n6535 
01 1 


.names matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^a_addr_10_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6540 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~3 \
 n6545 
01 1 


.names matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^a_addr_10_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6550 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~4 \
 n6555 
01 1 


.names matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^a_addr_10_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6560 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~5 \
 n6565 
01 1 


.names matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^a_addr_10_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6570 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~6 \
 n6575 
01 1 


.names matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^a_addr_10_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6580 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0 \
 n6585 
01 1 


.names matrix_multiplication^c_addr_10_reg~0_FF_NODE matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6590 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~1 \
 n6595 
01 1 


.names matrix_multiplication^c_addr_10_reg~1_FF_NODE matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6600 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~2 \
 n6605 
01 1 


.names matrix_multiplication^c_addr_10_reg~2_FF_NODE matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6610 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~3 \
 n6615 
01 1 


.names matrix_multiplication^c_addr_10_reg~3_FF_NODE matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6620 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~4 \
 n6625 
01 1 


.names matrix_multiplication^c_addr_10_reg~4_FF_NODE matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6630 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~5 \
 n6635 
01 1 


.names matrix_multiplication^c_addr_10_reg~5_FF_NODE matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6640 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~6 \
 n6645 
01 1 


.names matrix_multiplication^c_addr_10_reg~6_FF_NODE matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6650 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~0 \
 n6655 
01 1 


.names matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^a_addr_00_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6660 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~1 \
 n6665 
01 1 


.names matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^a_addr_00_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6670 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~2 \
 n6675 
01 1 


.names matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^a_addr_00_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6680 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~3 \
 n6685 
01 1 


.names matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^a_addr_00_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6690 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~4 \
 n6695 
01 1 


.names matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^a_addr_00_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6700 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~5 \
 n6705 
01 1 


.names matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^a_addr_00_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6710 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~6 \
 n6715 
01 1 


.names matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^a_addr_00_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6720 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~0 \
 n6725 
01 1 


.names matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^b_addr_00_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6730 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~1 \
 n6735 
01 1 


.names matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^b_addr_00_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6740 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~2 \
 n6745 
01 1 


.names matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^b_addr_00_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6750 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~3 \
 n6755 
01 1 


.names matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^b_addr_00_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6760 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~4 \
 n6765 
01 1 


.names matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^b_addr_00_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6770 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~5 \
 n6775 
01 1 


.names matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^b_addr_00_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6780 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~6 \
 n6785 
01 1 


.names matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^b_addr_00_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n6790 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0 \
 n6795 
01 1 


.names matrix_multiplication^c_addr_00_reg~0_FF_NODE matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6800 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~1 \
 n6805 
01 1 


.names matrix_multiplication^c_addr_00_reg~1_FF_NODE matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6810 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~2 \
 n6815 
01 1 


.names matrix_multiplication^c_addr_00_reg~2_FF_NODE matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6820 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~3 \
 n6825 
01 1 


.names matrix_multiplication^c_addr_00_reg~3_FF_NODE matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6830 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~4 \
 n6835 
01 1 


.names matrix_multiplication^c_addr_00_reg~4_FF_NODE matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6840 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~5 \
 n6845 
01 1 


.names matrix_multiplication^c_addr_00_reg~5_FF_NODE matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6850 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~6 \
 n6855 
01 1 


.names matrix_multiplication^c_addr_00_reg~6_FF_NODE matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n6860 
-101 1 
1-00 1 


.names matrix_multiplication^reset matrix_multiplication^enable_writing_to_mem n6865 
01 1 


.names matrix_multiplication^reset matrix_multiplication^addr_pi~0 n6870 
01 1 


.names matrix_multiplication^reset matrix_multiplication^addr_pi~1 n6875 
01 1 


.names matrix_multiplication^reset matrix_multiplication^addr_pi~2 n6880 
01 1 


.names matrix_multiplication^reset matrix_multiplication^addr_pi~3 n6885 
01 1 


.names matrix_multiplication^reset matrix_multiplication^addr_pi~4 n6890 
01 1 


.names matrix_multiplication^reset matrix_multiplication^addr_pi~5 n6895 
01 1 


.names matrix_multiplication^reset matrix_multiplication^addr_pi~6 n6900 
01 1 


.names matrix_multiplication^done_mat_mul 
0 


.names gnd 
0 


.names vcc 
1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 
0 


.names unconn 
0 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 
0 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 
0 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03 
0 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13 
0 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_23 
0 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_33 
0 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 
0 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 
0 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_32 
0 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 
0 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 
0 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31 
0 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 
0 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 
0 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30 
0 



.end 




.model single_port_ram 


.inputs clk data addr[0] addr[1] addr[2] addr[3] addr[4] addr[5] addr[6] addr[7] addr[8] addr[9] addr[10] addr[11] addr[12] \
 addr[13] addr[14] we 


.outputs out 


.blackbox 



.end 




.model matmul_4x4_systolic 


.inputs b_data_in[0] b_data_in[1] b_data_in[2] b_data_in[3] b_data_in[4] b_data_in[5] b_data_in[6] b_data_in[7] b_data_in[8] \
 b_data_in[9] b_data_in[10] b_data_in[11] b_data_in[12] b_data_in[13] b_data_in[14] b_data_in[15] b_data_in[16] b_data_in[17] \
 b_data_in[18] b_data_in[19] b_data_in[20] b_data_in[21] b_data_in[22] b_data_in[23] b_data_in[24] b_data_in[25] b_data_in[26] \
 b_data_in[27] b_data_in[28] b_data_in[29] b_data_in[30] b_data_in[31] b_data_in[32] b_data_in[33] b_data_in[34] b_data_in[35] \
 b_data_in[36] b_data_in[37] b_data_in[38] b_data_in[39] b_data_in[40] b_data_in[41] b_data_in[42] b_data_in[43] b_data_in[44] \
 b_data_in[45] b_data_in[46] b_data_in[47] b_data_in[48] b_data_in[49] b_data_in[50] b_data_in[51] b_data_in[52] b_data_in[53] \
 b_data_in[54] b_data_in[55] b_data_in[56] b_data_in[57] b_data_in[58] b_data_in[59] b_data_in[60] b_data_in[61] b_data_in[62] \
 b_data_in[63] a_data_in[0] a_data_in[1] a_data_in[2] a_data_in[3] a_data_in[4] a_data_in[5] a_data_in[6] a_data_in[7] \
 a_data_in[8] a_data_in[9] a_data_in[10] a_data_in[11] a_data_in[12] a_data_in[13] a_data_in[14] a_data_in[15] a_data_in[16] \
 a_data_in[17] a_data_in[18] a_data_in[19] a_data_in[20] a_data_in[21] a_data_in[22] a_data_in[23] a_data_in[24] a_data_in[25] \
 a_data_in[26] a_data_in[27] a_data_in[28] a_data_in[29] a_data_in[30] a_data_in[31] a_data_in[32] a_data_in[33] a_data_in[34] \
 a_data_in[35] a_data_in[36] a_data_in[37] a_data_in[38] a_data_in[39] a_data_in[40] a_data_in[41] a_data_in[42] a_data_in[43] \
 a_data_in[44] a_data_in[45] a_data_in[46] a_data_in[47] a_data_in[48] a_data_in[49] a_data_in[50] a_data_in[51] a_data_in[52] \
 a_data_in[53] a_data_in[54] a_data_in[55] a_data_in[56] a_data_in[57] a_data_in[58] a_data_in[59] a_data_in[60] a_data_in[61] \
 a_data_in[62] a_data_in[63] b_loc[0] b_loc[1] b_loc[2] b_loc[3] b_loc[4] b_loc[5] b_loc[6] b_loc[7] a_loc[0] a_loc[1] \
 a_loc[2] a_loc[3] a_loc[4] a_loc[5] a_loc[6] a_loc[7] final_mat_mul_size[0] final_mat_mul_size[1] final_mat_mul_size[2] \
 final_mat_mul_size[3] final_mat_mul_size[4] final_mat_mul_size[5] final_mat_mul_size[6] final_mat_mul_size[7] b_data[0] \
 b_data[1] b_data[2] b_data[3] b_data[4] b_data[5] b_data[6] b_data[7] b_data[8] b_data[9] b_data[10] b_data[11] b_data[12] \
 b_data[13] b_data[14] b_data[15] b_data[16] b_data[17] b_data[18] b_data[19] b_data[20] b_data[21] b_data[22] b_data[23] \
 b_data[24] b_data[25] b_data[26] b_data[27] b_data[28] b_data[29] b_data[30] b_data[31] b_data[32] b_data[33] b_data[34] \
 b_data[35] b_data[36] b_data[37] b_data[38] b_data[39] b_data[40] b_data[41] b_data[42] b_data[43] b_data[44] b_data[45] \
 b_data[46] b_data[47] b_data[48] b_data[49] b_data[50] b_data[51] b_data[52] b_data[53] b_data[54] b_data[55] b_data[56] \
 b_data[57] b_data[58] b_data[59] b_data[60] b_data[61] b_data[62] b_data[63] a_data[0] a_data[1] a_data[2] a_data[3] \
 a_data[4] a_data[5] a_data[6] a_data[7] a_data[8] a_data[9] a_data[10] a_data[11] a_data[12] a_data[13] a_data[14] a_data[15] \
 a_data[16] a_data[17] a_data[18] a_data[19] a_data[20] a_data[21] a_data[22] a_data[23] a_data[24] a_data[25] a_data[26] \
 a_data[27] a_data[28] a_data[29] a_data[30] a_data[31] a_data[32] a_data[33] a_data[34] a_data[35] a_data[36] a_data[37] \
 a_data[38] a_data[39] a_data[40] a_data[41] a_data[42] a_data[43] a_data[44] a_data[45] a_data[46] a_data[47] a_data[48] \
 a_data[49] a_data[50] a_data[51] a_data[52] a_data[53] a_data[54] a_data[55] a_data[56] a_data[57] a_data[58] a_data[59] \
 a_data[60] a_data[61] a_data[62] a_data[63] start_mat_mul reset clk 


.outputs c_addr[0] c_addr[1] c_addr[2] c_addr[3] c_addr[4] c_addr[5] c_addr[6] b_addr[0] b_addr[1] b_addr[2] b_addr[3] \
 b_addr[4] b_addr[5] b_addr[6] a_addr[0] a_addr[1] a_addr[2] a_addr[3] a_addr[4] a_addr[5] a_addr[6] b_data_out[0] \
 b_data_out[1] b_data_out[2] b_data_out[3] b_data_out[4] b_data_out[5] b_data_out[6] b_data_out[7] b_data_out[8] b_data_out[9] \
 b_data_out[10] b_data_out[11] b_data_out[12] b_data_out[13] b_data_out[14] b_data_out[15] b_data_out[16] b_data_out[17] \
 b_data_out[18] b_data_out[19] b_data_out[20] b_data_out[21] b_data_out[22] b_data_out[23] b_data_out[24] b_data_out[25] \
 b_data_out[26] b_data_out[27] b_data_out[28] b_data_out[29] b_data_out[30] b_data_out[31] b_data_out[32] b_data_out[33] \
 b_data_out[34] b_data_out[35] b_data_out[36] b_data_out[37] b_data_out[38] b_data_out[39] b_data_out[40] b_data_out[41] \
 b_data_out[42] b_data_out[43] b_data_out[44] b_data_out[45] b_data_out[46] b_data_out[47] b_data_out[48] b_data_out[49] \
 b_data_out[50] b_data_out[51] b_data_out[52] b_data_out[53] b_data_out[54] b_data_out[55] b_data_out[56] b_data_out[57] \
 b_data_out[58] b_data_out[59] b_data_out[60] b_data_out[61] b_data_out[62] b_data_out[63] a_data_out[0] a_data_out[1] \
 a_data_out[2] a_data_out[3] a_data_out[4] a_data_out[5] a_data_out[6] a_data_out[7] a_data_out[8] a_data_out[9] \
 a_data_out[10] a_data_out[11] a_data_out[12] a_data_out[13] a_data_out[14] a_data_out[15] a_data_out[16] a_data_out[17] \
 a_data_out[18] a_data_out[19] a_data_out[20] a_data_out[21] a_data_out[22] a_data_out[23] a_data_out[24] a_data_out[25] \
 a_data_out[26] a_data_out[27] a_data_out[28] a_data_out[29] a_data_out[30] a_data_out[31] a_data_out[32] a_data_out[33] \
 a_data_out[34] a_data_out[35] a_data_out[36] a_data_out[37] a_data_out[38] a_data_out[39] a_data_out[40] a_data_out[41] \
 a_data_out[42] a_data_out[43] a_data_out[44] a_data_out[45] a_data_out[46] a_data_out[47] a_data_out[48] a_data_out[49] \
 a_data_out[50] a_data_out[51] a_data_out[52] a_data_out[53] a_data_out[54] a_data_out[55] a_data_out[56] a_data_out[57] \
 a_data_out[58] a_data_out[59] a_data_out[60] a_data_out[61] a_data_out[62] a_data_out[63] c_data[0] c_data[1] c_data[2] \
 c_data[3] c_data[4] c_data[5] c_data[6] c_data[7] c_data[8] c_data[9] c_data[10] c_data[11] c_data[12] c_data[13] c_data[14] \
 c_data[15] c_data[16] c_data[17] c_data[18] c_data[19] c_data[20] c_data[21] c_data[22] c_data[23] c_data[24] c_data[25] \
 c_data[26] c_data[27] c_data[28] c_data[29] c_data[30] c_data[31] c_data[32] c_data[33] c_data[34] c_data[35] c_data[36] \
 c_data[37] c_data[38] c_data[39] c_data[40] c_data[41] c_data[42] c_data[43] c_data[44] c_data[45] c_data[46] c_data[47] \
 c_data[48] c_data[49] c_data[50] c_data[51] c_data[52] c_data[53] c_data[54] c_data[55] c_data[56] c_data[57] c_data[58] \
 c_data[59] c_data[60] c_data[61] c_data[62] c_data[63] done_mat_mul 


.blackbox 



.end 




