
3_FreeRTOS_task1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003bc4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007a4  08003d94  08003d94  00004d94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004538  08004538  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004538  08004538  00006068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004538  08004538  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004538  08004538  00005538  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800453c  0800453c  0000553c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004540  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000058ac  20000068  080045a8  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20005914  080045a8  00006914  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009675  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c0c  00000000  00000000  0000f70d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008a8  00000000  00000000  00011320  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000676  00000000  00000000  00011bc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e35c  00000000  00000000  0001223e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000aa42  00000000  00000000  0003059a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a94da  00000000  00000000  0003afdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e44b6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000027d4  00000000  00000000  000e44fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000050  00000000  00000000  000e6cd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000068 	.word	0x20000068
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003d7c 	.word	0x08003d7c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000006c 	.word	0x2000006c
 800020c:	08003d7c 	.word	0x08003d7c

08000210 <GPIO_Init>:
#include <stdint.h>
#include <stm32f446xx.h>
#include "main.h"
#include "gpio.h"

void GPIO_Init(void){
 8000210:	b480      	push	{r7}
 8000212:	af00      	add	r7, sp, #0
	/* Clock Init */
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN | RCC_AHB1ENR_GPIOCEN;
 8000214:	4b0a      	ldr	r3, [pc, #40]	@ (8000240 <GPIO_Init+0x30>)
 8000216:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000218:	4a09      	ldr	r2, [pc, #36]	@ (8000240 <GPIO_Init+0x30>)
 800021a:	f043 0305 	orr.w	r3, r3, #5
 800021e:	6313      	str	r3, [r2, #48]	@ 0x30

	/* GPIO Init */
	GPIOA->MODER |= OUTPUT_MODE <<10;		// PA5 Output LED
 8000220:	4b08      	ldr	r3, [pc, #32]	@ (8000244 <GPIO_Init+0x34>)
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	4a07      	ldr	r2, [pc, #28]	@ (8000244 <GPIO_Init+0x34>)
 8000226:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800022a:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= INPUT_MODE	<< 26;		// PC13 Input Push-Button
 800022c:	4b06      	ldr	r3, [pc, #24]	@ (8000248 <GPIO_Init+0x38>)
 800022e:	4a06      	ldr	r2, [pc, #24]	@ (8000248 <GPIO_Init+0x38>)
 8000230:	681b      	ldr	r3, [r3, #0]
 8000232:	6013      	str	r3, [r2, #0]
}
 8000234:	bf00      	nop
 8000236:	46bd      	mov	sp, r7
 8000238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800023c:	4770      	bx	lr
 800023e:	bf00      	nop
 8000240:	40023800 	.word	0x40023800
 8000244:	40020000 	.word	0x40020000
 8000248:	40020800 	.word	0x40020800

0800024c <TIM2_IRQHandler>:
// Interrupt Handler for SysTick Interrupt
/*void SysTick_Handler(void){
	ticks++;
}*/

void TIM2_IRQHandler(void){
 800024c:	b480      	push	{r7}
 800024e:	af00      	add	r7, sp, #0
		ticks++;
 8000250:	4b07      	ldr	r3, [pc, #28]	@ (8000270 <TIM2_IRQHandler+0x24>)
 8000252:	681b      	ldr	r3, [r3, #0]
 8000254:	3301      	adds	r3, #1
 8000256:	4a06      	ldr	r2, [pc, #24]	@ (8000270 <TIM2_IRQHandler+0x24>)
 8000258:	6013      	str	r3, [r2, #0]
		TIM2->SR =~TIM_SR_UIF;
 800025a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800025e:	f06f 0201 	mvn.w	r2, #1
 8000262:	611a      	str	r2, [r3, #16]


}
 8000264:	bf00      	nop
 8000266:	46bd      	mov	sp, r7
 8000268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop
 8000270:	20000090 	.word	0x20000090

08000274 <Task1_Handler>:
#include "task.h"

TaskHandle_t Task1_Handle;
TaskHandle_t Task2_Handle;

void Task1_Handler(void *pvParameters){
 8000274:	b580      	push	{r7, lr}
 8000276:	b082      	sub	sp, #8
 8000278:	af00      	add	r7, sp, #0
 800027a:	6078      	str	r0, [r7, #4]
	while(1){
		vTaskDelay(1000);
 800027c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000280:	f000 fcba 	bl	8000bf8 <vTaskDelay>
		GPIOA->ODR ^= 1<<5;
 8000284:	4b03      	ldr	r3, [pc, #12]	@ (8000294 <Task1_Handler+0x20>)
 8000286:	695b      	ldr	r3, [r3, #20]
 8000288:	4a02      	ldr	r2, [pc, #8]	@ (8000294 <Task1_Handler+0x20>)
 800028a:	f083 0320 	eor.w	r3, r3, #32
 800028e:	6153      	str	r3, [r2, #20]
		vTaskDelay(1000);
 8000290:	bf00      	nop
 8000292:	e7f3      	b.n	800027c <Task1_Handler+0x8>
 8000294:	40020000 	.word	0x40020000

08000298 <Task2_Handler>:
		//printf("Hello\r\n");
	}
}

void Task2_Handler(void *pvParameters){
 8000298:	b580      	push	{r7, lr}
 800029a:	b082      	sub	sp, #8
 800029c:	af00      	add	r7, sp, #0
 800029e:	6078      	str	r0, [r7, #4]
	while(1){
		vTaskDelay(1000);
 80002a0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80002a4:	f000 fca8 	bl	8000bf8 <vTaskDelay>
		printf("Hello\r\n");
 80002a8:	4802      	ldr	r0, [pc, #8]	@ (80002b4 <Task2_Handler+0x1c>)
 80002aa:	f003 f975 	bl	8003598 <puts>
		vTaskDelay(1000);
 80002ae:	bf00      	nop
 80002b0:	e7f6      	b.n	80002a0 <Task2_Handler+0x8>
 80002b2:	bf00      	nop
 80002b4:	08003d94 	.word	0x08003d94

080002b8 <main>:
	}
}


int main(void)
{
 80002b8:	b580      	push	{r7, lr}
 80002ba:	b082      	sub	sp, #8
 80002bc:	af02      	add	r7, sp, #8
	FPU_Init();
 80002be:	f000 f9d3 	bl	8000668 <FPU_Init>
	GPIO_Init();
 80002c2:	f7ff ffa5 	bl	8000210 <GPIO_Init>
	USART2_Init();
 80002c6:	f000 f94d 	bl	8000564 <USART2_Init>
	TIM2TICK_Init();
 80002ca:	f000 f915 	bl	80004f8 <TIM2TICK_Init>
	vTraceEnable(TRC_START);
 80002ce:	2001      	movs	r0, #1
 80002d0:	f001 ffec 	bl	80022ac <xTraceEnable>
	
	// xTaskCreate(fonction, nom, taille_pile_en_mots, paramètre de la tache, priorité, handle)
	// Taille pile: 256 mots = 1024 octets
	// Priorité: 0 = plus basse, nombre plus élevé = priorité plus haute

	xTaskCreate(Task1_Handler,"Task1", 256,NULL,2,&Task1_Handle);
 80002d4:	4b0c      	ldr	r3, [pc, #48]	@ (8000308 <main+0x50>)
 80002d6:	9301      	str	r3, [sp, #4]
 80002d8:	2302      	movs	r3, #2
 80002da:	9300      	str	r3, [sp, #0]
 80002dc:	2300      	movs	r3, #0
 80002de:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80002e2:	490a      	ldr	r1, [pc, #40]	@ (800030c <main+0x54>)
 80002e4:	480a      	ldr	r0, [pc, #40]	@ (8000310 <main+0x58>)
 80002e6:	f000 fa8a 	bl	80007fe <xTaskCreate>
	xTaskCreate(Task2_Handler,"Task2", 256,NULL,2,&Task2_Handle);
 80002ea:	4b0a      	ldr	r3, [pc, #40]	@ (8000314 <main+0x5c>)
 80002ec:	9301      	str	r3, [sp, #4]
 80002ee:	2302      	movs	r3, #2
 80002f0:	9300      	str	r3, [sp, #0]
 80002f2:	2300      	movs	r3, #0
 80002f4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80002f8:	4907      	ldr	r1, [pc, #28]	@ (8000318 <main+0x60>)
 80002fa:	4808      	ldr	r0, [pc, #32]	@ (800031c <main+0x64>)
 80002fc:	f000 fa7f 	bl	80007fe <xTaskCreate>
	
	vTaskStartScheduler();  // Démarrer le scheduler FreeRTOS
 8000300:	f000 fce8 	bl	8000cd4 <vTaskStartScheduler>
	

	while(1){
 8000304:	bf00      	nop
 8000306:	e7fd      	b.n	8000304 <main+0x4c>
 8000308:	20000084 	.word	0x20000084
 800030c:	08003d9c 	.word	0x08003d9c
 8000310:	08000275 	.word	0x08000275
 8000314:	20000088 	.word	0x20000088
 8000318:	08003da4 	.word	0x08003da4
 800031c:	08000299 	.word	0x08000299

08000320 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000320:	b580      	push	{r7, lr}
 8000322:	b086      	sub	sp, #24
 8000324:	af00      	add	r7, sp, #0
 8000326:	60f8      	str	r0, [r7, #12]
 8000328:	60b9      	str	r1, [r7, #8]
 800032a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800032c:	2300      	movs	r3, #0
 800032e:	617b      	str	r3, [r7, #20]
 8000330:	e00a      	b.n	8000348 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000332:	f000 f991 	bl	8000658 <__io_getchar>
 8000336:	4601      	mov	r1, r0
 8000338:	68bb      	ldr	r3, [r7, #8]
 800033a:	1c5a      	adds	r2, r3, #1
 800033c:	60ba      	str	r2, [r7, #8]
 800033e:	b2ca      	uxtb	r2, r1
 8000340:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000342:	697b      	ldr	r3, [r7, #20]
 8000344:	3301      	adds	r3, #1
 8000346:	617b      	str	r3, [r7, #20]
 8000348:	697a      	ldr	r2, [r7, #20]
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	429a      	cmp	r2, r3
 800034e:	dbf0      	blt.n	8000332 <_read+0x12>
	}

return len;
 8000350:	687b      	ldr	r3, [r7, #4]
}
 8000352:	4618      	mov	r0, r3
 8000354:	3718      	adds	r7, #24
 8000356:	46bd      	mov	sp, r7
 8000358:	bd80      	pop	{r7, pc}

0800035a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800035a:	b580      	push	{r7, lr}
 800035c:	b086      	sub	sp, #24
 800035e:	af00      	add	r7, sp, #0
 8000360:	60f8      	str	r0, [r7, #12]
 8000362:	60b9      	str	r1, [r7, #8]
 8000364:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000366:	2300      	movs	r3, #0
 8000368:	617b      	str	r3, [r7, #20]
 800036a:	e009      	b.n	8000380 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800036c:	68bb      	ldr	r3, [r7, #8]
 800036e:	1c5a      	adds	r2, r3, #1
 8000370:	60ba      	str	r2, [r7, #8]
 8000372:	781b      	ldrb	r3, [r3, #0]
 8000374:	4618      	mov	r0, r3
 8000376:	f000 f961 	bl	800063c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800037a:	697b      	ldr	r3, [r7, #20]
 800037c:	3301      	adds	r3, #1
 800037e:	617b      	str	r3, [r7, #20]
 8000380:	697a      	ldr	r2, [r7, #20]
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	429a      	cmp	r2, r3
 8000386:	dbf1      	blt.n	800036c <_write+0x12>
	}
	return len;
 8000388:	687b      	ldr	r3, [r7, #4]
}
 800038a:	4618      	mov	r0, r3
 800038c:	3718      	adds	r7, #24
 800038e:	46bd      	mov	sp, r7
 8000390:	bd80      	pop	{r7, pc}

08000392 <_close>:

int _close(int file)
{
 8000392:	b480      	push	{r7}
 8000394:	b083      	sub	sp, #12
 8000396:	af00      	add	r7, sp, #0
 8000398:	6078      	str	r0, [r7, #4]
	return -1;
 800039a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800039e:	4618      	mov	r0, r3
 80003a0:	370c      	adds	r7, #12
 80003a2:	46bd      	mov	sp, r7
 80003a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a8:	4770      	bx	lr

080003aa <_fstat>:


int _fstat(int file, struct stat *st)
{
 80003aa:	b480      	push	{r7}
 80003ac:	b083      	sub	sp, #12
 80003ae:	af00      	add	r7, sp, #0
 80003b0:	6078      	str	r0, [r7, #4]
 80003b2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80003b4:	683b      	ldr	r3, [r7, #0]
 80003b6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80003ba:	605a      	str	r2, [r3, #4]
	return 0;
 80003bc:	2300      	movs	r3, #0
}
 80003be:	4618      	mov	r0, r3
 80003c0:	370c      	adds	r7, #12
 80003c2:	46bd      	mov	sp, r7
 80003c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003c8:	4770      	bx	lr

080003ca <_isatty>:

int _isatty(int file)
{
 80003ca:	b480      	push	{r7}
 80003cc:	b083      	sub	sp, #12
 80003ce:	af00      	add	r7, sp, #0
 80003d0:	6078      	str	r0, [r7, #4]
	return 1;
 80003d2:	2301      	movs	r3, #1
}
 80003d4:	4618      	mov	r0, r3
 80003d6:	370c      	adds	r7, #12
 80003d8:	46bd      	mov	sp, r7
 80003da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003de:	4770      	bx	lr

080003e0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80003e0:	b480      	push	{r7}
 80003e2:	b085      	sub	sp, #20
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	60f8      	str	r0, [r7, #12]
 80003e8:	60b9      	str	r1, [r7, #8]
 80003ea:	607a      	str	r2, [r7, #4]
	return 0;
 80003ec:	2300      	movs	r3, #0
}
 80003ee:	4618      	mov	r0, r3
 80003f0:	3714      	adds	r7, #20
 80003f2:	46bd      	mov	sp, r7
 80003f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f8:	4770      	bx	lr
	...

080003fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	b086      	sub	sp, #24
 8000400:	af00      	add	r7, sp, #0
 8000402:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000404:	4a14      	ldr	r2, [pc, #80]	@ (8000458 <_sbrk+0x5c>)
 8000406:	4b15      	ldr	r3, [pc, #84]	@ (800045c <_sbrk+0x60>)
 8000408:	1ad3      	subs	r3, r2, r3
 800040a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800040c:	697b      	ldr	r3, [r7, #20]
 800040e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000410:	4b13      	ldr	r3, [pc, #76]	@ (8000460 <_sbrk+0x64>)
 8000412:	681b      	ldr	r3, [r3, #0]
 8000414:	2b00      	cmp	r3, #0
 8000416:	d102      	bne.n	800041e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000418:	4b11      	ldr	r3, [pc, #68]	@ (8000460 <_sbrk+0x64>)
 800041a:	4a12      	ldr	r2, [pc, #72]	@ (8000464 <_sbrk+0x68>)
 800041c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800041e:	4b10      	ldr	r3, [pc, #64]	@ (8000460 <_sbrk+0x64>)
 8000420:	681a      	ldr	r2, [r3, #0]
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	4413      	add	r3, r2
 8000426:	693a      	ldr	r2, [r7, #16]
 8000428:	429a      	cmp	r2, r3
 800042a:	d207      	bcs.n	800043c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800042c:	f003 fa40 	bl	80038b0 <__errno>
 8000430:	4603      	mov	r3, r0
 8000432:	220c      	movs	r2, #12
 8000434:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000436:	f04f 33ff 	mov.w	r3, #4294967295
 800043a:	e009      	b.n	8000450 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800043c:	4b08      	ldr	r3, [pc, #32]	@ (8000460 <_sbrk+0x64>)
 800043e:	681b      	ldr	r3, [r3, #0]
 8000440:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000442:	4b07      	ldr	r3, [pc, #28]	@ (8000460 <_sbrk+0x64>)
 8000444:	681a      	ldr	r2, [r3, #0]
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	4413      	add	r3, r2
 800044a:	4a05      	ldr	r2, [pc, #20]	@ (8000460 <_sbrk+0x64>)
 800044c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800044e:	68fb      	ldr	r3, [r7, #12]
}
 8000450:	4618      	mov	r0, r3
 8000452:	3718      	adds	r7, #24
 8000454:	46bd      	mov	sp, r7
 8000456:	bd80      	pop	{r7, pc}
 8000458:	20020000 	.word	0x20020000
 800045c:	00000400 	.word	0x00000400
 8000460:	2000008c 	.word	0x2000008c
 8000464:	20005918 	.word	0x20005918

08000468 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000468:	b480      	push	{r7}
 800046a:	b083      	sub	sp, #12
 800046c:	af00      	add	r7, sp, #0
 800046e:	4603      	mov	r3, r0
 8000470:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000472:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000476:	2b00      	cmp	r3, #0
 8000478:	db0b      	blt.n	8000492 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800047a:	79fb      	ldrb	r3, [r7, #7]
 800047c:	f003 021f 	and.w	r2, r3, #31
 8000480:	4907      	ldr	r1, [pc, #28]	@ (80004a0 <__NVIC_EnableIRQ+0x38>)
 8000482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000486:	095b      	lsrs	r3, r3, #5
 8000488:	2001      	movs	r0, #1
 800048a:	fa00 f202 	lsl.w	r2, r0, r2
 800048e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000492:	bf00      	nop
 8000494:	370c      	adds	r7, #12
 8000496:	46bd      	mov	sp, r7
 8000498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800049c:	4770      	bx	lr
 800049e:	bf00      	nop
 80004a0:	e000e100 	.word	0xe000e100

080004a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80004a4:	b480      	push	{r7}
 80004a6:	b083      	sub	sp, #12
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	4603      	mov	r3, r0
 80004ac:	6039      	str	r1, [r7, #0]
 80004ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80004b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	db0a      	blt.n	80004ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004b8:	683b      	ldr	r3, [r7, #0]
 80004ba:	b2da      	uxtb	r2, r3
 80004bc:	490c      	ldr	r1, [pc, #48]	@ (80004f0 <__NVIC_SetPriority+0x4c>)
 80004be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004c2:	0112      	lsls	r2, r2, #4
 80004c4:	b2d2      	uxtb	r2, r2
 80004c6:	440b      	add	r3, r1
 80004c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80004cc:	e00a      	b.n	80004e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004ce:	683b      	ldr	r3, [r7, #0]
 80004d0:	b2da      	uxtb	r2, r3
 80004d2:	4908      	ldr	r1, [pc, #32]	@ (80004f4 <__NVIC_SetPriority+0x50>)
 80004d4:	79fb      	ldrb	r3, [r7, #7]
 80004d6:	f003 030f 	and.w	r3, r3, #15
 80004da:	3b04      	subs	r3, #4
 80004dc:	0112      	lsls	r2, r2, #4
 80004de:	b2d2      	uxtb	r2, r2
 80004e0:	440b      	add	r3, r1
 80004e2:	761a      	strb	r2, [r3, #24]
}
 80004e4:	bf00      	nop
 80004e6:	370c      	adds	r7, #12
 80004e8:	46bd      	mov	sp, r7
 80004ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ee:	4770      	bx	lr
 80004f0:	e000e100 	.word	0xe000e100
 80004f4:	e000ed00 	.word	0xe000ed00

080004f8 <TIM2TICK_Init>:
//////////////////////////////////////////////
////////////// SYSTICK TIMER /////////////////
//////////////////////////////////////////////

void TIM2TICK_Init(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	af00      	add	r7, sp, #0
         // Activer l'horloge TIM2
            RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 80004fc:	4b18      	ldr	r3, [pc, #96]	@ (8000560 <TIM2TICK_Init+0x68>)
 80004fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000500:	4a17      	ldr	r2, [pc, #92]	@ (8000560 <TIM2TICK_Init+0x68>)
 8000502:	f043 0301 	orr.w	r3, r3, #1
 8000506:	6413      	str	r3, [r2, #64]	@ 0x40

            // 16MHz / 16 = 1MHz, puis 1000 counts = 1ms
            TIM2->PSC = 0;
 8000508:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800050c:	2200      	movs	r2, #0
 800050e:	629a      	str	r2, [r3, #40]	@ 0x28
            TIM2->ARR = 16000;
 8000510:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000514:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8000518:	62da      	str	r2, [r3, #44]	@ 0x2c
            TIM2->CNT =0;
 800051a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800051e:	2200      	movs	r2, #0
 8000520:	625a      	str	r2, [r3, #36]	@ 0x24
            TIM2->SR =~TIM_SR_UIF;
 8000522:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000526:	f06f 0201 	mvn.w	r2, #1
 800052a:	611a      	str	r2, [r3, #16]
            TIM2->DIER |= TIM_DIER_UIE;   // Activer interruption update
 800052c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000530:	68db      	ldr	r3, [r3, #12]
 8000532:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000536:	f043 0301 	orr.w	r3, r3, #1
 800053a:	60d3      	str	r3, [r2, #12]


            // Activer l'interruption dans le NVIC
            NVIC_EnableIRQ(TIM2_IRQn);
 800053c:	201c      	movs	r0, #28
 800053e:	f7ff ff93 	bl	8000468 <__NVIC_EnableIRQ>
            NVIC_SetPriority(TIM2_IRQn, 0);
 8000542:	2100      	movs	r1, #0
 8000544:	201c      	movs	r0, #28
 8000546:	f7ff ffad 	bl	80004a4 <__NVIC_SetPriority>

            TIM2->CR1 |= TIM_CR1_CEN;     // Démarrer le timer
 800054a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000554:	f043 0301 	orr.w	r3, r3, #1
 8000558:	6013      	str	r3, [r2, #0]

}
 800055a:	bf00      	nop
 800055c:	bd80      	pop	{r7, pc}
 800055e:	bf00      	nop
 8000560:	40023800 	.word	0x40023800

08000564 <USART2_Init>:
#include <stm32f446xx.h>
#include "main.h"
#include "usart.h"


void USART2_Init(void){
 8000564:	b480      	push	{r7}
 8000566:	af00      	add	r7, sp, #0
	/* USART2 Init */
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN | RCC_AHB1ENR_GPIOCEN;
 8000568:	4b1b      	ldr	r3, [pc, #108]	@ (80005d8 <USART2_Init+0x74>)
 800056a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800056c:	4a1a      	ldr	r2, [pc, #104]	@ (80005d8 <USART2_Init+0x74>)
 800056e:	f043 0305 	orr.w	r3, r3, #5
 8000572:	6313      	str	r3, [r2, #48]	@ 0x30
	RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 8000574:	4b18      	ldr	r3, [pc, #96]	@ (80005d8 <USART2_Init+0x74>)
 8000576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000578:	4a17      	ldr	r2, [pc, #92]	@ (80005d8 <USART2_Init+0x74>)
 800057a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800057e:	6413      	str	r3, [r2, #64]	@ 0x40
	USART2->CR1 |= USART_CR1_UE;
 8000580:	4b16      	ldr	r3, [pc, #88]	@ (80005dc <USART2_Init+0x78>)
 8000582:	68db      	ldr	r3, [r3, #12]
 8000584:	4a15      	ldr	r2, [pc, #84]	@ (80005dc <USART2_Init+0x78>)
 8000586:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800058a:	60d3      	str	r3, [r2, #12]
	GPIOA->MODER |= ALT_MODE<<4;					// PA2
 800058c:	4b14      	ldr	r3, [pc, #80]	@ (80005e0 <USART2_Init+0x7c>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	4a13      	ldr	r2, [pc, #76]	@ (80005e0 <USART2_Init+0x7c>)
 8000592:	f043 0320 	orr.w	r3, r3, #32
 8000596:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= ALT_MODE<<6;					// PA3
 8000598:	4b11      	ldr	r3, [pc, #68]	@ (80005e0 <USART2_Init+0x7c>)
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	4a10      	ldr	r2, [pc, #64]	@ (80005e0 <USART2_Init+0x7c>)
 800059e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80005a2:	6013      	str	r3, [r2, #0]
	GPIOA->AFR[0] |= 7<<8;							// USART2
 80005a4:	4b0e      	ldr	r3, [pc, #56]	@ (80005e0 <USART2_Init+0x7c>)
 80005a6:	6a1b      	ldr	r3, [r3, #32]
 80005a8:	4a0d      	ldr	r2, [pc, #52]	@ (80005e0 <USART2_Init+0x7c>)
 80005aa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80005ae:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= 7<<12;							// USART2
 80005b0:	4b0b      	ldr	r3, [pc, #44]	@ (80005e0 <USART2_Init+0x7c>)
 80005b2:	6a1b      	ldr	r3, [r3, #32]
 80005b4:	4a0a      	ldr	r2, [pc, #40]	@ (80005e0 <USART2_Init+0x7c>)
 80005b6:	f443 43e0 	orr.w	r3, r3, #28672	@ 0x7000
 80005ba:	6213      	str	r3, [r2, #32]
	USART2->BRR  = 139;								// 115200 - APB1:16Mhz
 80005bc:	4b07      	ldr	r3, [pc, #28]	@ (80005dc <USART2_Init+0x78>)
 80005be:	228b      	movs	r2, #139	@ 0x8b
 80005c0:	609a      	str	r2, [r3, #8]
	USART2->CR1 |= USART_CR1_TE | USART_CR1_RE;		// RX-TX
 80005c2:	4b06      	ldr	r3, [pc, #24]	@ (80005dc <USART2_Init+0x78>)
 80005c4:	68db      	ldr	r3, [r3, #12]
 80005c6:	4a05      	ldr	r2, [pc, #20]	@ (80005dc <USART2_Init+0x78>)
 80005c8:	f043 030c 	orr.w	r3, r3, #12
 80005cc:	60d3      	str	r3, [r2, #12]
}
 80005ce:	bf00      	nop
 80005d0:	46bd      	mov	sp, r7
 80005d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d6:	4770      	bx	lr
 80005d8:	40023800 	.word	0x40023800
 80005dc:	40004400 	.word	0x40004400
 80005e0:	40020000 	.word	0x40020000

080005e4 <USART2_TransmitChar>:


void USART2_TransmitChar(uint8_t data){
 80005e4:	b480      	push	{r7}
 80005e6:	b083      	sub	sp, #12
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	4603      	mov	r3, r0
 80005ec:	71fb      	strb	r3, [r7, #7]
	USART2->DR = data;
 80005ee:	4a08      	ldr	r2, [pc, #32]	@ (8000610 <USART2_TransmitChar+0x2c>)
 80005f0:	79fb      	ldrb	r3, [r7, #7]
 80005f2:	6053      	str	r3, [r2, #4]
	while( (USART2->SR & USART_SR_TXE)==0 );
 80005f4:	bf00      	nop
 80005f6:	4b06      	ldr	r3, [pc, #24]	@ (8000610 <USART2_TransmitChar+0x2c>)
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d0f9      	beq.n	80005f6 <USART2_TransmitChar+0x12>
}
 8000602:	bf00      	nop
 8000604:	bf00      	nop
 8000606:	370c      	adds	r7, #12
 8000608:	46bd      	mov	sp, r7
 800060a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060e:	4770      	bx	lr
 8000610:	40004400 	.word	0x40004400

08000614 <USART2_ReceiveChar>:


uint8_t USART2_ReceiveChar(void){
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
	while( (USART2->SR & USART_SR_RXNE)==0 );
 8000618:	bf00      	nop
 800061a:	4b07      	ldr	r3, [pc, #28]	@ (8000638 <USART2_ReceiveChar+0x24>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	f003 0320 	and.w	r3, r3, #32
 8000622:	2b00      	cmp	r3, #0
 8000624:	d0f9      	beq.n	800061a <USART2_ReceiveChar+0x6>
	return USART2->DR;
 8000626:	4b04      	ldr	r3, [pc, #16]	@ (8000638 <USART2_ReceiveChar+0x24>)
 8000628:	685b      	ldr	r3, [r3, #4]
 800062a:	b2db      	uxtb	r3, r3

}
 800062c:	4618      	mov	r0, r3
 800062e:	46bd      	mov	sp, r7
 8000630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop
 8000638:	40004400 	.word	0x40004400

0800063c <__io_putchar>:
#include "util.h"
#include "usart.h"


/* Send on USART2 PA2*/
int __io_putchar(int ch){
 800063c:	b580      	push	{r7, lr}
 800063e:	b082      	sub	sp, #8
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
	USART2_TransmitChar(ch);
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	b2db      	uxtb	r3, r3
 8000648:	4618      	mov	r0, r3
 800064a:	f7ff ffcb 	bl	80005e4 <USART2_TransmitChar>
	return 0;
 800064e:	2300      	movs	r3, #0
}
 8000650:	4618      	mov	r0, r3
 8000652:	3708      	adds	r7, #8
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}

08000658 <__io_getchar>:

/* Receive on USART2 PA3 */
int __io_getchar(void){
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0
	return USART2_ReceiveChar();
 800065c:	f7ff ffda 	bl	8000614 <USART2_ReceiveChar>
 8000660:	4603      	mov	r3, r0
}
 8000662:	4618      	mov	r0, r3
 8000664:	bd80      	pop	{r7, pc}
	...

08000668 <FPU_Init>:
/* For scanf function */
void SCANF_Init(void){
	setvbuf(stdin, NULL, _IONBF, 0);
}

void FPU_Init(void){
 8000668:	b480      	push	{r7}
 800066a:	af00      	add	r7, sp, #0
	SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));
 800066c:	4b06      	ldr	r3, [pc, #24]	@ (8000688 <FPU_Init+0x20>)
 800066e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000672:	4a05      	ldr	r2, [pc, #20]	@ (8000688 <FPU_Init+0x20>)
 8000674:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000678:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
}
 800067c:	bf00      	nop
 800067e:	46bd      	mov	sp, r7
 8000680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop
 8000688:	e000ed00 	.word	0xe000ed00

0800068c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800068c:	480d      	ldr	r0, [pc, #52]	@ (80006c4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800068e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000690:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000694:	480c      	ldr	r0, [pc, #48]	@ (80006c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000696:	490d      	ldr	r1, [pc, #52]	@ (80006cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000698:	4a0d      	ldr	r2, [pc, #52]	@ (80006d0 <LoopForever+0xe>)
  movs r3, #0
 800069a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800069c:	e002      	b.n	80006a4 <LoopCopyDataInit>

0800069e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800069e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006a2:	3304      	adds	r3, #4

080006a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006a8:	d3f9      	bcc.n	800069e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006aa:	4a0a      	ldr	r2, [pc, #40]	@ (80006d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80006ac:	4c0a      	ldr	r4, [pc, #40]	@ (80006d8 <LoopForever+0x16>)
  movs r3, #0
 80006ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006b0:	e001      	b.n	80006b6 <LoopFillZerobss>

080006b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006b4:	3204      	adds	r2, #4

080006b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006b8:	d3fb      	bcc.n	80006b2 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80006ba:	f003 f8ff 	bl	80038bc <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 80006be:	f7ff fdfb 	bl	80002b8 <main>

080006c2 <LoopForever>:

LoopForever:
  b LoopForever
 80006c2:	e7fe      	b.n	80006c2 <LoopForever>
  ldr   r0, =_estack
 80006c4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80006c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006cc:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80006d0:	08004540 	.word	0x08004540
  ldr r2, =_sbss
 80006d4:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80006d8:	20005914 	.word	0x20005914

080006dc <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006dc:	e7fe      	b.n	80006dc <ADC_IRQHandler>

080006de <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80006de:	b480      	push	{r7}
 80006e0:	b083      	sub	sp, #12
 80006e2:	af00      	add	r7, sp, #0
 80006e4:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	f103 0208 	add.w	r2, r3, #8
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	f04f 32ff 	mov.w	r2, #4294967295
 80006f6:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	f103 0208 	add.w	r2, r3, #8
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	f103 0208 	add.w	r2, r3, #8
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	2200      	movs	r2, #0
 8000710:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8000712:	bf00      	nop
 8000714:	370c      	adds	r7, #12
 8000716:	46bd      	mov	sp, r7
 8000718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071c:	4770      	bx	lr

0800071e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800071e:	b480      	push	{r7}
 8000720:	b083      	sub	sp, #12
 8000722:	af00      	add	r7, sp, #0
 8000724:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	2200      	movs	r2, #0
 800072a:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800072c:	bf00      	nop
 800072e:	370c      	adds	r7, #12
 8000730:	46bd      	mov	sp, r7
 8000732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000736:	4770      	bx	lr

08000738 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8000738:	b480      	push	{r7}
 800073a:	b085      	sub	sp, #20
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
 8000740:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000742:	683b      	ldr	r3, [r7, #0]
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8000748:	68bb      	ldr	r3, [r7, #8]
 800074a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800074e:	d103      	bne.n	8000758 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	691b      	ldr	r3, [r3, #16]
 8000754:	60fb      	str	r3, [r7, #12]
 8000756:	e00c      	b.n	8000772 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	3308      	adds	r3, #8
 800075c:	60fb      	str	r3, [r7, #12]
 800075e:	e002      	b.n	8000766 <vListInsert+0x2e>
 8000760:	68fb      	ldr	r3, [r7, #12]
 8000762:	685b      	ldr	r3, [r3, #4]
 8000764:	60fb      	str	r3, [r7, #12]
 8000766:	68fb      	ldr	r3, [r7, #12]
 8000768:	685b      	ldr	r3, [r3, #4]
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	68ba      	ldr	r2, [r7, #8]
 800076e:	429a      	cmp	r2, r3
 8000770:	d2f6      	bcs.n	8000760 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8000772:	68fb      	ldr	r3, [r7, #12]
 8000774:	685a      	ldr	r2, [r3, #4]
 8000776:	683b      	ldr	r3, [r7, #0]
 8000778:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800077a:	683b      	ldr	r3, [r7, #0]
 800077c:	685b      	ldr	r3, [r3, #4]
 800077e:	683a      	ldr	r2, [r7, #0]
 8000780:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8000782:	683b      	ldr	r3, [r7, #0]
 8000784:	68fa      	ldr	r2, [r7, #12]
 8000786:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8000788:	68fb      	ldr	r3, [r7, #12]
 800078a:	683a      	ldr	r2, [r7, #0]
 800078c:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 800078e:	683b      	ldr	r3, [r7, #0]
 8000790:	687a      	ldr	r2, [r7, #4]
 8000792:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	1c5a      	adds	r2, r3, #1
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	601a      	str	r2, [r3, #0]
}
 800079e:	bf00      	nop
 80007a0:	3714      	adds	r7, #20
 80007a2:	46bd      	mov	sp, r7
 80007a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a8:	4770      	bx	lr

080007aa <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80007aa:	b480      	push	{r7}
 80007ac:	b085      	sub	sp, #20
 80007ae:	af00      	add	r7, sp, #0
 80007b0:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	691b      	ldr	r3, [r3, #16]
 80007b6:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	685b      	ldr	r3, [r3, #4]
 80007bc:	687a      	ldr	r2, [r7, #4]
 80007be:	6892      	ldr	r2, [r2, #8]
 80007c0:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	689b      	ldr	r3, [r3, #8]
 80007c6:	687a      	ldr	r2, [r7, #4]
 80007c8:	6852      	ldr	r2, [r2, #4]
 80007ca:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	685b      	ldr	r3, [r3, #4]
 80007d0:	687a      	ldr	r2, [r7, #4]
 80007d2:	429a      	cmp	r2, r3
 80007d4:	d103      	bne.n	80007de <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	689a      	ldr	r2, [r3, #8]
 80007da:	68fb      	ldr	r3, [r7, #12]
 80007dc:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	2200      	movs	r2, #0
 80007e2:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80007e4:	68fb      	ldr	r3, [r7, #12]
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	1e5a      	subs	r2, r3, #1
 80007ea:	68fb      	ldr	r3, [r7, #12]
 80007ec:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80007ee:	68fb      	ldr	r3, [r7, #12]
 80007f0:	681b      	ldr	r3, [r3, #0]
}
 80007f2:	4618      	mov	r0, r3
 80007f4:	3714      	adds	r7, #20
 80007f6:	46bd      	mov	sp, r7
 80007f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fc:	4770      	bx	lr

080007fe <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80007fe:	b580      	push	{r7, lr}
 8000800:	b08c      	sub	sp, #48	@ 0x30
 8000802:	af04      	add	r7, sp, #16
 8000804:	60f8      	str	r0, [r7, #12]
 8000806:	60b9      	str	r1, [r7, #8]
 8000808:	603b      	str	r3, [r7, #0]
 800080a:	4613      	mov	r3, r2
 800080c:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800080e:	88fb      	ldrh	r3, [r7, #6]
 8000810:	009b      	lsls	r3, r3, #2
 8000812:	4618      	mov	r0, r3
 8000814:	f001 f962 	bl	8001adc <pvPortMalloc>
 8000818:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 800081a:	697b      	ldr	r3, [r7, #20]
 800081c:	2b00      	cmp	r3, #0
 800081e:	d013      	beq.n	8000848 <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8000820:	20a8      	movs	r0, #168	@ 0xa8
 8000822:	f001 f95b 	bl	8001adc <pvPortMalloc>
 8000826:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 8000828:	69fb      	ldr	r3, [r7, #28]
 800082a:	2b00      	cmp	r3, #0
 800082c:	d008      	beq.n	8000840 <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 800082e:	22a8      	movs	r2, #168	@ 0xa8
 8000830:	2100      	movs	r1, #0
 8000832:	69f8      	ldr	r0, [r7, #28]
 8000834:	f002 ff90 	bl	8003758 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8000838:	69fb      	ldr	r3, [r7, #28]
 800083a:	697a      	ldr	r2, [r7, #20]
 800083c:	631a      	str	r2, [r3, #48]	@ 0x30
 800083e:	e005      	b.n	800084c <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8000840:	6978      	ldr	r0, [r7, #20]
 8000842:	f001 fa17 	bl	8001c74 <vPortFree>
 8000846:	e001      	b.n	800084c <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8000848:	2300      	movs	r3, #0
 800084a:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800084c:	69fb      	ldr	r3, [r7, #28]
 800084e:	2b00      	cmp	r3, #0
 8000850:	d013      	beq.n	800087a <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8000852:	88fa      	ldrh	r2, [r7, #6]
 8000854:	2300      	movs	r3, #0
 8000856:	9303      	str	r3, [sp, #12]
 8000858:	69fb      	ldr	r3, [r7, #28]
 800085a:	9302      	str	r3, [sp, #8]
 800085c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800085e:	9301      	str	r3, [sp, #4]
 8000860:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000862:	9300      	str	r3, [sp, #0]
 8000864:	683b      	ldr	r3, [r7, #0]
 8000866:	68b9      	ldr	r1, [r7, #8]
 8000868:	68f8      	ldr	r0, [r7, #12]
 800086a:	f000 f80f 	bl	800088c <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 800086e:	69f8      	ldr	r0, [r7, #28]
 8000870:	f000 f8b2 	bl	80009d8 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8000874:	2301      	movs	r3, #1
 8000876:	61bb      	str	r3, [r7, #24]
 8000878:	e002      	b.n	8000880 <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800087a:	f04f 33ff 	mov.w	r3, #4294967295
 800087e:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8000880:	69bb      	ldr	r3, [r7, #24]
    }
 8000882:	4618      	mov	r0, r3
 8000884:	3720      	adds	r7, #32
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
	...

0800088c <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b088      	sub	sp, #32
 8000890:	af00      	add	r7, sp, #0
 8000892:	60f8      	str	r0, [r7, #12]
 8000894:	60b9      	str	r1, [r7, #8]
 8000896:	607a      	str	r2, [r7, #4]
 8000898:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800089a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800089c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	009b      	lsls	r3, r3, #2
 80008a2:	461a      	mov	r2, r3
 80008a4:	21a5      	movs	r1, #165	@ 0xa5
 80008a6:	f002 ff57 	bl	8003758 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80008aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80008ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80008b4:	3b01      	subs	r3, #1
 80008b6:	009b      	lsls	r3, r3, #2
 80008b8:	4413      	add	r3, r2
 80008ba:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80008bc:	69bb      	ldr	r3, [r7, #24]
 80008be:	f023 0307 	bic.w	r3, r3, #7
 80008c2:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80008c4:	69bb      	ldr	r3, [r7, #24]
 80008c6:	f003 0307 	and.w	r3, r3, #7
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d00b      	beq.n	80008e6 <prvInitialiseNewTask+0x5a>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80008ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80008d2:	f383 8811 	msr	BASEPRI, r3
 80008d6:	f3bf 8f6f 	isb	sy
 80008da:	f3bf 8f4f 	dsb	sy
 80008de:	617b      	str	r3, [r7, #20]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80008e0:	bf00      	nop
 80008e2:	bf00      	nop
 80008e4:	e7fd      	b.n	80008e2 <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80008e6:	68bb      	ldr	r3, [r7, #8]
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d01e      	beq.n	800092a <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80008ec:	2300      	movs	r3, #0
 80008ee:	61fb      	str	r3, [r7, #28]
 80008f0:	e012      	b.n	8000918 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80008f2:	68ba      	ldr	r2, [r7, #8]
 80008f4:	69fb      	ldr	r3, [r7, #28]
 80008f6:	4413      	add	r3, r2
 80008f8:	7819      	ldrb	r1, [r3, #0]
 80008fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80008fc:	69fb      	ldr	r3, [r7, #28]
 80008fe:	4413      	add	r3, r2
 8000900:	3334      	adds	r3, #52	@ 0x34
 8000902:	460a      	mov	r2, r1
 8000904:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8000906:	68ba      	ldr	r2, [r7, #8]
 8000908:	69fb      	ldr	r3, [r7, #28]
 800090a:	4413      	add	r3, r2
 800090c:	781b      	ldrb	r3, [r3, #0]
 800090e:	2b00      	cmp	r3, #0
 8000910:	d006      	beq.n	8000920 <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8000912:	69fb      	ldr	r3, [r7, #28]
 8000914:	3301      	adds	r3, #1
 8000916:	61fb      	str	r3, [r7, #28]
 8000918:	69fb      	ldr	r3, [r7, #28]
 800091a:	2b0f      	cmp	r3, #15
 800091c:	d9e9      	bls.n	80008f2 <prvInitialiseNewTask+0x66>
 800091e:	e000      	b.n	8000922 <prvInitialiseNewTask+0x96>
            {
                break;
 8000920:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8000922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000924:	2200      	movs	r2, #0
 8000926:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 800092a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800092c:	2b06      	cmp	r3, #6
 800092e:	d90b      	bls.n	8000948 <prvInitialiseNewTask+0xbc>
        __asm volatile
 8000930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000934:	f383 8811 	msr	BASEPRI, r3
 8000938:	f3bf 8f6f 	isb	sy
 800093c:	f3bf 8f4f 	dsb	sy
 8000940:	613b      	str	r3, [r7, #16]
    }
 8000942:	bf00      	nop
 8000944:	bf00      	nop
 8000946:	e7fd      	b.n	8000944 <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8000948:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800094a:	2b06      	cmp	r3, #6
 800094c:	d901      	bls.n	8000952 <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800094e:	2306      	movs	r3, #6
 8000950:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8000952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000954:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000956:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8000958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800095a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800095c:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800095e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000960:	3304      	adds	r3, #4
 8000962:	4618      	mov	r0, r3
 8000964:	f7ff fedb 	bl	800071e <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8000968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800096a:	3318      	adds	r3, #24
 800096c:	4618      	mov	r0, r3
 800096e:	f7ff fed6 	bl	800071e <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8000972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000974:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000976:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800097a:	f1c3 0207 	rsb	r2, r3, #7
 800097e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000980:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8000982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000984:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000986:	625a      	str	r2, [r3, #36]	@ 0x24
    #endif

    #if ( ( configUSE_NEWLIB_REENTRANT == 1 ) || ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 ) )
    {
        /* Allocate and initialize memory for the task's TLS Block. */
        configINIT_TLS_BLOCK( pxNewTCB->xTLSBlock );
 8000988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800098a:	3354      	adds	r3, #84	@ 0x54
 800098c:	224c      	movs	r2, #76	@ 0x4c
 800098e:	2100      	movs	r1, #0
 8000990:	4618      	mov	r0, r3
 8000992:	f002 fee1 	bl	8003758 <memset>
 8000996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000998:	4a0c      	ldr	r2, [pc, #48]	@ (80009cc <prvInitialiseNewTask+0x140>)
 800099a:	659a      	str	r2, [r3, #88]	@ 0x58
 800099c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800099e:	4a0c      	ldr	r2, [pc, #48]	@ (80009d0 <prvInitialiseNewTask+0x144>)
 80009a0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80009a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80009a4:	4a0b      	ldr	r2, [pc, #44]	@ (80009d4 <prvInitialiseNewTask+0x148>)
 80009a6:	661a      	str	r2, [r3, #96]	@ 0x60
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80009a8:	683a      	ldr	r2, [r7, #0]
 80009aa:	68f9      	ldr	r1, [r7, #12]
 80009ac:	69b8      	ldr	r0, [r7, #24]
 80009ae:	f000 fe6d 	bl	800168c <pxPortInitialiseStack>
 80009b2:	4602      	mov	r2, r0
 80009b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80009b6:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 80009b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d002      	beq.n	80009c4 <prvInitialiseNewTask+0x138>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80009be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80009c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80009c2:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80009c4:	bf00      	nop
 80009c6:	3720      	adds	r7, #32
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	200057c8 	.word	0x200057c8
 80009d0:	20005830 	.word	0x20005830
 80009d4:	20005898 	.word	0x20005898

080009d8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b084      	sub	sp, #16
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80009e0:	f000 ff96 	bl	8001910 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 80009e4:	4b7b      	ldr	r3, [pc, #492]	@ (8000bd4 <prvAddNewTaskToReadyList+0x1fc>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	3301      	adds	r3, #1
 80009ea:	4a7a      	ldr	r2, [pc, #488]	@ (8000bd4 <prvAddNewTaskToReadyList+0x1fc>)
 80009ec:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80009ee:	4b7a      	ldr	r3, [pc, #488]	@ (8000bd8 <prvAddNewTaskToReadyList+0x200>)
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d109      	bne.n	8000a0a <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80009f6:	4a78      	ldr	r2, [pc, #480]	@ (8000bd8 <prvAddNewTaskToReadyList+0x200>)
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80009fc:	4b75      	ldr	r3, [pc, #468]	@ (8000bd4 <prvAddNewTaskToReadyList+0x1fc>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	2b01      	cmp	r3, #1
 8000a02:	d110      	bne.n	8000a26 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8000a04:	f000 fd10 	bl	8001428 <prvInitialiseTaskLists>
 8000a08:	e00d      	b.n	8000a26 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8000a0a:	4b74      	ldr	r3, [pc, #464]	@ (8000bdc <prvAddNewTaskToReadyList+0x204>)
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d109      	bne.n	8000a26 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8000a12:	4b71      	ldr	r3, [pc, #452]	@ (8000bd8 <prvAddNewTaskToReadyList+0x200>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a1c:	429a      	cmp	r2, r3
 8000a1e:	d802      	bhi.n	8000a26 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8000a20:	4a6d      	ldr	r2, [pc, #436]	@ (8000bd8 <prvAddNewTaskToReadyList+0x200>)
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8000a26:	4b6e      	ldr	r3, [pc, #440]	@ (8000be0 <prvAddNewTaskToReadyList+0x208>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	3301      	adds	r3, #1
 8000a2c:	4a6c      	ldr	r2, [pc, #432]	@ (8000be0 <prvAddNewTaskToReadyList+0x208>)
 8000a2e:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 8000a30:	4b6b      	ldr	r3, [pc, #428]	@ (8000be0 <prvAddNewTaskToReadyList+0x208>)
 8000a32:	681a      	ldr	r2, [r3, #0]
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	645a      	str	r2, [r3, #68]	@ 0x44
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d05e      	beq.n	8000afc <prvAddNewTaskToReadyList+0x124>
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d048      	beq.n	8000ad6 <prvAddNewTaskToReadyList+0xfe>
 8000a44:	2003      	movs	r0, #3
 8000a46:	f002 f94f 	bl	8002ce8 <prvTraceGetObjectHandle>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	6878      	ldr	r0, [r7, #4]
 8000a50:	f001 fa43 	bl	8001eda <prvTraceSetTaskNumberLow16>
 8000a54:	4b63      	ldr	r3, [pc, #396]	@ (8000be4 <prvAddNewTaskToReadyList+0x20c>)
 8000a56:	881b      	ldrh	r3, [r3, #0]
 8000a58:	4619      	mov	r1, r3
 8000a5a:	6878      	ldr	r0, [r7, #4]
 8000a5c:	f001 fa53 	bl	8001f06 <prvTraceSetTaskNumberHigh16>
 8000a60:	6878      	ldr	r0, [r7, #4]
 8000a62:	f001 fa1f 	bl	8001ea4 <prvTraceGetTaskNumberLow16>
 8000a66:	4603      	mov	r3, r0
 8000a68:	b2d9      	uxtb	r1, r3
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	3334      	adds	r3, #52	@ 0x34
 8000a6e:	461a      	mov	r2, r3
 8000a70:	2003      	movs	r0, #3
 8000a72:	f002 f9f7 	bl	8002e64 <prvTraceSetObjectName>
 8000a76:	6878      	ldr	r0, [r7, #4]
 8000a78:	f001 fa14 	bl	8001ea4 <prvTraceGetTaskNumberLow16>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	b2d9      	uxtb	r1, r3
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a84:	b2db      	uxtb	r3, r3
 8000a86:	461a      	mov	r2, r3
 8000a88:	2003      	movs	r0, #3
 8000a8a:	f002 f843 	bl	8002b14 <prvTraceSetPriorityProperty>
 8000a8e:	f001 fa50 	bl	8001f32 <prvTraceGetCurrentTaskHandle>
 8000a92:	4603      	mov	r3, r0
 8000a94:	4618      	mov	r0, r3
 8000a96:	f001 fa12 	bl	8001ebe <prvTraceGetTaskNumberHigh16>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	461a      	mov	r2, r3
 8000a9e:	4b52      	ldr	r3, [pc, #328]	@ (8000be8 <prvAddNewTaskToReadyList+0x210>)
 8000aa0:	881b      	ldrh	r3, [r3, #0]
 8000aa2:	4013      	ands	r3, r2
 8000aa4:	b29b      	uxth	r3, r3
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d028      	beq.n	8000afc <prvAddNewTaskToReadyList+0x124>
 8000aaa:	6878      	ldr	r0, [r7, #4]
 8000aac:	f001 fa07 	bl	8001ebe <prvTraceGetTaskNumberHigh16>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	461a      	mov	r2, r3
 8000ab4:	4b4c      	ldr	r3, [pc, #304]	@ (8000be8 <prvAddNewTaskToReadyList+0x210>)
 8000ab6:	881b      	ldrh	r3, [r3, #0]
 8000ab8:	4013      	ands	r3, r2
 8000aba:	b29b      	uxth	r3, r3
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d01d      	beq.n	8000afc <prvAddNewTaskToReadyList+0x124>
 8000ac0:	6878      	ldr	r0, [r7, #4]
 8000ac2:	f001 f9ef 	bl	8001ea4 <prvTraceGetTaskNumberLow16>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	b2db      	uxtb	r3, r3
 8000aca:	461a      	mov	r2, r3
 8000acc:	2103      	movs	r1, #3
 8000ace:	201b      	movs	r0, #27
 8000ad0:	f001 fed0 	bl	8002874 <prvTraceStoreKernelCall>
 8000ad4:	e012      	b.n	8000afc <prvAddNewTaskToReadyList+0x124>
 8000ad6:	f001 fa2c 	bl	8001f32 <prvTraceGetCurrentTaskHandle>
 8000ada:	4603      	mov	r3, r0
 8000adc:	4618      	mov	r0, r3
 8000ade:	f001 f9ee 	bl	8001ebe <prvTraceGetTaskNumberHigh16>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	461a      	mov	r2, r3
 8000ae6:	4b40      	ldr	r3, [pc, #256]	@ (8000be8 <prvAddNewTaskToReadyList+0x210>)
 8000ae8:	881b      	ldrh	r3, [r3, #0]
 8000aea:	4013      	ands	r3, r2
 8000aec:	b29b      	uxth	r3, r3
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d004      	beq.n	8000afc <prvAddNewTaskToReadyList+0x124>
 8000af2:	2200      	movs	r2, #0
 8000af4:	2103      	movs	r1, #3
 8000af6:	201b      	movs	r0, #27
 8000af8:	f001 febc 	bl	8002874 <prvTraceStoreKernelCall>

        prvAddTaskToReadyList( pxNewTCB );
 8000afc:	6878      	ldr	r0, [r7, #4]
 8000afe:	f001 f9de 	bl	8001ebe <prvTraceGetTaskNumberHigh16>
 8000b02:	4603      	mov	r3, r0
 8000b04:	461a      	mov	r2, r3
 8000b06:	4b38      	ldr	r3, [pc, #224]	@ (8000be8 <prvAddNewTaskToReadyList+0x210>)
 8000b08:	881b      	ldrh	r3, [r3, #0]
 8000b0a:	4013      	ands	r3, r2
 8000b0c:	b29b      	uxth	r3, r3
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d007      	beq.n	8000b22 <prvAddNewTaskToReadyList+0x14a>
 8000b12:	6878      	ldr	r0, [r7, #4]
 8000b14:	f001 f9c6 	bl	8001ea4 <prvTraceGetTaskNumberLow16>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	b2db      	uxtb	r3, r3
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	f001 fdb5 	bl	800268c <prvTraceStoreTaskReady>
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b26:	2201      	movs	r2, #1
 8000b28:	409a      	lsls	r2, r3
 8000b2a:	4b30      	ldr	r3, [pc, #192]	@ (8000bec <prvAddNewTaskToReadyList+0x214>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	4313      	orrs	r3, r2
 8000b30:	4a2e      	ldr	r2, [pc, #184]	@ (8000bec <prvAddNewTaskToReadyList+0x214>)
 8000b32:	6013      	str	r3, [r2, #0]
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000b38:	492d      	ldr	r1, [pc, #180]	@ (8000bf0 <prvAddNewTaskToReadyList+0x218>)
 8000b3a:	4613      	mov	r3, r2
 8000b3c:	009b      	lsls	r3, r3, #2
 8000b3e:	4413      	add	r3, r2
 8000b40:	009b      	lsls	r3, r3, #2
 8000b42:	440b      	add	r3, r1
 8000b44:	3304      	adds	r3, #4
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	60fb      	str	r3, [r7, #12]
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	68fa      	ldr	r2, [r7, #12]
 8000b4e:	609a      	str	r2, [r3, #8]
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	689a      	ldr	r2, [r3, #8]
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	60da      	str	r2, [r3, #12]
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	689b      	ldr	r3, [r3, #8]
 8000b5c:	687a      	ldr	r2, [r7, #4]
 8000b5e:	3204      	adds	r2, #4
 8000b60:	605a      	str	r2, [r3, #4]
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	1d1a      	adds	r2, r3, #4
 8000b66:	68fb      	ldr	r3, [r7, #12]
 8000b68:	609a      	str	r2, [r3, #8]
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000b6e:	4613      	mov	r3, r2
 8000b70:	009b      	lsls	r3, r3, #2
 8000b72:	4413      	add	r3, r2
 8000b74:	009b      	lsls	r3, r3, #2
 8000b76:	4a1e      	ldr	r2, [pc, #120]	@ (8000bf0 <prvAddNewTaskToReadyList+0x218>)
 8000b78:	441a      	add	r2, r3
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	615a      	str	r2, [r3, #20]
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000b82:	491b      	ldr	r1, [pc, #108]	@ (8000bf0 <prvAddNewTaskToReadyList+0x218>)
 8000b84:	4613      	mov	r3, r2
 8000b86:	009b      	lsls	r3, r3, #2
 8000b88:	4413      	add	r3, r2
 8000b8a:	009b      	lsls	r3, r3, #2
 8000b8c:	440b      	add	r3, r1
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	1c59      	adds	r1, r3, #1
 8000b92:	4817      	ldr	r0, [pc, #92]	@ (8000bf0 <prvAddNewTaskToReadyList+0x218>)
 8000b94:	4613      	mov	r3, r2
 8000b96:	009b      	lsls	r3, r3, #2
 8000b98:	4413      	add	r3, r2
 8000b9a:	009b      	lsls	r3, r3, #2
 8000b9c:	4403      	add	r3, r0
 8000b9e:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8000ba0:	f000 fee8 	bl	8001974 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8000ba4:	4b0d      	ldr	r3, [pc, #52]	@ (8000bdc <prvAddNewTaskToReadyList+0x204>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d00e      	beq.n	8000bca <prvAddNewTaskToReadyList+0x1f2>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8000bac:	4b0a      	ldr	r3, [pc, #40]	@ (8000bd8 <prvAddNewTaskToReadyList+0x200>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000bb6:	429a      	cmp	r2, r3
 8000bb8:	d207      	bcs.n	8000bca <prvAddNewTaskToReadyList+0x1f2>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8000bba:	4b0e      	ldr	r3, [pc, #56]	@ (8000bf4 <prvAddNewTaskToReadyList+0x21c>)
 8000bbc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000bc0:	601a      	str	r2, [r3, #0]
 8000bc2:	f3bf 8f4f 	dsb	sy
 8000bc6:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8000bca:	bf00      	nop
 8000bcc:	3710      	adds	r7, #16
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	20000194 	.word	0x20000194
 8000bd8:	20000094 	.word	0x20000094
 8000bdc:	200001a0 	.word	0x200001a0
 8000be0:	200001b0 	.word	0x200001b0
 8000be4:	20003e12 	.word	0x20003e12
 8000be8:	20003e10 	.word	0x20003e10
 8000bec:	2000019c 	.word	0x2000019c
 8000bf0:	20000098 	.word	0x20000098
 8000bf4:	e000ed04 	.word	0xe000ed04

08000bf8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b084      	sub	sp, #16
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8000c00:	2300      	movs	r3, #0
 8000c02:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d04c      	beq.n	8000ca4 <vTaskDelay+0xac>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 8000c0a:	4b2e      	ldr	r3, [pc, #184]	@ (8000cc4 <vTaskDelay+0xcc>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d00b      	beq.n	8000c2a <vTaskDelay+0x32>
        __asm volatile
 8000c12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000c16:	f383 8811 	msr	BASEPRI, r3
 8000c1a:	f3bf 8f6f 	isb	sy
 8000c1e:	f3bf 8f4f 	dsb	sy
 8000c22:	60bb      	str	r3, [r7, #8]
    }
 8000c24:	bf00      	nop
 8000c26:	bf00      	nop
 8000c28:	e7fd      	b.n	8000c26 <vTaskDelay+0x2e>
            vTaskSuspendAll();
 8000c2a:	f000 f8cb 	bl	8000dc4 <vTaskSuspendAll>
            {
                traceTASK_DELAY();
 8000c2e:	4b26      	ldr	r3, [pc, #152]	@ (8000cc8 <vTaskDelay+0xd0>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	4618      	mov	r0, r3
 8000c34:	f001 f943 	bl	8001ebe <prvTraceGetTaskNumberHigh16>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	461a      	mov	r2, r3
 8000c3c:	4b23      	ldr	r3, [pc, #140]	@ (8000ccc <vTaskDelay+0xd4>)
 8000c3e:	881b      	ldrh	r3, [r3, #0]
 8000c40:	4013      	ands	r3, r2
 8000c42:	b29b      	uxth	r3, r3
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d00d      	beq.n	8000c64 <vTaskDelay+0x6c>
 8000c48:	6879      	ldr	r1, [r7, #4]
 8000c4a:	2089      	movs	r0, #137	@ 0x89
 8000c4c:	f001 fe9c 	bl	8002988 <prvTraceStoreKernelCallWithNumericParamOnly>
 8000c50:	4b1d      	ldr	r3, [pc, #116]	@ (8000cc8 <vTaskDelay+0xd0>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	4618      	mov	r0, r3
 8000c56:	f001 f925 	bl	8001ea4 <prvTraceGetTaskNumberLow16>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	b2db      	uxtb	r3, r3
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f001 ffc4 	bl	8002bec <prvTraceSetTaskInstanceFinished>
 8000c64:	f001 f965 	bl	8001f32 <prvTraceGetCurrentTaskHandle>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	f001 f927 	bl	8001ebe <prvTraceGetTaskNumberHigh16>
 8000c70:	4603      	mov	r3, r0
 8000c72:	461a      	mov	r2, r3
 8000c74:	4b15      	ldr	r3, [pc, #84]	@ (8000ccc <vTaskDelay+0xd4>)
 8000c76:	881b      	ldrh	r3, [r3, #0]
 8000c78:	4013      	ands	r3, r2
 8000c7a:	b29b      	uxth	r3, r3
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d00a      	beq.n	8000c96 <vTaskDelay+0x9e>
 8000c80:	f001 f957 	bl	8001f32 <prvTraceGetCurrentTaskHandle>
 8000c84:	4603      	mov	r3, r0
 8000c86:	4618      	mov	r0, r3
 8000c88:	f001 f90c 	bl	8001ea4 <prvTraceGetTaskNumberLow16>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	b2db      	uxtb	r3, r3
 8000c90:	4618      	mov	r0, r3
 8000c92:	f001 ffab 	bl	8002bec <prvTraceSetTaskInstanceFinished>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8000c96:	2100      	movs	r1, #0
 8000c98:	6878      	ldr	r0, [r7, #4]
 8000c9a:	f000 fc77 	bl	800158c <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8000c9e:	f000 f89f 	bl	8000de0 <xTaskResumeAll>
 8000ca2:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d107      	bne.n	8000cba <vTaskDelay+0xc2>
        {
            portYIELD_WITHIN_API();
 8000caa:	4b09      	ldr	r3, [pc, #36]	@ (8000cd0 <vTaskDelay+0xd8>)
 8000cac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000cb0:	601a      	str	r2, [r3, #0]
 8000cb2:	f3bf 8f4f 	dsb	sy
 8000cb6:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8000cba:	bf00      	nop
 8000cbc:	3710      	adds	r7, #16
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	200001bc 	.word	0x200001bc
 8000cc8:	20000094 	.word	0x20000094
 8000ccc:	20003e10 	.word	0x20003e10
 8000cd0:	e000ed04 	.word	0xe000ed04

08000cd4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b086      	sub	sp, #24
 8000cd8:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 8000cda:	4b2f      	ldr	r3, [pc, #188]	@ (8000d98 <vTaskStartScheduler+0xc4>)
 8000cdc:	9301      	str	r3, [sp, #4]
 8000cde:	2300      	movs	r3, #0
 8000ce0:	9300      	str	r3, [sp, #0]
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	2280      	movs	r2, #128	@ 0x80
 8000ce6:	492d      	ldr	r1, [pc, #180]	@ (8000d9c <vTaskStartScheduler+0xc8>)
 8000ce8:	482d      	ldr	r0, [pc, #180]	@ (8000da0 <vTaskStartScheduler+0xcc>)
 8000cea:	f7ff fd88 	bl	80007fe <xTaskCreate>
 8000cee:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	2b01      	cmp	r3, #1
 8000cf4:	d13a      	bne.n	8000d6c <vTaskStartScheduler+0x98>
        __asm volatile
 8000cf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000cfa:	f383 8811 	msr	BASEPRI, r3
 8000cfe:	f3bf 8f6f 	isb	sy
 8000d02:	f3bf 8f4f 	dsb	sy
 8000d06:	60bb      	str	r3, [r7, #8]
    }
 8000d08:	bf00      	nop

        #if ( ( configUSE_NEWLIB_REENTRANT == 1 ) || ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 ) )
        {
            /* Switch C-Runtime's TLS Block to point to the TLS
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
 8000d0a:	4b26      	ldr	r3, [pc, #152]	@ (8000da4 <vTaskStartScheduler+0xd0>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	3354      	adds	r3, #84	@ 0x54
 8000d10:	4a25      	ldr	r2, [pc, #148]	@ (8000da8 <vTaskStartScheduler+0xd4>)
 8000d12:	6013      	str	r3, [r2, #0]
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8000d14:	4b25      	ldr	r3, [pc, #148]	@ (8000dac <vTaskStartScheduler+0xd8>)
 8000d16:	f04f 32ff 	mov.w	r2, #4294967295
 8000d1a:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8000d1c:	4b24      	ldr	r3, [pc, #144]	@ (8000db0 <vTaskStartScheduler+0xdc>)
 8000d1e:	2201      	movs	r2, #1
 8000d20:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8000d22:	4b24      	ldr	r3, [pc, #144]	@ (8000db4 <vTaskStartScheduler+0xe0>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8000d28:	4b23      	ldr	r3, [pc, #140]	@ (8000db8 <vTaskStartScheduler+0xe4>)
 8000d2a:	2201      	movs	r2, #1
 8000d2c:	601a      	str	r2, [r3, #0]
 8000d2e:	f001 f900 	bl	8001f32 <prvTraceGetCurrentTaskHandle>
 8000d32:	4603      	mov	r3, r0
 8000d34:	4618      	mov	r0, r3
 8000d36:	f001 f8c2 	bl	8001ebe <prvTraceGetTaskNumberHigh16>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	461a      	mov	r2, r3
 8000d3e:	4b1f      	ldr	r3, [pc, #124]	@ (8000dbc <vTaskStartScheduler+0xe8>)
 8000d40:	881b      	ldrh	r3, [r3, #0]
 8000d42:	4013      	ands	r3, r2
 8000d44:	b29b      	uxth	r3, r3
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d00a      	beq.n	8000d60 <vTaskStartScheduler+0x8c>
 8000d4a:	f001 f8f2 	bl	8001f32 <prvTraceGetCurrentTaskHandle>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	4618      	mov	r0, r3
 8000d52:	f001 f8a7 	bl	8001ea4 <prvTraceGetTaskNumberLow16>
 8000d56:	4603      	mov	r3, r0
 8000d58:	b2db      	uxtb	r3, r3
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f001 fe70 	bl	8002a40 <prvTraceStoreTaskswitch>
 8000d60:	4b15      	ldr	r3, [pc, #84]	@ (8000db8 <vTaskStartScheduler+0xe4>)
 8000d62:	2202      	movs	r2, #2
 8000d64:	601a      	str	r2, [r3, #0]

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8000d66:	f000 fd1d 	bl	80017a4 <xPortStartScheduler>
 8000d6a:	e00f      	b.n	8000d8c <vTaskStartScheduler+0xb8>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d72:	d10b      	bne.n	8000d8c <vTaskStartScheduler+0xb8>
        __asm volatile
 8000d74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000d78:	f383 8811 	msr	BASEPRI, r3
 8000d7c:	f3bf 8f6f 	isb	sy
 8000d80:	f3bf 8f4f 	dsb	sy
 8000d84:	607b      	str	r3, [r7, #4]
    }
 8000d86:	bf00      	nop
 8000d88:	bf00      	nop
 8000d8a:	e7fd      	b.n	8000d88 <vTaskStartScheduler+0xb4>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8000d8c:	4b0c      	ldr	r3, [pc, #48]	@ (8000dc0 <vTaskStartScheduler+0xec>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
}
 8000d90:	bf00      	nop
 8000d92:	3710      	adds	r7, #16
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}
 8000d98:	200001b8 	.word	0x200001b8
 8000d9c:	08003dac 	.word	0x08003dac
 8000da0:	080013f9 	.word	0x080013f9
 8000da4:	20000094 	.word	0x20000094
 8000da8:	20000018 	.word	0x20000018
 8000dac:	200001b4 	.word	0x200001b4
 8000db0:	200001a0 	.word	0x200001a0
 8000db4:	20000198 	.word	0x20000198
 8000db8:	20003df8 	.word	0x20003df8
 8000dbc:	20003e10 	.word	0x20003e10
 8000dc0:	08004534 	.word	0x08004534

08000dc4 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8000dc8:	4b04      	ldr	r3, [pc, #16]	@ (8000ddc <vTaskSuspendAll+0x18>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	3301      	adds	r3, #1
 8000dce:	4a03      	ldr	r2, [pc, #12]	@ (8000ddc <vTaskSuspendAll+0x18>)
 8000dd0:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8000dd2:	bf00      	nop
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dda:	4770      	bx	lr
 8000ddc:	200001bc 	.word	0x200001bc

08000de0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b088      	sub	sp, #32
 8000de4:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8000de6:	2300      	movs	r3, #0
 8000de8:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8000dea:	2300      	movs	r3, #0
 8000dec:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8000dee:	4b7b      	ldr	r3, [pc, #492]	@ (8000fdc <xTaskResumeAll+0x1fc>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d10b      	bne.n	8000e0e <xTaskResumeAll+0x2e>
        __asm volatile
 8000df6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000dfa:	f383 8811 	msr	BASEPRI, r3
 8000dfe:	f3bf 8f6f 	isb	sy
 8000e02:	f3bf 8f4f 	dsb	sy
 8000e06:	607b      	str	r3, [r7, #4]
    }
 8000e08:	bf00      	nop
 8000e0a:	bf00      	nop
 8000e0c:	e7fd      	b.n	8000e0a <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8000e0e:	f000 fd7f 	bl	8001910 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8000e12:	4b72      	ldr	r3, [pc, #456]	@ (8000fdc <xTaskResumeAll+0x1fc>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	3b01      	subs	r3, #1
 8000e18:	4a70      	ldr	r2, [pc, #448]	@ (8000fdc <xTaskResumeAll+0x1fc>)
 8000e1a:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8000e1c:	4b6f      	ldr	r3, [pc, #444]	@ (8000fdc <xTaskResumeAll+0x1fc>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	f040 80d3 	bne.w	8000fcc <xTaskResumeAll+0x1ec>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8000e26:	4b6e      	ldr	r3, [pc, #440]	@ (8000fe0 <xTaskResumeAll+0x200>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	f000 80ce 	beq.w	8000fcc <xTaskResumeAll+0x1ec>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8000e30:	e09d      	b.n	8000f6e <xTaskResumeAll+0x18e>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8000e32:	4b6c      	ldr	r3, [pc, #432]	@ (8000fe4 <xTaskResumeAll+0x204>)
 8000e34:	68db      	ldr	r3, [r3, #12]
 8000e36:	68db      	ldr	r3, [r3, #12]
 8000e38:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8000e3a:	69fb      	ldr	r3, [r7, #28]
 8000e3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e3e:	613b      	str	r3, [r7, #16]
 8000e40:	69fb      	ldr	r3, [r7, #28]
 8000e42:	69db      	ldr	r3, [r3, #28]
 8000e44:	69fa      	ldr	r2, [r7, #28]
 8000e46:	6a12      	ldr	r2, [r2, #32]
 8000e48:	609a      	str	r2, [r3, #8]
 8000e4a:	69fb      	ldr	r3, [r7, #28]
 8000e4c:	6a1b      	ldr	r3, [r3, #32]
 8000e4e:	69fa      	ldr	r2, [r7, #28]
 8000e50:	69d2      	ldr	r2, [r2, #28]
 8000e52:	605a      	str	r2, [r3, #4]
 8000e54:	693b      	ldr	r3, [r7, #16]
 8000e56:	685a      	ldr	r2, [r3, #4]
 8000e58:	69fb      	ldr	r3, [r7, #28]
 8000e5a:	3318      	adds	r3, #24
 8000e5c:	429a      	cmp	r2, r3
 8000e5e:	d103      	bne.n	8000e68 <xTaskResumeAll+0x88>
 8000e60:	69fb      	ldr	r3, [r7, #28]
 8000e62:	6a1a      	ldr	r2, [r3, #32]
 8000e64:	693b      	ldr	r3, [r7, #16]
 8000e66:	605a      	str	r2, [r3, #4]
 8000e68:	69fb      	ldr	r3, [r7, #28]
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	629a      	str	r2, [r3, #40]	@ 0x28
 8000e6e:	693b      	ldr	r3, [r7, #16]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	1e5a      	subs	r2, r3, #1
 8000e74:	693b      	ldr	r3, [r7, #16]
 8000e76:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8000e78:	69fb      	ldr	r3, [r7, #28]
 8000e7a:	695b      	ldr	r3, [r3, #20]
 8000e7c:	60fb      	str	r3, [r7, #12]
 8000e7e:	69fb      	ldr	r3, [r7, #28]
 8000e80:	689b      	ldr	r3, [r3, #8]
 8000e82:	69fa      	ldr	r2, [r7, #28]
 8000e84:	68d2      	ldr	r2, [r2, #12]
 8000e86:	609a      	str	r2, [r3, #8]
 8000e88:	69fb      	ldr	r3, [r7, #28]
 8000e8a:	68db      	ldr	r3, [r3, #12]
 8000e8c:	69fa      	ldr	r2, [r7, #28]
 8000e8e:	6892      	ldr	r2, [r2, #8]
 8000e90:	605a      	str	r2, [r3, #4]
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	685a      	ldr	r2, [r3, #4]
 8000e96:	69fb      	ldr	r3, [r7, #28]
 8000e98:	3304      	adds	r3, #4
 8000e9a:	429a      	cmp	r2, r3
 8000e9c:	d103      	bne.n	8000ea6 <xTaskResumeAll+0xc6>
 8000e9e:	69fb      	ldr	r3, [r7, #28]
 8000ea0:	68da      	ldr	r2, [r3, #12]
 8000ea2:	68fb      	ldr	r3, [r7, #12]
 8000ea4:	605a      	str	r2, [r3, #4]
 8000ea6:	69fb      	ldr	r3, [r7, #28]
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	615a      	str	r2, [r3, #20]
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	1e5a      	subs	r2, r3, #1
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8000eb6:	69f8      	ldr	r0, [r7, #28]
 8000eb8:	f001 f801 	bl	8001ebe <prvTraceGetTaskNumberHigh16>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	461a      	mov	r2, r3
 8000ec0:	4b49      	ldr	r3, [pc, #292]	@ (8000fe8 <xTaskResumeAll+0x208>)
 8000ec2:	881b      	ldrh	r3, [r3, #0]
 8000ec4:	4013      	ands	r3, r2
 8000ec6:	b29b      	uxth	r3, r3
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d007      	beq.n	8000edc <xTaskResumeAll+0xfc>
 8000ecc:	69f8      	ldr	r0, [r7, #28]
 8000ece:	f000 ffe9 	bl	8001ea4 <prvTraceGetTaskNumberLow16>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	b2db      	uxtb	r3, r3
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f001 fbd8 	bl	800268c <prvTraceStoreTaskReady>
 8000edc:	69fb      	ldr	r3, [r7, #28]
 8000ede:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	409a      	lsls	r2, r3
 8000ee4:	4b41      	ldr	r3, [pc, #260]	@ (8000fec <xTaskResumeAll+0x20c>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4313      	orrs	r3, r2
 8000eea:	4a40      	ldr	r2, [pc, #256]	@ (8000fec <xTaskResumeAll+0x20c>)
 8000eec:	6013      	str	r3, [r2, #0]
 8000eee:	69fb      	ldr	r3, [r7, #28]
 8000ef0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000ef2:	493f      	ldr	r1, [pc, #252]	@ (8000ff0 <xTaskResumeAll+0x210>)
 8000ef4:	4613      	mov	r3, r2
 8000ef6:	009b      	lsls	r3, r3, #2
 8000ef8:	4413      	add	r3, r2
 8000efa:	009b      	lsls	r3, r3, #2
 8000efc:	440b      	add	r3, r1
 8000efe:	3304      	adds	r3, #4
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	60bb      	str	r3, [r7, #8]
 8000f04:	69fb      	ldr	r3, [r7, #28]
 8000f06:	68ba      	ldr	r2, [r7, #8]
 8000f08:	609a      	str	r2, [r3, #8]
 8000f0a:	68bb      	ldr	r3, [r7, #8]
 8000f0c:	689a      	ldr	r2, [r3, #8]
 8000f0e:	69fb      	ldr	r3, [r7, #28]
 8000f10:	60da      	str	r2, [r3, #12]
 8000f12:	68bb      	ldr	r3, [r7, #8]
 8000f14:	689b      	ldr	r3, [r3, #8]
 8000f16:	69fa      	ldr	r2, [r7, #28]
 8000f18:	3204      	adds	r2, #4
 8000f1a:	605a      	str	r2, [r3, #4]
 8000f1c:	69fb      	ldr	r3, [r7, #28]
 8000f1e:	1d1a      	adds	r2, r3, #4
 8000f20:	68bb      	ldr	r3, [r7, #8]
 8000f22:	609a      	str	r2, [r3, #8]
 8000f24:	69fb      	ldr	r3, [r7, #28]
 8000f26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000f28:	4613      	mov	r3, r2
 8000f2a:	009b      	lsls	r3, r3, #2
 8000f2c:	4413      	add	r3, r2
 8000f2e:	009b      	lsls	r3, r3, #2
 8000f30:	4a2f      	ldr	r2, [pc, #188]	@ (8000ff0 <xTaskResumeAll+0x210>)
 8000f32:	441a      	add	r2, r3
 8000f34:	69fb      	ldr	r3, [r7, #28]
 8000f36:	615a      	str	r2, [r3, #20]
 8000f38:	69fb      	ldr	r3, [r7, #28]
 8000f3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000f3c:	492c      	ldr	r1, [pc, #176]	@ (8000ff0 <xTaskResumeAll+0x210>)
 8000f3e:	4613      	mov	r3, r2
 8000f40:	009b      	lsls	r3, r3, #2
 8000f42:	4413      	add	r3, r2
 8000f44:	009b      	lsls	r3, r3, #2
 8000f46:	440b      	add	r3, r1
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	1c59      	adds	r1, r3, #1
 8000f4c:	4828      	ldr	r0, [pc, #160]	@ (8000ff0 <xTaskResumeAll+0x210>)
 8000f4e:	4613      	mov	r3, r2
 8000f50:	009b      	lsls	r3, r3, #2
 8000f52:	4413      	add	r3, r2
 8000f54:	009b      	lsls	r3, r3, #2
 8000f56:	4403      	add	r3, r0
 8000f58:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8000f5a:	69fb      	ldr	r3, [r7, #28]
 8000f5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000f5e:	4b25      	ldr	r3, [pc, #148]	@ (8000ff4 <xTaskResumeAll+0x214>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f64:	429a      	cmp	r2, r3
 8000f66:	d302      	bcc.n	8000f6e <xTaskResumeAll+0x18e>
                    {
                        xYieldPending = pdTRUE;
 8000f68:	4b23      	ldr	r3, [pc, #140]	@ (8000ff8 <xTaskResumeAll+0x218>)
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8000f6e:	4b1d      	ldr	r3, [pc, #116]	@ (8000fe4 <xTaskResumeAll+0x204>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	f47f af5d 	bne.w	8000e32 <xTaskResumeAll+0x52>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8000f78:	69fb      	ldr	r3, [r7, #28]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d001      	beq.n	8000f82 <xTaskResumeAll+0x1a2>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8000f7e:	f000 fad9 	bl	8001534 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8000f82:	4b1e      	ldr	r3, [pc, #120]	@ (8000ffc <xTaskResumeAll+0x21c>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	617b      	str	r3, [r7, #20]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8000f88:	697b      	ldr	r3, [r7, #20]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d010      	beq.n	8000fb0 <xTaskResumeAll+0x1d0>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8000f8e:	f000 f839 	bl	8001004 <xTaskIncrementTick>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d002      	beq.n	8000f9e <xTaskResumeAll+0x1be>
                            {
                                xYieldPending = pdTRUE;
 8000f98:	4b17      	ldr	r3, [pc, #92]	@ (8000ff8 <xTaskResumeAll+0x218>)
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8000f9e:	697b      	ldr	r3, [r7, #20]
 8000fa0:	3b01      	subs	r3, #1
 8000fa2:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d1f1      	bne.n	8000f8e <xTaskResumeAll+0x1ae>

                        xPendedTicks = 0;
 8000faa:	4b14      	ldr	r3, [pc, #80]	@ (8000ffc <xTaskResumeAll+0x21c>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8000fb0:	4b11      	ldr	r3, [pc, #68]	@ (8000ff8 <xTaskResumeAll+0x218>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d009      	beq.n	8000fcc <xTaskResumeAll+0x1ec>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8000fb8:	2301      	movs	r3, #1
 8000fba:	61bb      	str	r3, [r7, #24]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8000fbc:	4b10      	ldr	r3, [pc, #64]	@ (8001000 <xTaskResumeAll+0x220>)
 8000fbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000fc2:	601a      	str	r2, [r3, #0]
 8000fc4:	f3bf 8f4f 	dsb	sy
 8000fc8:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8000fcc:	f000 fcd2 	bl	8001974 <vPortExitCritical>

    return xAlreadyYielded;
 8000fd0:	69bb      	ldr	r3, [r7, #24]
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	3720      	adds	r7, #32
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	200001bc 	.word	0x200001bc
 8000fe0:	20000194 	.word	0x20000194
 8000fe4:	20000154 	.word	0x20000154
 8000fe8:	20003e10 	.word	0x20003e10
 8000fec:	2000019c 	.word	0x2000019c
 8000ff0:	20000098 	.word	0x20000098
 8000ff4:	20000094 	.word	0x20000094
 8000ff8:	200001a8 	.word	0x200001a8
 8000ffc:	200001a4 	.word	0x200001a4
 8001000:	e000ed04 	.word	0xe000ed04

08001004 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b08a      	sub	sp, #40	@ 0x28
 8001008:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800100a:	2300      	movs	r3, #0
 800100c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );
 800100e:	4b90      	ldr	r3, [pc, #576]	@ (8001250 <xTaskIncrementTick+0x24c>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	2b01      	cmp	r3, #1
 8001014:	d003      	beq.n	800101e <xTaskIncrementTick+0x1a>
 8001016:	4b8f      	ldr	r3, [pc, #572]	@ (8001254 <xTaskIncrementTick+0x250>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d107      	bne.n	800102e <xTaskIncrementTick+0x2a>
 800101e:	4b8e      	ldr	r3, [pc, #568]	@ (8001258 <xTaskIncrementTick+0x254>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	3301      	adds	r3, #1
 8001024:	4a8c      	ldr	r2, [pc, #560]	@ (8001258 <xTaskIncrementTick+0x254>)
 8001026:	6013      	str	r3, [r2, #0]
 8001028:	2000      	movs	r0, #0
 800102a:	f002 f953 	bl	80032d4 <prvTracePortGetTimeStamp>
 800102e:	4b88      	ldr	r3, [pc, #544]	@ (8001250 <xTaskIncrementTick+0x24c>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d106      	bne.n	8001044 <xTaskIncrementTick+0x40>
 8001036:	4b89      	ldr	r3, [pc, #548]	@ (800125c <xTaskIncrementTick+0x258>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	3301      	adds	r3, #1
 800103c:	4619      	mov	r1, r3
 800103e:	2003      	movs	r0, #3
 8001040:	f001 fca2 	bl	8002988 <prvTraceStoreKernelCallWithNumericParamOnly>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001044:	4b82      	ldr	r3, [pc, #520]	@ (8001250 <xTaskIncrementTick+0x24c>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	2b00      	cmp	r3, #0
 800104a:	f040 811b 	bne.w	8001284 <xTaskIncrementTick+0x280>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800104e:	4b83      	ldr	r3, [pc, #524]	@ (800125c <xTaskIncrementTick+0x258>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	3301      	adds	r3, #1
 8001054:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8001056:	4a81      	ldr	r2, [pc, #516]	@ (800125c <xTaskIncrementTick+0x258>)
 8001058:	6a3b      	ldr	r3, [r7, #32]
 800105a:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800105c:	6a3b      	ldr	r3, [r7, #32]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d121      	bne.n	80010a6 <xTaskIncrementTick+0xa2>
        {
            taskSWITCH_DELAYED_LISTS();
 8001062:	4b7f      	ldr	r3, [pc, #508]	@ (8001260 <xTaskIncrementTick+0x25c>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d00b      	beq.n	8001084 <xTaskIncrementTick+0x80>
        __asm volatile
 800106c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001070:	f383 8811 	msr	BASEPRI, r3
 8001074:	f3bf 8f6f 	isb	sy
 8001078:	f3bf 8f4f 	dsb	sy
 800107c:	607b      	str	r3, [r7, #4]
    }
 800107e:	bf00      	nop
 8001080:	bf00      	nop
 8001082:	e7fd      	b.n	8001080 <xTaskIncrementTick+0x7c>
 8001084:	4b76      	ldr	r3, [pc, #472]	@ (8001260 <xTaskIncrementTick+0x25c>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	61fb      	str	r3, [r7, #28]
 800108a:	4b76      	ldr	r3, [pc, #472]	@ (8001264 <xTaskIncrementTick+0x260>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4a74      	ldr	r2, [pc, #464]	@ (8001260 <xTaskIncrementTick+0x25c>)
 8001090:	6013      	str	r3, [r2, #0]
 8001092:	4a74      	ldr	r2, [pc, #464]	@ (8001264 <xTaskIncrementTick+0x260>)
 8001094:	69fb      	ldr	r3, [r7, #28]
 8001096:	6013      	str	r3, [r2, #0]
 8001098:	4b73      	ldr	r3, [pc, #460]	@ (8001268 <xTaskIncrementTick+0x264>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	3301      	adds	r3, #1
 800109e:	4a72      	ldr	r2, [pc, #456]	@ (8001268 <xTaskIncrementTick+0x264>)
 80010a0:	6013      	str	r3, [r2, #0]
 80010a2:	f000 fa47 	bl	8001534 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80010a6:	4b71      	ldr	r3, [pc, #452]	@ (800126c <xTaskIncrementTick+0x268>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	6a3a      	ldr	r2, [r7, #32]
 80010ac:	429a      	cmp	r2, r3
 80010ae:	f0c0 80b9 	bcc.w	8001224 <xTaskIncrementTick+0x220>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80010b2:	4b6b      	ldr	r3, [pc, #428]	@ (8001260 <xTaskIncrementTick+0x25c>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d104      	bne.n	80010c6 <xTaskIncrementTick+0xc2>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80010bc:	4b6b      	ldr	r3, [pc, #428]	@ (800126c <xTaskIncrementTick+0x268>)
 80010be:	f04f 32ff 	mov.w	r2, #4294967295
 80010c2:	601a      	str	r2, [r3, #0]
                    break;
 80010c4:	e0ae      	b.n	8001224 <xTaskIncrementTick+0x220>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80010c6:	4b66      	ldr	r3, [pc, #408]	@ (8001260 <xTaskIncrementTick+0x25c>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	68db      	ldr	r3, [r3, #12]
 80010cc:	68db      	ldr	r3, [r3, #12]
 80010ce:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80010d0:	69bb      	ldr	r3, [r7, #24]
 80010d2:	685b      	ldr	r3, [r3, #4]
 80010d4:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 80010d6:	6a3a      	ldr	r2, [r7, #32]
 80010d8:	697b      	ldr	r3, [r7, #20]
 80010da:	429a      	cmp	r2, r3
 80010dc:	d203      	bcs.n	80010e6 <xTaskIncrementTick+0xe2>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80010de:	4a63      	ldr	r2, [pc, #396]	@ (800126c <xTaskIncrementTick+0x268>)
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 80010e4:	e09e      	b.n	8001224 <xTaskIncrementTick+0x220>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80010e6:	69bb      	ldr	r3, [r7, #24]
 80010e8:	695b      	ldr	r3, [r3, #20]
 80010ea:	613b      	str	r3, [r7, #16]
 80010ec:	69bb      	ldr	r3, [r7, #24]
 80010ee:	689b      	ldr	r3, [r3, #8]
 80010f0:	69ba      	ldr	r2, [r7, #24]
 80010f2:	68d2      	ldr	r2, [r2, #12]
 80010f4:	609a      	str	r2, [r3, #8]
 80010f6:	69bb      	ldr	r3, [r7, #24]
 80010f8:	68db      	ldr	r3, [r3, #12]
 80010fa:	69ba      	ldr	r2, [r7, #24]
 80010fc:	6892      	ldr	r2, [r2, #8]
 80010fe:	605a      	str	r2, [r3, #4]
 8001100:	693b      	ldr	r3, [r7, #16]
 8001102:	685a      	ldr	r2, [r3, #4]
 8001104:	69bb      	ldr	r3, [r7, #24]
 8001106:	3304      	adds	r3, #4
 8001108:	429a      	cmp	r2, r3
 800110a:	d103      	bne.n	8001114 <xTaskIncrementTick+0x110>
 800110c:	69bb      	ldr	r3, [r7, #24]
 800110e:	68da      	ldr	r2, [r3, #12]
 8001110:	693b      	ldr	r3, [r7, #16]
 8001112:	605a      	str	r2, [r3, #4]
 8001114:	69bb      	ldr	r3, [r7, #24]
 8001116:	2200      	movs	r2, #0
 8001118:	615a      	str	r2, [r3, #20]
 800111a:	693b      	ldr	r3, [r7, #16]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	1e5a      	subs	r2, r3, #1
 8001120:	693b      	ldr	r3, [r7, #16]
 8001122:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001124:	69bb      	ldr	r3, [r7, #24]
 8001126:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001128:	2b00      	cmp	r3, #0
 800112a:	d01e      	beq.n	800116a <xTaskIncrementTick+0x166>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800112c:	69bb      	ldr	r3, [r7, #24]
 800112e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001130:	60fb      	str	r3, [r7, #12]
 8001132:	69bb      	ldr	r3, [r7, #24]
 8001134:	69db      	ldr	r3, [r3, #28]
 8001136:	69ba      	ldr	r2, [r7, #24]
 8001138:	6a12      	ldr	r2, [r2, #32]
 800113a:	609a      	str	r2, [r3, #8]
 800113c:	69bb      	ldr	r3, [r7, #24]
 800113e:	6a1b      	ldr	r3, [r3, #32]
 8001140:	69ba      	ldr	r2, [r7, #24]
 8001142:	69d2      	ldr	r2, [r2, #28]
 8001144:	605a      	str	r2, [r3, #4]
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	685a      	ldr	r2, [r3, #4]
 800114a:	69bb      	ldr	r3, [r7, #24]
 800114c:	3318      	adds	r3, #24
 800114e:	429a      	cmp	r2, r3
 8001150:	d103      	bne.n	800115a <xTaskIncrementTick+0x156>
 8001152:	69bb      	ldr	r3, [r7, #24]
 8001154:	6a1a      	ldr	r2, [r3, #32]
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	605a      	str	r2, [r3, #4]
 800115a:	69bb      	ldr	r3, [r7, #24]
 800115c:	2200      	movs	r2, #0
 800115e:	629a      	str	r2, [r3, #40]	@ 0x28
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	1e5a      	subs	r2, r3, #1
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 800116a:	69b8      	ldr	r0, [r7, #24]
 800116c:	f000 fea7 	bl	8001ebe <prvTraceGetTaskNumberHigh16>
 8001170:	4603      	mov	r3, r0
 8001172:	461a      	mov	r2, r3
 8001174:	4b3e      	ldr	r3, [pc, #248]	@ (8001270 <xTaskIncrementTick+0x26c>)
 8001176:	881b      	ldrh	r3, [r3, #0]
 8001178:	4013      	ands	r3, r2
 800117a:	b29b      	uxth	r3, r3
 800117c:	2b00      	cmp	r3, #0
 800117e:	d007      	beq.n	8001190 <xTaskIncrementTick+0x18c>
 8001180:	69b8      	ldr	r0, [r7, #24]
 8001182:	f000 fe8f 	bl	8001ea4 <prvTraceGetTaskNumberLow16>
 8001186:	4603      	mov	r3, r0
 8001188:	b2db      	uxtb	r3, r3
 800118a:	4618      	mov	r0, r3
 800118c:	f001 fa7e 	bl	800268c <prvTraceStoreTaskReady>
 8001190:	69bb      	ldr	r3, [r7, #24]
 8001192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001194:	2201      	movs	r2, #1
 8001196:	409a      	lsls	r2, r3
 8001198:	4b36      	ldr	r3, [pc, #216]	@ (8001274 <xTaskIncrementTick+0x270>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4313      	orrs	r3, r2
 800119e:	4a35      	ldr	r2, [pc, #212]	@ (8001274 <xTaskIncrementTick+0x270>)
 80011a0:	6013      	str	r3, [r2, #0]
 80011a2:	69bb      	ldr	r3, [r7, #24]
 80011a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80011a6:	4934      	ldr	r1, [pc, #208]	@ (8001278 <xTaskIncrementTick+0x274>)
 80011a8:	4613      	mov	r3, r2
 80011aa:	009b      	lsls	r3, r3, #2
 80011ac:	4413      	add	r3, r2
 80011ae:	009b      	lsls	r3, r3, #2
 80011b0:	440b      	add	r3, r1
 80011b2:	3304      	adds	r3, #4
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	60bb      	str	r3, [r7, #8]
 80011b8:	69bb      	ldr	r3, [r7, #24]
 80011ba:	68ba      	ldr	r2, [r7, #8]
 80011bc:	609a      	str	r2, [r3, #8]
 80011be:	68bb      	ldr	r3, [r7, #8]
 80011c0:	689a      	ldr	r2, [r3, #8]
 80011c2:	69bb      	ldr	r3, [r7, #24]
 80011c4:	60da      	str	r2, [r3, #12]
 80011c6:	68bb      	ldr	r3, [r7, #8]
 80011c8:	689b      	ldr	r3, [r3, #8]
 80011ca:	69ba      	ldr	r2, [r7, #24]
 80011cc:	3204      	adds	r2, #4
 80011ce:	605a      	str	r2, [r3, #4]
 80011d0:	69bb      	ldr	r3, [r7, #24]
 80011d2:	1d1a      	adds	r2, r3, #4
 80011d4:	68bb      	ldr	r3, [r7, #8]
 80011d6:	609a      	str	r2, [r3, #8]
 80011d8:	69bb      	ldr	r3, [r7, #24]
 80011da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80011dc:	4613      	mov	r3, r2
 80011de:	009b      	lsls	r3, r3, #2
 80011e0:	4413      	add	r3, r2
 80011e2:	009b      	lsls	r3, r3, #2
 80011e4:	4a24      	ldr	r2, [pc, #144]	@ (8001278 <xTaskIncrementTick+0x274>)
 80011e6:	441a      	add	r2, r3
 80011e8:	69bb      	ldr	r3, [r7, #24]
 80011ea:	615a      	str	r2, [r3, #20]
 80011ec:	69bb      	ldr	r3, [r7, #24]
 80011ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80011f0:	4921      	ldr	r1, [pc, #132]	@ (8001278 <xTaskIncrementTick+0x274>)
 80011f2:	4613      	mov	r3, r2
 80011f4:	009b      	lsls	r3, r3, #2
 80011f6:	4413      	add	r3, r2
 80011f8:	009b      	lsls	r3, r3, #2
 80011fa:	440b      	add	r3, r1
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	1c59      	adds	r1, r3, #1
 8001200:	481d      	ldr	r0, [pc, #116]	@ (8001278 <xTaskIncrementTick+0x274>)
 8001202:	4613      	mov	r3, r2
 8001204:	009b      	lsls	r3, r3, #2
 8001206:	4413      	add	r3, r2
 8001208:	009b      	lsls	r3, r3, #2
 800120a:	4403      	add	r3, r0
 800120c:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800120e:	69bb      	ldr	r3, [r7, #24]
 8001210:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001212:	4b1a      	ldr	r3, [pc, #104]	@ (800127c <xTaskIncrementTick+0x278>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001218:	429a      	cmp	r2, r3
 800121a:	f67f af4a 	bls.w	80010b2 <xTaskIncrementTick+0xae>
                        {
                            xSwitchRequired = pdTRUE;
 800121e:	2301      	movs	r3, #1
 8001220:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001222:	e746      	b.n	80010b2 <xTaskIncrementTick+0xae>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001224:	4b15      	ldr	r3, [pc, #84]	@ (800127c <xTaskIncrementTick+0x278>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800122a:	4913      	ldr	r1, [pc, #76]	@ (8001278 <xTaskIncrementTick+0x274>)
 800122c:	4613      	mov	r3, r2
 800122e:	009b      	lsls	r3, r3, #2
 8001230:	4413      	add	r3, r2
 8001232:	009b      	lsls	r3, r3, #2
 8001234:	440b      	add	r3, r1
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	2b01      	cmp	r3, #1
 800123a:	d901      	bls.n	8001240 <xTaskIncrementTick+0x23c>
            {
                xSwitchRequired = pdTRUE;
 800123c:	2301      	movs	r3, #1
 800123e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 8001240:	4b0f      	ldr	r3, [pc, #60]	@ (8001280 <xTaskIncrementTick+0x27c>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	2b00      	cmp	r3, #0
 8001246:	d022      	beq.n	800128e <xTaskIncrementTick+0x28a>
            {
                xSwitchRequired = pdTRUE;
 8001248:	2301      	movs	r3, #1
 800124a:	627b      	str	r3, [r7, #36]	@ 0x24
 800124c:	e01f      	b.n	800128e <xTaskIncrementTick+0x28a>
 800124e:	bf00      	nop
 8001250:	200001bc 	.word	0x200001bc
 8001254:	200001a4 	.word	0x200001a4
 8001258:	20003dec 	.word	0x20003dec
 800125c:	20000198 	.word	0x20000198
 8001260:	2000014c 	.word	0x2000014c
 8001264:	20000150 	.word	0x20000150
 8001268:	200001ac 	.word	0x200001ac
 800126c:	200001b4 	.word	0x200001b4
 8001270:	20003e10 	.word	0x20003e10
 8001274:	2000019c 	.word	0x2000019c
 8001278:	20000098 	.word	0x20000098
 800127c:	20000094 	.word	0x20000094
 8001280:	200001a8 	.word	0x200001a8
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8001284:	4b04      	ldr	r3, [pc, #16]	@ (8001298 <xTaskIncrementTick+0x294>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	3301      	adds	r3, #1
 800128a:	4a03      	ldr	r2, [pc, #12]	@ (8001298 <xTaskIncrementTick+0x294>)
 800128c:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 800128e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8001290:	4618      	mov	r0, r3
 8001292:	3728      	adds	r7, #40	@ 0x28
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	200001a4 	.word	0x200001a4

0800129c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b086      	sub	sp, #24
 80012a0:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80012a2:	4b38      	ldr	r3, [pc, #224]	@ (8001384 <vTaskSwitchContext+0xe8>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d003      	beq.n	80012b2 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80012aa:	4b37      	ldr	r3, [pc, #220]	@ (8001388 <vTaskSwitchContext+0xec>)
 80012ac:	2201      	movs	r2, #1
 80012ae:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 80012b0:	e064      	b.n	800137c <vTaskSwitchContext+0xe0>
        xYieldPending = pdFALSE;
 80012b2:	4b35      	ldr	r3, [pc, #212]	@ (8001388 <vTaskSwitchContext+0xec>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80012b8:	4b34      	ldr	r3, [pc, #208]	@ (800138c <vTaskSwitchContext+0xf0>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	fab3 f383 	clz	r3, r3
 80012c4:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80012c6:	7afb      	ldrb	r3, [r7, #11]
 80012c8:	f1c3 031f 	rsb	r3, r3, #31
 80012cc:	617b      	str	r3, [r7, #20]
 80012ce:	4930      	ldr	r1, [pc, #192]	@ (8001390 <vTaskSwitchContext+0xf4>)
 80012d0:	697a      	ldr	r2, [r7, #20]
 80012d2:	4613      	mov	r3, r2
 80012d4:	009b      	lsls	r3, r3, #2
 80012d6:	4413      	add	r3, r2
 80012d8:	009b      	lsls	r3, r3, #2
 80012da:	440b      	add	r3, r1
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d10b      	bne.n	80012fa <vTaskSwitchContext+0x5e>
        __asm volatile
 80012e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80012e6:	f383 8811 	msr	BASEPRI, r3
 80012ea:	f3bf 8f6f 	isb	sy
 80012ee:	f3bf 8f4f 	dsb	sy
 80012f2:	607b      	str	r3, [r7, #4]
    }
 80012f4:	bf00      	nop
 80012f6:	bf00      	nop
 80012f8:	e7fd      	b.n	80012f6 <vTaskSwitchContext+0x5a>
 80012fa:	697a      	ldr	r2, [r7, #20]
 80012fc:	4613      	mov	r3, r2
 80012fe:	009b      	lsls	r3, r3, #2
 8001300:	4413      	add	r3, r2
 8001302:	009b      	lsls	r3, r3, #2
 8001304:	4a22      	ldr	r2, [pc, #136]	@ (8001390 <vTaskSwitchContext+0xf4>)
 8001306:	4413      	add	r3, r2
 8001308:	613b      	str	r3, [r7, #16]
 800130a:	693b      	ldr	r3, [r7, #16]
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	685a      	ldr	r2, [r3, #4]
 8001310:	693b      	ldr	r3, [r7, #16]
 8001312:	605a      	str	r2, [r3, #4]
 8001314:	693b      	ldr	r3, [r7, #16]
 8001316:	685a      	ldr	r2, [r3, #4]
 8001318:	693b      	ldr	r3, [r7, #16]
 800131a:	3308      	adds	r3, #8
 800131c:	429a      	cmp	r2, r3
 800131e:	d104      	bne.n	800132a <vTaskSwitchContext+0x8e>
 8001320:	693b      	ldr	r3, [r7, #16]
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	685a      	ldr	r2, [r3, #4]
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	605a      	str	r2, [r3, #4]
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	68db      	ldr	r3, [r3, #12]
 8001330:	4a18      	ldr	r2, [pc, #96]	@ (8001394 <vTaskSwitchContext+0xf8>)
 8001332:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 8001334:	4b18      	ldr	r3, [pc, #96]	@ (8001398 <vTaskSwitchContext+0xfc>)
 8001336:	2201      	movs	r2, #1
 8001338:	601a      	str	r2, [r3, #0]
 800133a:	f000 fdfa 	bl	8001f32 <prvTraceGetCurrentTaskHandle>
 800133e:	4603      	mov	r3, r0
 8001340:	4618      	mov	r0, r3
 8001342:	f000 fdbc 	bl	8001ebe <prvTraceGetTaskNumberHigh16>
 8001346:	4603      	mov	r3, r0
 8001348:	461a      	mov	r2, r3
 800134a:	4b14      	ldr	r3, [pc, #80]	@ (800139c <vTaskSwitchContext+0x100>)
 800134c:	881b      	ldrh	r3, [r3, #0]
 800134e:	4013      	ands	r3, r2
 8001350:	b29b      	uxth	r3, r3
 8001352:	2b00      	cmp	r3, #0
 8001354:	d00a      	beq.n	800136c <vTaskSwitchContext+0xd0>
 8001356:	f000 fdec 	bl	8001f32 <prvTraceGetCurrentTaskHandle>
 800135a:	4603      	mov	r3, r0
 800135c:	4618      	mov	r0, r3
 800135e:	f000 fda1 	bl	8001ea4 <prvTraceGetTaskNumberLow16>
 8001362:	4603      	mov	r3, r0
 8001364:	b2db      	uxtb	r3, r3
 8001366:	4618      	mov	r0, r3
 8001368:	f001 fb6a 	bl	8002a40 <prvTraceStoreTaskswitch>
 800136c:	4b0a      	ldr	r3, [pc, #40]	@ (8001398 <vTaskSwitchContext+0xfc>)
 800136e:	2202      	movs	r2, #2
 8001370:	601a      	str	r2, [r3, #0]
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
 8001372:	4b08      	ldr	r3, [pc, #32]	@ (8001394 <vTaskSwitchContext+0xf8>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	3354      	adds	r3, #84	@ 0x54
 8001378:	4a09      	ldr	r2, [pc, #36]	@ (80013a0 <vTaskSwitchContext+0x104>)
 800137a:	6013      	str	r3, [r2, #0]
}
 800137c:	bf00      	nop
 800137e:	3718      	adds	r7, #24
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}
 8001384:	200001bc 	.word	0x200001bc
 8001388:	200001a8 	.word	0x200001a8
 800138c:	2000019c 	.word	0x2000019c
 8001390:	20000098 	.word	0x20000098
 8001394:	20000094 	.word	0x20000094
 8001398:	20003df8 	.word	0x20003df8
 800139c:	20003e10 	.word	0x20003e10
 80013a0:	20000018 	.word	0x20000018

080013a4 <uxTaskGetTaskNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

    UBaseType_t uxTaskGetTaskNumber( TaskHandle_t xTask )
    {
 80013a4:	b480      	push	{r7}
 80013a6:	b085      	sub	sp, #20
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
        UBaseType_t uxReturn;
        TCB_t const * pxTCB;

        if( xTask != NULL )
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d005      	beq.n	80013be <uxTaskGetTaskNumber+0x1a>
        {
            pxTCB = xTask;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	60bb      	str	r3, [r7, #8]
            uxReturn = pxTCB->uxTaskNumber;
 80013b6:	68bb      	ldr	r3, [r7, #8]
 80013b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80013ba:	60fb      	str	r3, [r7, #12]
 80013bc:	e001      	b.n	80013c2 <uxTaskGetTaskNumber+0x1e>
        }
        else
        {
            uxReturn = 0U;
 80013be:	2300      	movs	r3, #0
 80013c0:	60fb      	str	r3, [r7, #12]
        }

        return uxReturn;
 80013c2:	68fb      	ldr	r3, [r7, #12]
    }
 80013c4:	4618      	mov	r0, r3
 80013c6:	3714      	adds	r7, #20
 80013c8:	46bd      	mov	sp, r7
 80013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ce:	4770      	bx	lr

080013d0 <vTaskSetTaskNumber>:

#if ( configUSE_TRACE_FACILITY == 1 )

    void vTaskSetTaskNumber( TaskHandle_t xTask,
                             const UBaseType_t uxHandle )
    {
 80013d0:	b480      	push	{r7}
 80013d2:	b085      	sub	sp, #20
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
 80013d8:	6039      	str	r1, [r7, #0]
        TCB_t * pxTCB;

        if( xTask != NULL )
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d004      	beq.n	80013ea <vTaskSetTaskNumber+0x1a>
        {
            pxTCB = xTask;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	60fb      	str	r3, [r7, #12]
            pxTCB->uxTaskNumber = uxHandle;
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	683a      	ldr	r2, [r7, #0]
 80013e8:	649a      	str	r2, [r3, #72]	@ 0x48
        }
    }
 80013ea:	bf00      	nop
 80013ec:	3714      	adds	r7, #20
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr
	...

080013f8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8001400:	f000 f852 	bl	80014a8 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8001404:	4b06      	ldr	r3, [pc, #24]	@ (8001420 <prvIdleTask+0x28>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	2b01      	cmp	r3, #1
 800140a:	d9f9      	bls.n	8001400 <prvIdleTask+0x8>
            {
                taskYIELD();
 800140c:	4b05      	ldr	r3, [pc, #20]	@ (8001424 <prvIdleTask+0x2c>)
 800140e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001412:	601a      	str	r2, [r3, #0]
 8001414:	f3bf 8f4f 	dsb	sy
 8001418:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 800141c:	e7f0      	b.n	8001400 <prvIdleTask+0x8>
 800141e:	bf00      	nop
 8001420:	20000098 	.word	0x20000098
 8001424:	e000ed04 	.word	0xe000ed04

08001428 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800142e:	2300      	movs	r3, #0
 8001430:	607b      	str	r3, [r7, #4]
 8001432:	e00c      	b.n	800144e <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001434:	687a      	ldr	r2, [r7, #4]
 8001436:	4613      	mov	r3, r2
 8001438:	009b      	lsls	r3, r3, #2
 800143a:	4413      	add	r3, r2
 800143c:	009b      	lsls	r3, r3, #2
 800143e:	4a12      	ldr	r2, [pc, #72]	@ (8001488 <prvInitialiseTaskLists+0x60>)
 8001440:	4413      	add	r3, r2
 8001442:	4618      	mov	r0, r3
 8001444:	f7ff f94b 	bl	80006de <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	3301      	adds	r3, #1
 800144c:	607b      	str	r3, [r7, #4]
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	2b06      	cmp	r3, #6
 8001452:	d9ef      	bls.n	8001434 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8001454:	480d      	ldr	r0, [pc, #52]	@ (800148c <prvInitialiseTaskLists+0x64>)
 8001456:	f7ff f942 	bl	80006de <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800145a:	480d      	ldr	r0, [pc, #52]	@ (8001490 <prvInitialiseTaskLists+0x68>)
 800145c:	f7ff f93f 	bl	80006de <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8001460:	480c      	ldr	r0, [pc, #48]	@ (8001494 <prvInitialiseTaskLists+0x6c>)
 8001462:	f7ff f93c 	bl	80006de <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8001466:	480c      	ldr	r0, [pc, #48]	@ (8001498 <prvInitialiseTaskLists+0x70>)
 8001468:	f7ff f939 	bl	80006de <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 800146c:	480b      	ldr	r0, [pc, #44]	@ (800149c <prvInitialiseTaskLists+0x74>)
 800146e:	f7ff f936 	bl	80006de <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8001472:	4b0b      	ldr	r3, [pc, #44]	@ (80014a0 <prvInitialiseTaskLists+0x78>)
 8001474:	4a05      	ldr	r2, [pc, #20]	@ (800148c <prvInitialiseTaskLists+0x64>)
 8001476:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8001478:	4b0a      	ldr	r3, [pc, #40]	@ (80014a4 <prvInitialiseTaskLists+0x7c>)
 800147a:	4a05      	ldr	r2, [pc, #20]	@ (8001490 <prvInitialiseTaskLists+0x68>)
 800147c:	601a      	str	r2, [r3, #0]
}
 800147e:	bf00      	nop
 8001480:	3708      	adds	r7, #8
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	20000098 	.word	0x20000098
 800148c:	20000124 	.word	0x20000124
 8001490:	20000138 	.word	0x20000138
 8001494:	20000154 	.word	0x20000154
 8001498:	20000168 	.word	0x20000168
 800149c:	20000180 	.word	0x20000180
 80014a0:	2000014c 	.word	0x2000014c
 80014a4:	20000150 	.word	0x20000150

080014a8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80014ae:	e019      	b.n	80014e4 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 80014b0:	f000 fa2e 	bl	8001910 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80014b4:	4b10      	ldr	r3, [pc, #64]	@ (80014f8 <prvCheckTasksWaitingTermination+0x50>)
 80014b6:	68db      	ldr	r3, [r3, #12]
 80014b8:	68db      	ldr	r3, [r3, #12]
 80014ba:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	3304      	adds	r3, #4
 80014c0:	4618      	mov	r0, r3
 80014c2:	f7ff f972 	bl	80007aa <uxListRemove>
                --uxCurrentNumberOfTasks;
 80014c6:	4b0d      	ldr	r3, [pc, #52]	@ (80014fc <prvCheckTasksWaitingTermination+0x54>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	3b01      	subs	r3, #1
 80014cc:	4a0b      	ldr	r2, [pc, #44]	@ (80014fc <prvCheckTasksWaitingTermination+0x54>)
 80014ce:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 80014d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001500 <prvCheckTasksWaitingTermination+0x58>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	3b01      	subs	r3, #1
 80014d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001500 <prvCheckTasksWaitingTermination+0x58>)
 80014d8:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 80014da:	f000 fa4b 	bl	8001974 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 80014de:	6878      	ldr	r0, [r7, #4]
 80014e0:	f000 f810 	bl	8001504 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80014e4:	4b06      	ldr	r3, [pc, #24]	@ (8001500 <prvCheckTasksWaitingTermination+0x58>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d1e1      	bne.n	80014b0 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 80014ec:	bf00      	nop
 80014ee:	bf00      	nop
 80014f0:	3708      	adds	r7, #8
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	20000168 	.word	0x20000168
 80014fc:	20000194 	.word	0x20000194
 8001500:	2000017c 	.word	0x2000017c

08001504 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
        portCLEAN_UP_TCB( pxTCB );

        #if ( ( configUSE_NEWLIB_REENTRANT == 1 ) || ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 ) )
        {
            /* Free up the memory allocated for the task's TLS Block. */
            configDEINIT_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
 800150c:	4b08      	ldr	r3, [pc, #32]	@ (8001530 <prvDeleteTCB+0x2c>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	3354      	adds	r3, #84	@ 0x54
 8001512:	4618      	mov	r0, r3
 8001514:	f002 f938 	bl	8003788 <_reclaim_reent>

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800151c:	4618      	mov	r0, r3
 800151e:	f000 fba9 	bl	8001c74 <vPortFree>
            vPortFree( pxTCB );
 8001522:	6878      	ldr	r0, [r7, #4]
 8001524:	f000 fba6 	bl	8001c74 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8001528:	bf00      	nop
 800152a:	3708      	adds	r7, #8
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	20000094 	.word	0x20000094

08001534 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001538:	4b0a      	ldr	r3, [pc, #40]	@ (8001564 <prvResetNextTaskUnblockTime+0x30>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d104      	bne.n	800154c <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8001542:	4b09      	ldr	r3, [pc, #36]	@ (8001568 <prvResetNextTaskUnblockTime+0x34>)
 8001544:	f04f 32ff 	mov.w	r2, #4294967295
 8001548:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800154a:	e005      	b.n	8001558 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 800154c:	4b05      	ldr	r3, [pc, #20]	@ (8001564 <prvResetNextTaskUnblockTime+0x30>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	68db      	ldr	r3, [r3, #12]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a04      	ldr	r2, [pc, #16]	@ (8001568 <prvResetNextTaskUnblockTime+0x34>)
 8001556:	6013      	str	r3, [r2, #0]
}
 8001558:	bf00      	nop
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr
 8001562:	bf00      	nop
 8001564:	2000014c 	.word	0x2000014c
 8001568:	200001b4 	.word	0x200001b4

0800156c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

    TaskHandle_t xTaskGetCurrentTaskHandle( void )
    {
 800156c:	b480      	push	{r7}
 800156e:	b083      	sub	sp, #12
 8001570:	af00      	add	r7, sp, #0
        TaskHandle_t xReturn;

        /* A critical section is not required as this is not called from
         * an interrupt and the current TCB will always be the same for any
         * individual execution thread. */
        xReturn = pxCurrentTCB;
 8001572:	4b05      	ldr	r3, [pc, #20]	@ (8001588 <xTaskGetCurrentTaskHandle+0x1c>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	607b      	str	r3, [r7, #4]

        return xReturn;
 8001578:	687b      	ldr	r3, [r7, #4]
    }
 800157a:	4618      	mov	r0, r3
 800157c:	370c      	adds	r7, #12
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr
 8001586:	bf00      	nop
 8001588:	20000094 	.word	0x20000094

0800158c <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b086      	sub	sp, #24
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
 8001594:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8001596:	4b36      	ldr	r3, [pc, #216]	@ (8001670 <prvAddCurrentTaskToDelayedList+0xe4>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800159c:	4b35      	ldr	r3, [pc, #212]	@ (8001674 <prvAddCurrentTaskToDelayedList+0xe8>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	3304      	adds	r3, #4
 80015a2:	4618      	mov	r0, r3
 80015a4:	f7ff f901 	bl	80007aa <uxListRemove>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d10b      	bne.n	80015c6 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80015ae:	4b31      	ldr	r3, [pc, #196]	@ (8001674 <prvAddCurrentTaskToDelayedList+0xe8>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015b4:	2201      	movs	r2, #1
 80015b6:	fa02 f303 	lsl.w	r3, r2, r3
 80015ba:	43da      	mvns	r2, r3
 80015bc:	4b2e      	ldr	r3, [pc, #184]	@ (8001678 <prvAddCurrentTaskToDelayedList+0xec>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4013      	ands	r3, r2
 80015c2:	4a2d      	ldr	r2, [pc, #180]	@ (8001678 <prvAddCurrentTaskToDelayedList+0xec>)
 80015c4:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015cc:	d124      	bne.n	8001618 <prvAddCurrentTaskToDelayedList+0x8c>
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d021      	beq.n	8001618 <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80015d4:	4b29      	ldr	r3, [pc, #164]	@ (800167c <prvAddCurrentTaskToDelayedList+0xf0>)
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	613b      	str	r3, [r7, #16]
 80015da:	4b26      	ldr	r3, [pc, #152]	@ (8001674 <prvAddCurrentTaskToDelayedList+0xe8>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	693a      	ldr	r2, [r7, #16]
 80015e0:	609a      	str	r2, [r3, #8]
 80015e2:	4b24      	ldr	r3, [pc, #144]	@ (8001674 <prvAddCurrentTaskToDelayedList+0xe8>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	693a      	ldr	r2, [r7, #16]
 80015e8:	6892      	ldr	r2, [r2, #8]
 80015ea:	60da      	str	r2, [r3, #12]
 80015ec:	4b21      	ldr	r3, [pc, #132]	@ (8001674 <prvAddCurrentTaskToDelayedList+0xe8>)
 80015ee:	681a      	ldr	r2, [r3, #0]
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	689b      	ldr	r3, [r3, #8]
 80015f4:	3204      	adds	r2, #4
 80015f6:	605a      	str	r2, [r3, #4]
 80015f8:	4b1e      	ldr	r3, [pc, #120]	@ (8001674 <prvAddCurrentTaskToDelayedList+0xe8>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	1d1a      	adds	r2, r3, #4
 80015fe:	693b      	ldr	r3, [r7, #16]
 8001600:	609a      	str	r2, [r3, #8]
 8001602:	4b1c      	ldr	r3, [pc, #112]	@ (8001674 <prvAddCurrentTaskToDelayedList+0xe8>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4a1d      	ldr	r2, [pc, #116]	@ (800167c <prvAddCurrentTaskToDelayedList+0xf0>)
 8001608:	615a      	str	r2, [r3, #20]
 800160a:	4b1c      	ldr	r3, [pc, #112]	@ (800167c <prvAddCurrentTaskToDelayedList+0xf0>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	3301      	adds	r3, #1
 8001610:	4a1a      	ldr	r2, [pc, #104]	@ (800167c <prvAddCurrentTaskToDelayedList+0xf0>)
 8001612:	6013      	str	r3, [r2, #0]
 8001614:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8001616:	e026      	b.n	8001666 <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8001618:	697a      	ldr	r2, [r7, #20]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	4413      	add	r3, r2
 800161e:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001620:	4b14      	ldr	r3, [pc, #80]	@ (8001674 <prvAddCurrentTaskToDelayedList+0xe8>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	68fa      	ldr	r2, [r7, #12]
 8001626:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8001628:	68fa      	ldr	r2, [r7, #12]
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	429a      	cmp	r2, r3
 800162e:	d209      	bcs.n	8001644 <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001630:	4b13      	ldr	r3, [pc, #76]	@ (8001680 <prvAddCurrentTaskToDelayedList+0xf4>)
 8001632:	681a      	ldr	r2, [r3, #0]
 8001634:	4b0f      	ldr	r3, [pc, #60]	@ (8001674 <prvAddCurrentTaskToDelayedList+0xe8>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	3304      	adds	r3, #4
 800163a:	4619      	mov	r1, r3
 800163c:	4610      	mov	r0, r2
 800163e:	f7ff f87b 	bl	8000738 <vListInsert>
}
 8001642:	e010      	b.n	8001666 <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001644:	4b0f      	ldr	r3, [pc, #60]	@ (8001684 <prvAddCurrentTaskToDelayedList+0xf8>)
 8001646:	681a      	ldr	r2, [r3, #0]
 8001648:	4b0a      	ldr	r3, [pc, #40]	@ (8001674 <prvAddCurrentTaskToDelayedList+0xe8>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	3304      	adds	r3, #4
 800164e:	4619      	mov	r1, r3
 8001650:	4610      	mov	r0, r2
 8001652:	f7ff f871 	bl	8000738 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8001656:	4b0c      	ldr	r3, [pc, #48]	@ (8001688 <prvAddCurrentTaskToDelayedList+0xfc>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	68fa      	ldr	r2, [r7, #12]
 800165c:	429a      	cmp	r2, r3
 800165e:	d202      	bcs.n	8001666 <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 8001660:	4a09      	ldr	r2, [pc, #36]	@ (8001688 <prvAddCurrentTaskToDelayedList+0xfc>)
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	6013      	str	r3, [r2, #0]
}
 8001666:	bf00      	nop
 8001668:	3718      	adds	r7, #24
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	20000198 	.word	0x20000198
 8001674:	20000094 	.word	0x20000094
 8001678:	2000019c 	.word	0x2000019c
 800167c:	20000180 	.word	0x20000180
 8001680:	20000150 	.word	0x20000150
 8001684:	2000014c 	.word	0x2000014c
 8001688:	200001b4 	.word	0x200001b4

0800168c <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 800168c:	b480      	push	{r7}
 800168e:	b085      	sub	sp, #20
 8001690:	af00      	add	r7, sp, #0
 8001692:	60f8      	str	r0, [r7, #12]
 8001694:	60b9      	str	r1, [r7, #8]
 8001696:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	3b04      	subs	r3, #4
 800169c:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80016a4:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	3b04      	subs	r3, #4
 80016aa:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 80016ac:	68bb      	ldr	r3, [r7, #8]
 80016ae:	f023 0201 	bic.w	r2, r3, #1
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	3b04      	subs	r3, #4
 80016ba:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 80016bc:	4a0c      	ldr	r2, [pc, #48]	@ (80016f0 <pxPortInitialiseStack+0x64>)
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	3b14      	subs	r3, #20
 80016c6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 80016c8:	687a      	ldr	r2, [r7, #4]
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	3b04      	subs	r3, #4
 80016d2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	f06f 0202 	mvn.w	r2, #2
 80016da:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	3b20      	subs	r3, #32
 80016e0:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80016e2:	68fb      	ldr	r3, [r7, #12]
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	3714      	adds	r7, #20
 80016e8:	46bd      	mov	sp, r7
 80016ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ee:	4770      	bx	lr
 80016f0:	080016f5 	.word	0x080016f5

080016f4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80016f4:	b480      	push	{r7}
 80016f6:	b085      	sub	sp, #20
 80016f8:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 80016fa:	2300      	movs	r3, #0
 80016fc:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 80016fe:	4b13      	ldr	r3, [pc, #76]	@ (800174c <prvTaskExitError+0x58>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001706:	d00b      	beq.n	8001720 <prvTaskExitError+0x2c>
        __asm volatile
 8001708:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800170c:	f383 8811 	msr	BASEPRI, r3
 8001710:	f3bf 8f6f 	isb	sy
 8001714:	f3bf 8f4f 	dsb	sy
 8001718:	60fb      	str	r3, [r7, #12]
    }
 800171a:	bf00      	nop
 800171c:	bf00      	nop
 800171e:	e7fd      	b.n	800171c <prvTaskExitError+0x28>
        __asm volatile
 8001720:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001724:	f383 8811 	msr	BASEPRI, r3
 8001728:	f3bf 8f6f 	isb	sy
 800172c:	f3bf 8f4f 	dsb	sy
 8001730:	60bb      	str	r3, [r7, #8]
    }
 8001732:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8001734:	bf00      	nop
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d0fc      	beq.n	8001736 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 800173c:	bf00      	nop
 800173e:	bf00      	nop
 8001740:	3714      	adds	r7, #20
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr
 800174a:	bf00      	nop
 800174c:	20000004 	.word	0x20000004

08001750 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8001750:	4b07      	ldr	r3, [pc, #28]	@ (8001770 <pxCurrentTCBConst2>)
 8001752:	6819      	ldr	r1, [r3, #0]
 8001754:	6808      	ldr	r0, [r1, #0]
 8001756:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800175a:	f380 8809 	msr	PSP, r0
 800175e:	f3bf 8f6f 	isb	sy
 8001762:	f04f 0000 	mov.w	r0, #0
 8001766:	f380 8811 	msr	BASEPRI, r0
 800176a:	4770      	bx	lr
 800176c:	f3af 8000 	nop.w

08001770 <pxCurrentTCBConst2>:
 8001770:	20000094 	.word	0x20000094
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8001774:	bf00      	nop
 8001776:	bf00      	nop

08001778 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8001778:	4808      	ldr	r0, [pc, #32]	@ (800179c <prvPortStartFirstTask+0x24>)
 800177a:	6800      	ldr	r0, [r0, #0]
 800177c:	6800      	ldr	r0, [r0, #0]
 800177e:	f380 8808 	msr	MSP, r0
 8001782:	f04f 0000 	mov.w	r0, #0
 8001786:	f380 8814 	msr	CONTROL, r0
 800178a:	b662      	cpsie	i
 800178c:	b661      	cpsie	f
 800178e:	f3bf 8f4f 	dsb	sy
 8001792:	f3bf 8f6f 	isb	sy
 8001796:	df00      	svc	0
 8001798:	bf00      	nop
 800179a:	0000      	.short	0x0000
 800179c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 80017a0:	bf00      	nop
 80017a2:	bf00      	nop

080017a4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b088      	sub	sp, #32
 80017a8:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80017aa:	4b50      	ldr	r3, [pc, #320]	@ (80018ec <xPortStartScheduler+0x148>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4a50      	ldr	r2, [pc, #320]	@ (80018f0 <xPortStartScheduler+0x14c>)
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d10b      	bne.n	80017cc <xPortStartScheduler+0x28>
        __asm volatile
 80017b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80017b8:	f383 8811 	msr	BASEPRI, r3
 80017bc:	f3bf 8f6f 	isb	sy
 80017c0:	f3bf 8f4f 	dsb	sy
 80017c4:	617b      	str	r3, [r7, #20]
    }
 80017c6:	bf00      	nop
 80017c8:	bf00      	nop
 80017ca:	e7fd      	b.n	80017c8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80017cc:	4b47      	ldr	r3, [pc, #284]	@ (80018ec <xPortStartScheduler+0x148>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a48      	ldr	r2, [pc, #288]	@ (80018f4 <xPortStartScheduler+0x150>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d10b      	bne.n	80017ee <xPortStartScheduler+0x4a>
        __asm volatile
 80017d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80017da:	f383 8811 	msr	BASEPRI, r3
 80017de:	f3bf 8f6f 	isb	sy
 80017e2:	f3bf 8f4f 	dsb	sy
 80017e6:	61bb      	str	r3, [r7, #24]
    }
 80017e8:	bf00      	nop
 80017ea:	bf00      	nop
 80017ec:	e7fd      	b.n	80017ea <xPortStartScheduler+0x46>

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80017ee:	4b42      	ldr	r3, [pc, #264]	@ (80018f8 <xPortStartScheduler+0x154>)
 80017f0:	61fb      	str	r3, [r7, #28]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 80017f2:	69fb      	ldr	r3, [r7, #28]
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	b2db      	uxtb	r3, r3
 80017f8:	60bb      	str	r3, [r7, #8]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80017fa:	69fb      	ldr	r3, [r7, #28]
 80017fc:	22ff      	movs	r2, #255	@ 0xff
 80017fe:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8001800:	69fb      	ldr	r3, [r7, #28]
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	b2db      	uxtb	r3, r3
 8001806:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8001808:	79fb      	ldrb	r3, [r7, #7]
 800180a:	b2db      	uxtb	r3, r3
 800180c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8001810:	b2da      	uxtb	r2, r3
 8001812:	4b3a      	ldr	r3, [pc, #232]	@ (80018fc <xPortStartScheduler+0x158>)
 8001814:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8001816:	4b3a      	ldr	r3, [pc, #232]	@ (8001900 <xPortStartScheduler+0x15c>)
 8001818:	2207      	movs	r2, #7
 800181a:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800181c:	e009      	b.n	8001832 <xPortStartScheduler+0x8e>
        {
            ulMaxPRIGROUPValue--;
 800181e:	4b38      	ldr	r3, [pc, #224]	@ (8001900 <xPortStartScheduler+0x15c>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	3b01      	subs	r3, #1
 8001824:	4a36      	ldr	r2, [pc, #216]	@ (8001900 <xPortStartScheduler+0x15c>)
 8001826:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8001828:	79fb      	ldrb	r3, [r7, #7]
 800182a:	b2db      	uxtb	r3, r3
 800182c:	005b      	lsls	r3, r3, #1
 800182e:	b2db      	uxtb	r3, r3
 8001830:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8001832:	79fb      	ldrb	r3, [r7, #7]
 8001834:	b2db      	uxtb	r3, r3
 8001836:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800183a:	2b80      	cmp	r3, #128	@ 0x80
 800183c:	d0ef      	beq.n	800181e <xPortStartScheduler+0x7a>
        #ifdef __NVIC_PRIO_BITS
        {
            /* Check the CMSIS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
 800183e:	4b30      	ldr	r3, [pc, #192]	@ (8001900 <xPortStartScheduler+0x15c>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f1c3 0307 	rsb	r3, r3, #7
 8001846:	2b04      	cmp	r3, #4
 8001848:	d00b      	beq.n	8001862 <xPortStartScheduler+0xbe>
        __asm volatile
 800184a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800184e:	f383 8811 	msr	BASEPRI, r3
 8001852:	f3bf 8f6f 	isb	sy
 8001856:	f3bf 8f4f 	dsb	sy
 800185a:	613b      	str	r3, [r7, #16]
    }
 800185c:	bf00      	nop
 800185e:	bf00      	nop
 8001860:	e7fd      	b.n	800185e <xPortStartScheduler+0xba>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8001862:	4b27      	ldr	r3, [pc, #156]	@ (8001900 <xPortStartScheduler+0x15c>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f1c3 0307 	rsb	r3, r3, #7
 800186a:	2b04      	cmp	r3, #4
 800186c:	d00b      	beq.n	8001886 <xPortStartScheduler+0xe2>
        __asm volatile
 800186e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001872:	f383 8811 	msr	BASEPRI, r3
 8001876:	f3bf 8f6f 	isb	sy
 800187a:	f3bf 8f4f 	dsb	sy
 800187e:	60fb      	str	r3, [r7, #12]
    }
 8001880:	bf00      	nop
 8001882:	bf00      	nop
 8001884:	e7fd      	b.n	8001882 <xPortStartScheduler+0xde>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8001886:	4b1e      	ldr	r3, [pc, #120]	@ (8001900 <xPortStartScheduler+0x15c>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	021b      	lsls	r3, r3, #8
 800188c:	4a1c      	ldr	r2, [pc, #112]	@ (8001900 <xPortStartScheduler+0x15c>)
 800188e:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8001890:	4b1b      	ldr	r3, [pc, #108]	@ (8001900 <xPortStartScheduler+0x15c>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001898:	4a19      	ldr	r2, [pc, #100]	@ (8001900 <xPortStartScheduler+0x15c>)
 800189a:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 800189c:	68bb      	ldr	r3, [r7, #8]
 800189e:	b2da      	uxtb	r2, r3
 80018a0:	69fb      	ldr	r3, [r7, #28]
 80018a2:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80018a4:	4b17      	ldr	r3, [pc, #92]	@ (8001904 <xPortStartScheduler+0x160>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4a16      	ldr	r2, [pc, #88]	@ (8001904 <xPortStartScheduler+0x160>)
 80018aa:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018ae:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 80018b0:	4b14      	ldr	r3, [pc, #80]	@ (8001904 <xPortStartScheduler+0x160>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a13      	ldr	r2, [pc, #76]	@ (8001904 <xPortStartScheduler+0x160>)
 80018b6:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80018ba:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 80018bc:	f000 f8de 	bl	8001a7c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 80018c0:	4b11      	ldr	r3, [pc, #68]	@ (8001908 <xPortStartScheduler+0x164>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 80018c6:	f000 f8fd 	bl	8001ac4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80018ca:	4b10      	ldr	r3, [pc, #64]	@ (800190c <xPortStartScheduler+0x168>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4a0f      	ldr	r2, [pc, #60]	@ (800190c <xPortStartScheduler+0x168>)
 80018d0:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80018d4:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 80018d6:	f7ff ff4f 	bl	8001778 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 80018da:	f7ff fcdf 	bl	800129c <vTaskSwitchContext>
    prvTaskExitError();
 80018de:	f7ff ff09 	bl	80016f4 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 80018e2:	2300      	movs	r3, #0
}
 80018e4:	4618      	mov	r0, r3
 80018e6:	3720      	adds	r7, #32
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	e000ed00 	.word	0xe000ed00
 80018f0:	410fc271 	.word	0x410fc271
 80018f4:	410fc270 	.word	0x410fc270
 80018f8:	e000e400 	.word	0xe000e400
 80018fc:	200001c0 	.word	0x200001c0
 8001900:	200001c4 	.word	0x200001c4
 8001904:	e000ed20 	.word	0xe000ed20
 8001908:	20000004 	.word	0x20000004
 800190c:	e000ef34 	.word	0xe000ef34

08001910 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8001910:	b480      	push	{r7}
 8001912:	b083      	sub	sp, #12
 8001914:	af00      	add	r7, sp, #0
        __asm volatile
 8001916:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800191a:	f383 8811 	msr	BASEPRI, r3
 800191e:	f3bf 8f6f 	isb	sy
 8001922:	f3bf 8f4f 	dsb	sy
 8001926:	607b      	str	r3, [r7, #4]
    }
 8001928:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800192a:	4b10      	ldr	r3, [pc, #64]	@ (800196c <vPortEnterCritical+0x5c>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	3301      	adds	r3, #1
 8001930:	4a0e      	ldr	r2, [pc, #56]	@ (800196c <vPortEnterCritical+0x5c>)
 8001932:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8001934:	4b0d      	ldr	r3, [pc, #52]	@ (800196c <vPortEnterCritical+0x5c>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	2b01      	cmp	r3, #1
 800193a:	d110      	bne.n	800195e <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800193c:	4b0c      	ldr	r3, [pc, #48]	@ (8001970 <vPortEnterCritical+0x60>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	b2db      	uxtb	r3, r3
 8001942:	2b00      	cmp	r3, #0
 8001944:	d00b      	beq.n	800195e <vPortEnterCritical+0x4e>
        __asm volatile
 8001946:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800194a:	f383 8811 	msr	BASEPRI, r3
 800194e:	f3bf 8f6f 	isb	sy
 8001952:	f3bf 8f4f 	dsb	sy
 8001956:	603b      	str	r3, [r7, #0]
    }
 8001958:	bf00      	nop
 800195a:	bf00      	nop
 800195c:	e7fd      	b.n	800195a <vPortEnterCritical+0x4a>
    }
}
 800195e:	bf00      	nop
 8001960:	370c      	adds	r7, #12
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr
 800196a:	bf00      	nop
 800196c:	20000004 	.word	0x20000004
 8001970:	e000ed04 	.word	0xe000ed04

08001974 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8001974:	b480      	push	{r7}
 8001976:	b083      	sub	sp, #12
 8001978:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800197a:	4b12      	ldr	r3, [pc, #72]	@ (80019c4 <vPortExitCritical+0x50>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d10b      	bne.n	800199a <vPortExitCritical+0x26>
        __asm volatile
 8001982:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001986:	f383 8811 	msr	BASEPRI, r3
 800198a:	f3bf 8f6f 	isb	sy
 800198e:	f3bf 8f4f 	dsb	sy
 8001992:	607b      	str	r3, [r7, #4]
    }
 8001994:	bf00      	nop
 8001996:	bf00      	nop
 8001998:	e7fd      	b.n	8001996 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 800199a:	4b0a      	ldr	r3, [pc, #40]	@ (80019c4 <vPortExitCritical+0x50>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	3b01      	subs	r3, #1
 80019a0:	4a08      	ldr	r2, [pc, #32]	@ (80019c4 <vPortExitCritical+0x50>)
 80019a2:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80019a4:	4b07      	ldr	r3, [pc, #28]	@ (80019c4 <vPortExitCritical+0x50>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d105      	bne.n	80019b8 <vPortExitCritical+0x44>
 80019ac:	2300      	movs	r3, #0
 80019ae:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 80019b6:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 80019b8:	bf00      	nop
 80019ba:	370c      	adds	r7, #12
 80019bc:	46bd      	mov	sp, r7
 80019be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c2:	4770      	bx	lr
 80019c4:	20000004 	.word	0x20000004
	...

080019d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 80019d0:	f3ef 8009 	mrs	r0, PSP
 80019d4:	f3bf 8f6f 	isb	sy
 80019d8:	4b15      	ldr	r3, [pc, #84]	@ (8001a30 <pxCurrentTCBConst>)
 80019da:	681a      	ldr	r2, [r3, #0]
 80019dc:	f01e 0f10 	tst.w	lr, #16
 80019e0:	bf08      	it	eq
 80019e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80019e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80019ea:	6010      	str	r0, [r2, #0]
 80019ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80019f0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80019f4:	f380 8811 	msr	BASEPRI, r0
 80019f8:	f3bf 8f4f 	dsb	sy
 80019fc:	f3bf 8f6f 	isb	sy
 8001a00:	f7ff fc4c 	bl	800129c <vTaskSwitchContext>
 8001a04:	f04f 0000 	mov.w	r0, #0
 8001a08:	f380 8811 	msr	BASEPRI, r0
 8001a0c:	bc09      	pop	{r0, r3}
 8001a0e:	6819      	ldr	r1, [r3, #0]
 8001a10:	6808      	ldr	r0, [r1, #0]
 8001a12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001a16:	f01e 0f10 	tst.w	lr, #16
 8001a1a:	bf08      	it	eq
 8001a1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8001a20:	f380 8809 	msr	PSP, r0
 8001a24:	f3bf 8f6f 	isb	sy
 8001a28:	4770      	bx	lr
 8001a2a:	bf00      	nop
 8001a2c:	f3af 8000 	nop.w

08001a30 <pxCurrentTCBConst>:
 8001a30:	20000094 	.word	0x20000094
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8001a34:	bf00      	nop
 8001a36:	bf00      	nop

08001a38 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
        __asm volatile
 8001a3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001a42:	f383 8811 	msr	BASEPRI, r3
 8001a46:	f3bf 8f6f 	isb	sy
 8001a4a:	f3bf 8f4f 	dsb	sy
 8001a4e:	607b      	str	r3, [r7, #4]
    }
 8001a50:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8001a52:	f7ff fad7 	bl	8001004 <xTaskIncrementTick>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d003      	beq.n	8001a64 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8001a5c:	4b06      	ldr	r3, [pc, #24]	@ (8001a78 <SysTick_Handler+0x40>)
 8001a5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001a62:	601a      	str	r2, [r3, #0]
 8001a64:	2300      	movs	r3, #0
 8001a66:	603b      	str	r3, [r7, #0]
        __asm volatile
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	f383 8811 	msr	BASEPRI, r3
    }
 8001a6e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8001a70:	bf00      	nop
 8001a72:	3708      	adds	r7, #8
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	e000ed04 	.word	0xe000ed04

08001a7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8001a80:	4b0b      	ldr	r3, [pc, #44]	@ (8001ab0 <vPortSetupTimerInterrupt+0x34>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8001a86:	4b0b      	ldr	r3, [pc, #44]	@ (8001ab4 <vPortSetupTimerInterrupt+0x38>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8001a8c:	4b0a      	ldr	r3, [pc, #40]	@ (8001ab8 <vPortSetupTimerInterrupt+0x3c>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a0a      	ldr	r2, [pc, #40]	@ (8001abc <vPortSetupTimerInterrupt+0x40>)
 8001a92:	fba2 2303 	umull	r2, r3, r2, r3
 8001a96:	099b      	lsrs	r3, r3, #6
 8001a98:	4a09      	ldr	r2, [pc, #36]	@ (8001ac0 <vPortSetupTimerInterrupt+0x44>)
 8001a9a:	3b01      	subs	r3, #1
 8001a9c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8001a9e:	4b04      	ldr	r3, [pc, #16]	@ (8001ab0 <vPortSetupTimerInterrupt+0x34>)
 8001aa0:	2207      	movs	r2, #7
 8001aa2:	601a      	str	r2, [r3, #0]
}
 8001aa4:	bf00      	nop
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr
 8001aae:	bf00      	nop
 8001ab0:	e000e010 	.word	0xe000e010
 8001ab4:	e000e018 	.word	0xe000e018
 8001ab8:	20000000 	.word	0x20000000
 8001abc:	10624dd3 	.word	0x10624dd3
 8001ac0:	e000e014 	.word	0xe000e014

08001ac4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8001ac4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8001ad4 <vPortEnableVFP+0x10>
 8001ac8:	6801      	ldr	r1, [r0, #0]
 8001aca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8001ace:	6001      	str	r1, [r0, #0]
 8001ad0:	4770      	bx	lr
 8001ad2:	0000      	.short	0x0000
 8001ad4:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8001ad8:	bf00      	nop
 8001ada:	bf00      	nop

08001adc <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b08a      	sub	sp, #40	@ 0x28
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	61fb      	str	r3, [r7, #28]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 8001ae8:	f7ff f96c 	bl	8000dc4 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8001aec:	4b5c      	ldr	r3, [pc, #368]	@ (8001c60 <pvPortMalloc+0x184>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d101      	bne.n	8001af8 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8001af4:	f000 f920 	bl	8001d38 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d012      	beq.n	8001b24 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8001afe:	2208      	movs	r2, #8
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	f003 0307 	and.w	r3, r3, #7
 8001b06:	1ad3      	subs	r3, r2, r3
 8001b08:	3308      	adds	r3, #8
 8001b0a:	61bb      	str	r3, [r7, #24]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8001b0c:	69bb      	ldr	r3, [r7, #24]
 8001b0e:	43db      	mvns	r3, r3
 8001b10:	687a      	ldr	r2, [r7, #4]
 8001b12:	429a      	cmp	r2, r3
 8001b14:	d804      	bhi.n	8001b20 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 8001b16:	687a      	ldr	r2, [r7, #4]
 8001b18:	69bb      	ldr	r3, [r7, #24]
 8001b1a:	4413      	add	r3, r2
 8001b1c:	607b      	str	r3, [r7, #4]
 8001b1e:	e001      	b.n	8001b24 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 8001b20:	2300      	movs	r3, #0
 8001b22:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	db71      	blt.n	8001c0e <pvPortMalloc+0x132>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d06e      	beq.n	8001c0e <pvPortMalloc+0x132>
 8001b30:	4b4c      	ldr	r3, [pc, #304]	@ (8001c64 <pvPortMalloc+0x188>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	687a      	ldr	r2, [r7, #4]
 8001b36:	429a      	cmp	r2, r3
 8001b38:	d869      	bhi.n	8001c0e <pvPortMalloc+0x132>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8001b3a:	4b4b      	ldr	r3, [pc, #300]	@ (8001c68 <pvPortMalloc+0x18c>)
 8001b3c:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8001b3e:	4b4a      	ldr	r3, [pc, #296]	@ (8001c68 <pvPortMalloc+0x18c>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001b44:	e004      	b.n	8001b50 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 8001b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b48:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8001b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	687a      	ldr	r2, [r7, #4]
 8001b56:	429a      	cmp	r2, r3
 8001b58:	d903      	bls.n	8001b62 <pvPortMalloc+0x86>
 8001b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d1f1      	bne.n	8001b46 <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8001b62:	4b3f      	ldr	r3, [pc, #252]	@ (8001c60 <pvPortMalloc+0x184>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	d050      	beq.n	8001c0e <pvPortMalloc+0x132>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001b6c:	6a3b      	ldr	r3, [r7, #32]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	2208      	movs	r2, #8
 8001b72:	4413      	add	r3, r2
 8001b74:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	6a3b      	ldr	r3, [r7, #32]
 8001b7c:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b80:	685a      	ldr	r2, [r3, #4]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	1ad2      	subs	r2, r2, r3
 8001b86:	2308      	movs	r3, #8
 8001b88:	005b      	lsls	r3, r3, #1
 8001b8a:	429a      	cmp	r2, r3
 8001b8c:	d920      	bls.n	8001bd0 <pvPortMalloc+0xf4>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001b8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	4413      	add	r3, r2
 8001b94:	617b      	str	r3, [r7, #20]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001b96:	697b      	ldr	r3, [r7, #20]
 8001b98:	f003 0307 	and.w	r3, r3, #7
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d00b      	beq.n	8001bb8 <pvPortMalloc+0xdc>
        __asm volatile
 8001ba0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001ba4:	f383 8811 	msr	BASEPRI, r3
 8001ba8:	f3bf 8f6f 	isb	sy
 8001bac:	f3bf 8f4f 	dsb	sy
 8001bb0:	613b      	str	r3, [r7, #16]
    }
 8001bb2:	bf00      	nop
 8001bb4:	bf00      	nop
 8001bb6:	e7fd      	b.n	8001bb4 <pvPortMalloc+0xd8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bba:	685a      	ldr	r2, [r3, #4]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	1ad2      	subs	r2, r2, r3
 8001bc0:	697b      	ldr	r3, [r7, #20]
 8001bc2:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8001bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bc6:	687a      	ldr	r2, [r7, #4]
 8001bc8:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001bca:	6978      	ldr	r0, [r7, #20]
 8001bcc:	f000 f910 	bl	8001df0 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001bd0:	4b24      	ldr	r3, [pc, #144]	@ (8001c64 <pvPortMalloc+0x188>)
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	4a22      	ldr	r2, [pc, #136]	@ (8001c64 <pvPortMalloc+0x188>)
 8001bdc:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001bde:	4b21      	ldr	r3, [pc, #132]	@ (8001c64 <pvPortMalloc+0x188>)
 8001be0:	681a      	ldr	r2, [r3, #0]
 8001be2:	4b22      	ldr	r3, [pc, #136]	@ (8001c6c <pvPortMalloc+0x190>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	429a      	cmp	r2, r3
 8001be8:	d203      	bcs.n	8001bf2 <pvPortMalloc+0x116>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8001bea:	4b1e      	ldr	r3, [pc, #120]	@ (8001c64 <pvPortMalloc+0x188>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	4a1f      	ldr	r2, [pc, #124]	@ (8001c6c <pvPortMalloc+0x190>)
 8001bf0:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8001bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bfc:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8001bfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c00:	2200      	movs	r2, #0
 8001c02:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8001c04:	4b1a      	ldr	r3, [pc, #104]	@ (8001c70 <pvPortMalloc+0x194>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	3301      	adds	r3, #1
 8001c0a:	4a19      	ldr	r2, [pc, #100]	@ (8001c70 <pvPortMalloc+0x194>)
 8001c0c:	6013      	str	r3, [r2, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
 8001c0e:	69fb      	ldr	r3, [r7, #28]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d006      	beq.n	8001c22 <pvPortMalloc+0x146>
 8001c14:	69fb      	ldr	r3, [r7, #28]
 8001c16:	687a      	ldr	r2, [r7, #4]
 8001c18:	4619      	mov	r1, r3
 8001c1a:	2094      	movs	r0, #148	@ 0x94
 8001c1c:	f000 fd92 	bl	8002744 <vTraceStoreMemMangEvent>
 8001c20:	e005      	b.n	8001c2e <pvPortMalloc+0x152>
 8001c22:	69fb      	ldr	r3, [r7, #28]
 8001c24:	687a      	ldr	r2, [r7, #4]
 8001c26:	4619      	mov	r1, r3
 8001c28:	20e8      	movs	r0, #232	@ 0xe8
 8001c2a:	f000 fd8b 	bl	8002744 <vTraceStoreMemMangEvent>
    }
    ( void ) xTaskResumeAll();
 8001c2e:	f7ff f8d7 	bl	8000de0 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8001c32:	69fb      	ldr	r3, [r7, #28]
 8001c34:	f003 0307 	and.w	r3, r3, #7
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d00b      	beq.n	8001c54 <pvPortMalloc+0x178>
        __asm volatile
 8001c3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c40:	f383 8811 	msr	BASEPRI, r3
 8001c44:	f3bf 8f6f 	isb	sy
 8001c48:	f3bf 8f4f 	dsb	sy
 8001c4c:	60fb      	str	r3, [r7, #12]
    }
 8001c4e:	bf00      	nop
 8001c50:	bf00      	nop
 8001c52:	e7fd      	b.n	8001c50 <pvPortMalloc+0x174>
    return pvReturn;
 8001c54:	69fb      	ldr	r3, [r7, #28]
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	3728      	adds	r7, #40	@ 0x28
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	20003dd0 	.word	0x20003dd0
 8001c64:	20003dd4 	.word	0x20003dd4
 8001c68:	20003dc8 	.word	0x20003dc8
 8001c6c:	20003dd8 	.word	0x20003dd8
 8001c70:	20003ddc 	.word	0x20003ddc

08001c74 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b086      	sub	sp, #24
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d04f      	beq.n	8001d26 <vPortFree+0xb2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8001c86:	2308      	movs	r3, #8
 8001c88:	425b      	negs	r3, r3
 8001c8a:	697a      	ldr	r2, [r7, #20]
 8001c8c:	4413      	add	r3, r2
 8001c8e:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	613b      	str	r3, [r7, #16]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8001c94:	693b      	ldr	r3, [r7, #16]
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	db0b      	blt.n	8001cb4 <vPortFree+0x40>
        __asm volatile
 8001c9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001ca0:	f383 8811 	msr	BASEPRI, r3
 8001ca4:	f3bf 8f6f 	isb	sy
 8001ca8:	f3bf 8f4f 	dsb	sy
 8001cac:	60fb      	str	r3, [r7, #12]
    }
 8001cae:	bf00      	nop
 8001cb0:	bf00      	nop
 8001cb2:	e7fd      	b.n	8001cb0 <vPortFree+0x3c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8001cb4:	693b      	ldr	r3, [r7, #16]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d00b      	beq.n	8001cd4 <vPortFree+0x60>
        __asm volatile
 8001cbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001cc0:	f383 8811 	msr	BASEPRI, r3
 8001cc4:	f3bf 8f6f 	isb	sy
 8001cc8:	f3bf 8f4f 	dsb	sy
 8001ccc:	60bb      	str	r3, [r7, #8]
    }
 8001cce:	bf00      	nop
 8001cd0:	bf00      	nop
 8001cd2:	e7fd      	b.n	8001cd0 <vPortFree+0x5c>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	da24      	bge.n	8001d26 <vPortFree+0xb2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8001cdc:	693b      	ldr	r3, [r7, #16]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d120      	bne.n	8001d26 <vPortFree+0xb2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8001ce4:	693b      	ldr	r3, [r7, #16]
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001cec:	693b      	ldr	r3, [r7, #16]
 8001cee:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 8001cf0:	f7ff f868 	bl	8000dc4 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8001cf4:	693b      	ldr	r3, [r7, #16]
 8001cf6:	685a      	ldr	r2, [r3, #4]
 8001cf8:	4b0d      	ldr	r3, [pc, #52]	@ (8001d30 <vPortFree+0xbc>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4413      	add	r3, r2
 8001cfe:	4a0c      	ldr	r2, [pc, #48]	@ (8001d30 <vPortFree+0xbc>)
 8001d00:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
 8001d02:	6879      	ldr	r1, [r7, #4]
 8001d04:	693b      	ldr	r3, [r7, #16]
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	425b      	negs	r3, r3
 8001d0a:	461a      	mov	r2, r3
 8001d0c:	2096      	movs	r0, #150	@ 0x96
 8001d0e:	f000 fd19 	bl	8002744 <vTraceStoreMemMangEvent>
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001d12:	6938      	ldr	r0, [r7, #16]
 8001d14:	f000 f86c 	bl	8001df0 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8001d18:	4b06      	ldr	r3, [pc, #24]	@ (8001d34 <vPortFree+0xc0>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	3301      	adds	r3, #1
 8001d1e:	4a05      	ldr	r2, [pc, #20]	@ (8001d34 <vPortFree+0xc0>)
 8001d20:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8001d22:	f7ff f85d 	bl	8000de0 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8001d26:	bf00      	nop
 8001d28:	3718      	adds	r7, #24
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	20003dd4 	.word	0x20003dd4
 8001d34:	20003de0 	.word	0x20003de0

08001d38 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b085      	sub	sp, #20
 8001d3c:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8001d3e:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8001d42:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8001d44:	4b25      	ldr	r3, [pc, #148]	@ (8001ddc <prvHeapInit+0xa4>)
 8001d46:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	f003 0307 	and.w	r3, r3, #7
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d00c      	beq.n	8001d6c <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	3307      	adds	r3, #7
 8001d56:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	f023 0307 	bic.w	r3, r3, #7
 8001d5e:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 8001d60:	68ba      	ldr	r2, [r7, #8]
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	4a1d      	ldr	r2, [pc, #116]	@ (8001ddc <prvHeapInit+0xa4>)
 8001d68:	4413      	add	r3, r2
 8001d6a:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001d70:	4a1b      	ldr	r2, [pc, #108]	@ (8001de0 <prvHeapInit+0xa8>)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8001d76:	4b1a      	ldr	r3, [pc, #104]	@ (8001de0 <prvHeapInit+0xa8>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	68ba      	ldr	r2, [r7, #8]
 8001d80:	4413      	add	r3, r2
 8001d82:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8001d84:	2208      	movs	r2, #8
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	1a9b      	subs	r3, r3, r2
 8001d8a:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	f023 0307 	bic.w	r3, r3, #7
 8001d92:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	4a13      	ldr	r2, [pc, #76]	@ (8001de4 <prvHeapInit+0xac>)
 8001d98:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8001d9a:	4b12      	ldr	r3, [pc, #72]	@ (8001de4 <prvHeapInit+0xac>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	2200      	movs	r2, #0
 8001da0:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8001da2:	4b10      	ldr	r3, [pc, #64]	@ (8001de4 <prvHeapInit+0xac>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	2200      	movs	r2, #0
 8001da8:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	68fa      	ldr	r2, [r7, #12]
 8001db2:	1ad2      	subs	r2, r2, r3
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001db8:	4b0a      	ldr	r3, [pc, #40]	@ (8001de4 <prvHeapInit+0xac>)
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	4a08      	ldr	r2, [pc, #32]	@ (8001de8 <prvHeapInit+0xb0>)
 8001dc6:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	4a07      	ldr	r2, [pc, #28]	@ (8001dec <prvHeapInit+0xb4>)
 8001dce:	6013      	str	r3, [r2, #0]
}
 8001dd0:	bf00      	nop
 8001dd2:	3714      	adds	r7, #20
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dda:	4770      	bx	lr
 8001ddc:	200001c8 	.word	0x200001c8
 8001de0:	20003dc8 	.word	0x20003dc8
 8001de4:	20003dd0 	.word	0x20003dd0
 8001de8:	20003dd8 	.word	0x20003dd8
 8001dec:	20003dd4 	.word	0x20003dd4

08001df0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8001df0:	b480      	push	{r7}
 8001df2:	b085      	sub	sp, #20
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001df8:	4b28      	ldr	r3, [pc, #160]	@ (8001e9c <prvInsertBlockIntoFreeList+0xac>)
 8001dfa:	60fb      	str	r3, [r7, #12]
 8001dfc:	e002      	b.n	8001e04 <prvInsertBlockIntoFreeList+0x14>
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	60fb      	str	r3, [r7, #12]
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	687a      	ldr	r2, [r7, #4]
 8001e0a:	429a      	cmp	r2, r3
 8001e0c:	d8f7      	bhi.n	8001dfe <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	68ba      	ldr	r2, [r7, #8]
 8001e18:	4413      	add	r3, r2
 8001e1a:	687a      	ldr	r2, [r7, #4]
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	d108      	bne.n	8001e32 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	685a      	ldr	r2, [r3, #4]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	441a      	add	r2, r3
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	68ba      	ldr	r2, [r7, #8]
 8001e3c:	441a      	add	r2, r3
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	429a      	cmp	r2, r3
 8001e44:	d118      	bne.n	8001e78 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	681a      	ldr	r2, [r3, #0]
 8001e4a:	4b15      	ldr	r3, [pc, #84]	@ (8001ea0 <prvInsertBlockIntoFreeList+0xb0>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	429a      	cmp	r2, r3
 8001e50:	d00d      	beq.n	8001e6e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	685a      	ldr	r2, [r3, #4]
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	441a      	add	r2, r3
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	681a      	ldr	r2, [r3, #0]
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	601a      	str	r2, [r3, #0]
 8001e6c:	e008      	b.n	8001e80 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8001e6e:	4b0c      	ldr	r3, [pc, #48]	@ (8001ea0 <prvInsertBlockIntoFreeList+0xb0>)
 8001e70:	681a      	ldr	r2, [r3, #0]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	601a      	str	r2, [r3, #0]
 8001e76:	e003      	b.n	8001e80 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	681a      	ldr	r2, [r3, #0]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8001e80:	68fa      	ldr	r2, [r7, #12]
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	429a      	cmp	r2, r3
 8001e86:	d002      	beq.n	8001e8e <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	687a      	ldr	r2, [r7, #4]
 8001e8c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001e8e:	bf00      	nop
 8001e90:	3714      	adds	r7, #20
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr
 8001e9a:	bf00      	nop
 8001e9c:	20003dc8 	.word	0x20003dc8
 8001ea0:	20003dd0 	.word	0x20003dd0

08001ea4 <prvTraceGetTaskNumberLow16>:
	return ucQueueGetQueueType(pvQueue);
}

/* Tasks */
uint16_t prvTraceGetTaskNumberLow16(void* pvTask)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b082      	sub	sp, #8
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
	return TRACE_GET_LOW16(uxTaskGetTaskNumber(pvTask));
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f7ff fa79 	bl	80013a4 <uxTaskGetTaskNumber>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	b29b      	uxth	r3, r3
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	3708      	adds	r7, #8
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}

08001ebe <prvTraceGetTaskNumberHigh16>:

uint16_t prvTraceGetTaskNumberHigh16(void* pvTask)
{
 8001ebe:	b580      	push	{r7, lr}
 8001ec0:	b082      	sub	sp, #8
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	6078      	str	r0, [r7, #4]
	return TRACE_GET_HIGH16(uxTaskGetTaskNumber(pvTask));
 8001ec6:	6878      	ldr	r0, [r7, #4]
 8001ec8:	f7ff fa6c 	bl	80013a4 <uxTaskGetTaskNumber>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	0c1b      	lsrs	r3, r3, #16
 8001ed0:	b29b      	uxth	r3, r3
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3708      	adds	r7, #8
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}

08001eda <prvTraceSetTaskNumberLow16>:

void prvTraceSetTaskNumberLow16(void* pvTask, uint16_t uiValue)
{
 8001eda:	b580      	push	{r7, lr}
 8001edc:	b082      	sub	sp, #8
 8001ede:	af00      	add	r7, sp, #0
 8001ee0:	6078      	str	r0, [r7, #4]
 8001ee2:	460b      	mov	r3, r1
 8001ee4:	807b      	strh	r3, [r7, #2]
	vTaskSetTaskNumber(pvTask, TRACE_SET_LOW16(uxTaskGetTaskNumber(pvTask), uiValue));
 8001ee6:	6878      	ldr	r0, [r7, #4]
 8001ee8:	f7ff fa5c 	bl	80013a4 <uxTaskGetTaskNumber>
 8001eec:	4603      	mov	r3, r0
 8001eee:	0c1b      	lsrs	r3, r3, #16
 8001ef0:	041b      	lsls	r3, r3, #16
 8001ef2:	887a      	ldrh	r2, [r7, #2]
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	f7ff fa69 	bl	80013d0 <vTaskSetTaskNumber>
}
 8001efe:	bf00      	nop
 8001f00:	3708      	adds	r7, #8
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}

08001f06 <prvTraceSetTaskNumberHigh16>:

void prvTraceSetTaskNumberHigh16(void* pvTask, uint16_t uiValue)
{
 8001f06:	b580      	push	{r7, lr}
 8001f08:	b082      	sub	sp, #8
 8001f0a:	af00      	add	r7, sp, #0
 8001f0c:	6078      	str	r0, [r7, #4]
 8001f0e:	460b      	mov	r3, r1
 8001f10:	807b      	strh	r3, [r7, #2]
	vTaskSetTaskNumber(pvTask, TRACE_SET_HIGH16(uxTaskGetTaskNumber(pvTask), uiValue));
 8001f12:	6878      	ldr	r0, [r7, #4]
 8001f14:	f7ff fa46 	bl	80013a4 <uxTaskGetTaskNumber>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	b29a      	uxth	r2, r3
 8001f1c:	887b      	ldrh	r3, [r7, #2]
 8001f1e:	041b      	lsls	r3, r3, #16
 8001f20:	4313      	orrs	r3, r2
 8001f22:	4619      	mov	r1, r3
 8001f24:	6878      	ldr	r0, [r7, #4]
 8001f26:	f7ff fa53 	bl	80013d0 <vTaskSetTaskNumber>
}
 8001f2a:	bf00      	nop
 8001f2c:	3708      	adds	r7, #8
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}

08001f32 <prvTraceGetCurrentTaskHandle>:
#endif

#endif

void* prvTraceGetCurrentTaskHandle()
{
 8001f32:	b580      	push	{r7, lr}
 8001f34:	af00      	add	r7, sp, #0
	return xTaskGetCurrentTaskHandle();
 8001f36:	f7ff fb19 	bl	800156c <xTaskGetCurrentTaskHandle>
 8001f3a:	4603      	mov	r3, r0
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	bd80      	pop	{r7, pc}

08001f40 <xTraceKernelPortInitialize>:

traceResult xTraceKernelPortInitialize(TraceKernelPortDataBuffer_t* pxBuffer)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b083      	sub	sp, #12
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
	(void)pxBuffer;

	return TRC_SUCCESS;
 8001f48:	2300      	movs	r3, #0
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	370c      	adds	r7, #12
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f54:	4770      	bx	lr

08001f56 <xTraceKernelPortEnable>:

traceResult xTraceKernelPortEnable(void)
{
 8001f56:	b480      	push	{r7}
 8001f58:	af00      	add	r7, sp, #0

	(void)xTzCtrlHandle;

#endif

	return TRC_SUCCESS;
 8001f5a:	2300      	movs	r3, #0
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f64:	4770      	bx	lr
	...

08001f68 <xTraceKernelPortInitObjectPropertyTable>:
}

#endif

traceResult xTraceKernelPortInitObjectPropertyTable()
{
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectClasses = TRACE_NCLASSES;
 8001f6c:	4b64      	ldr	r3, [pc, #400]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	2209      	movs	r2, #9
 8001f72:	649a      	str	r2, [r3, #72]	@ 0x48
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[0] = TRC_CFG_NQUEUE;
 8001f74:	4b62      	ldr	r3, [pc, #392]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	220a      	movs	r2, #10
 8001f7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[1] = TRC_CFG_NSEMAPHORE;
 8001f7e:	4b60      	ldr	r3, [pc, #384]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	220a      	movs	r2, #10
 8001f84:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[2] = TRC_CFG_NMUTEX;
 8001f88:	4b5d      	ldr	r3, [pc, #372]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	220a      	movs	r2, #10
 8001f8e:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[3] = TRC_CFG_NTASK;
 8001f92:	4b5b      	ldr	r3, [pc, #364]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	220f      	movs	r2, #15
 8001f98:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[4] = TRC_CFG_NISR;
 8001f9c:	4b58      	ldr	r3, [pc, #352]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	2205      	movs	r2, #5
 8001fa2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[5] = TRC_CFG_NTIMER;
 8001fa6:	4b56      	ldr	r3, [pc, #344]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	2205      	movs	r2, #5
 8001fac:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[6] = TRC_CFG_NEVENTGROUP;
 8001fb0:	4b53      	ldr	r3, [pc, #332]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	2205      	movs	r2, #5
 8001fb6:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[7] = TRC_CFG_NSTREAMBUFFER;
 8001fba:	4b51      	ldr	r3, [pc, #324]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	2205      	movs	r2, #5
 8001fc0:	f883 2057 	strb.w	r2, [r3, #87]	@ 0x57
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[8] = TRC_CFG_NMESSAGEBUFFER;
 8001fc4:	4b4e      	ldr	r3, [pc, #312]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	2205      	movs	r2, #5
 8001fca:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[0] = TRC_CFG_NAME_LEN_QUEUE;
 8001fce:	4b4c      	ldr	r3, [pc, #304]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	220f      	movs	r2, #15
 8001fd4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[1] = TRC_CFG_NAME_LEN_SEMAPHORE;
 8001fd8:	4b49      	ldr	r3, [pc, #292]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	220f      	movs	r2, #15
 8001fde:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[2] = TRC_CFG_NAME_LEN_MUTEX;
 8001fe2:	4b47      	ldr	r3, [pc, #284]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	220f      	movs	r2, #15
 8001fe8:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[3] = TRC_CFG_NAME_LEN_TASK;
 8001fec:	4b44      	ldr	r3, [pc, #272]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	220f      	movs	r2, #15
 8001ff2:	f883 205f 	strb.w	r2, [r3, #95]	@ 0x5f
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[4] = TRC_CFG_NAME_LEN_ISR;
 8001ff6:	4b42      	ldr	r3, [pc, #264]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	220f      	movs	r2, #15
 8001ffc:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[5] = TRC_CFG_NAME_LEN_TIMER;
 8002000:	4b3f      	ldr	r3, [pc, #252]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	220f      	movs	r2, #15
 8002006:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[6] = TRC_CFG_NAME_LEN_EVENTGROUP;
 800200a:	4b3d      	ldr	r3, [pc, #244]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	220f      	movs	r2, #15
 8002010:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[7] = TRC_CFG_NAME_LEN_STREAMBUFFER;
 8002014:	4b3a      	ldr	r3, [pc, #232]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	220f      	movs	r2, #15
 800201a:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[8] = TRC_CFG_NAME_LEN_MESSAGEBUFFER;
 800201e:	4b38      	ldr	r3, [pc, #224]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	220f      	movs	r2, #15
 8002024:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[0] = PropertyTableSizeQueue;
 8002028:	4b35      	ldr	r3, [pc, #212]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	2210      	movs	r2, #16
 800202e:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[1] = PropertyTableSizeSemaphore;
 8002032:	4b33      	ldr	r3, [pc, #204]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	2210      	movs	r2, #16
 8002038:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[2] = PropertyTableSizeMutex;
 800203c:	4b30      	ldr	r3, [pc, #192]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	2210      	movs	r2, #16
 8002042:	f883 206a 	strb.w	r2, [r3, #106]	@ 0x6a
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[3] = PropertyTableSizeTask;
 8002046:	4b2e      	ldr	r3, [pc, #184]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	2213      	movs	r2, #19
 800204c:	f883 206b 	strb.w	r2, [r3, #107]	@ 0x6b
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[4] = PropertyTableSizeISR;
 8002050:	4b2b      	ldr	r3, [pc, #172]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	2211      	movs	r2, #17
 8002056:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[5] = PropertyTableSizeTimer;
 800205a:	4b29      	ldr	r3, [pc, #164]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	2210      	movs	r2, #16
 8002060:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[6] = PropertyTableSizeEventGroup;
 8002064:	4b26      	ldr	r3, [pc, #152]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	2213      	movs	r2, #19
 800206a:	f883 206e 	strb.w	r2, [r3, #110]	@ 0x6e
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[7] = PropertyTableSizeStreamBuffer;
 800206e:	4b24      	ldr	r3, [pc, #144]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	2213      	movs	r2, #19
 8002074:	f883 206f 	strb.w	r2, [r3, #111]	@ 0x6f
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[8] = PropertyTableSizeMessageBuffer;
 8002078:	4b21      	ldr	r3, [pc, #132]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	2213      	movs	r2, #19
 800207e:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[0] = StartIndexQueue;
 8002082:	4b1f      	ldr	r3, [pc, #124]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	2200      	movs	r2, #0
 8002088:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[1] = StartIndexSemaphore;
 800208c:	4b1c      	ldr	r3, [pc, #112]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	22a0      	movs	r2, #160	@ 0xa0
 8002092:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[2] = StartIndexMutex;
 8002096:	4b1a      	ldr	r3, [pc, #104]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800209e:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[3] = StartIndexTask;
 80020a2:	4b17      	ldr	r3, [pc, #92]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80020aa:	f8a3 207a 	strh.w	r2, [r3, #122]	@ 0x7a
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[4] = StartIndexISR;
 80020ae:	4b14      	ldr	r3, [pc, #80]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f240 22fd 	movw	r2, #765	@ 0x2fd
 80020b6:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[5] = StartIndexTimer;
 80020ba:	4b11      	ldr	r3, [pc, #68]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f240 3252 	movw	r2, #850	@ 0x352
 80020c2:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[6] = StartIndexEventGroup;
 80020c6:	4b0e      	ldr	r3, [pc, #56]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f240 32a2 	movw	r2, #930	@ 0x3a2
 80020ce:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[7] = StartIndexStreamBuffer;
 80020d2:	4b0b      	ldr	r3, [pc, #44]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f240 4201 	movw	r2, #1025	@ 0x401
 80020da:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[8] = StartIndexMessageBuffer;
 80020de:	4b08      	ldr	r3, [pc, #32]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f44f 628c 	mov.w	r2, #1120	@ 0x460
 80020e6:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
	RecorderDataPtr->ObjectPropertyTable.ObjectPropertyTableSizeInBytes = TRACE_OBJECT_TABLE_SIZE;
 80020ea:	4b05      	ldr	r3, [pc, #20]	@ (8002100 <xTraceKernelPortInitObjectPropertyTable+0x198>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 80020f2:	64da      	str	r2, [r3, #76]	@ 0x4c

	return TRC_SUCCESS;
 80020f4:	2300      	movs	r3, #0
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr
 8002100:	200057ac 	.word	0x200057ac

08002104 <xTraceKernelPortInitObjectHandleStack>:

traceResult xTraceKernelPortInitObjectHandleStack()
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
	uint32_t i = 0;
 800210a:	2300      	movs	r3, #0
 800210c:	607b      	str	r3, [r7, #4]

	objectHandleStacks.indexOfNextAvailableHandle[0] = objectHandleStacks.lowestIndexOfClass[0] = 0;
 800210e:	4b40      	ldr	r3, [pc, #256]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 8002110:	2200      	movs	r2, #0
 8002112:	825a      	strh	r2, [r3, #18]
 8002114:	4b3e      	ldr	r3, [pc, #248]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 8002116:	8a5a      	ldrh	r2, [r3, #18]
 8002118:	4b3d      	ldr	r3, [pc, #244]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 800211a:	801a      	strh	r2, [r3, #0]
	objectHandleStacks.indexOfNextAvailableHandle[1] = objectHandleStacks.lowestIndexOfClass[1] = (TRC_CFG_NQUEUE);
 800211c:	4b3c      	ldr	r3, [pc, #240]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 800211e:	220a      	movs	r2, #10
 8002120:	829a      	strh	r2, [r3, #20]
 8002122:	4b3b      	ldr	r3, [pc, #236]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 8002124:	8a9a      	ldrh	r2, [r3, #20]
 8002126:	4b3a      	ldr	r3, [pc, #232]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 8002128:	805a      	strh	r2, [r3, #2]
	objectHandleStacks.indexOfNextAvailableHandle[2] = objectHandleStacks.lowestIndexOfClass[2] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE);
 800212a:	4b39      	ldr	r3, [pc, #228]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 800212c:	2214      	movs	r2, #20
 800212e:	82da      	strh	r2, [r3, #22]
 8002130:	4b37      	ldr	r3, [pc, #220]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 8002132:	8ada      	ldrh	r2, [r3, #22]
 8002134:	4b36      	ldr	r3, [pc, #216]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 8002136:	809a      	strh	r2, [r3, #4]
	objectHandleStacks.indexOfNextAvailableHandle[3] = objectHandleStacks.lowestIndexOfClass[3] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX);
 8002138:	4b35      	ldr	r3, [pc, #212]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 800213a:	221e      	movs	r2, #30
 800213c:	831a      	strh	r2, [r3, #24]
 800213e:	4b34      	ldr	r3, [pc, #208]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 8002140:	8b1a      	ldrh	r2, [r3, #24]
 8002142:	4b33      	ldr	r3, [pc, #204]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 8002144:	80da      	strh	r2, [r3, #6]
	objectHandleStacks.indexOfNextAvailableHandle[4] = objectHandleStacks.lowestIndexOfClass[4] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK);
 8002146:	4b32      	ldr	r3, [pc, #200]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 8002148:	222d      	movs	r2, #45	@ 0x2d
 800214a:	835a      	strh	r2, [r3, #26]
 800214c:	4b30      	ldr	r3, [pc, #192]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 800214e:	8b5a      	ldrh	r2, [r3, #26]
 8002150:	4b2f      	ldr	r3, [pc, #188]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 8002152:	811a      	strh	r2, [r3, #8]
	objectHandleStacks.indexOfNextAvailableHandle[5] = objectHandleStacks.lowestIndexOfClass[5] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR);
 8002154:	4b2e      	ldr	r3, [pc, #184]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 8002156:	2232      	movs	r2, #50	@ 0x32
 8002158:	839a      	strh	r2, [r3, #28]
 800215a:	4b2d      	ldr	r3, [pc, #180]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 800215c:	8b9a      	ldrh	r2, [r3, #28]
 800215e:	4b2c      	ldr	r3, [pc, #176]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 8002160:	815a      	strh	r2, [r3, #10]
	objectHandleStacks.indexOfNextAvailableHandle[6] = objectHandleStacks.lowestIndexOfClass[6] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR) + (TRC_CFG_NTIMER);
 8002162:	4b2b      	ldr	r3, [pc, #172]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 8002164:	2237      	movs	r2, #55	@ 0x37
 8002166:	83da      	strh	r2, [r3, #30]
 8002168:	4b29      	ldr	r3, [pc, #164]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 800216a:	8bda      	ldrh	r2, [r3, #30]
 800216c:	4b28      	ldr	r3, [pc, #160]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 800216e:	819a      	strh	r2, [r3, #12]
	objectHandleStacks.indexOfNextAvailableHandle[7] = objectHandleStacks.lowestIndexOfClass[7] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR) + (TRC_CFG_NTIMER) + (TRC_CFG_NEVENTGROUP);
 8002170:	4b27      	ldr	r3, [pc, #156]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 8002172:	223c      	movs	r2, #60	@ 0x3c
 8002174:	841a      	strh	r2, [r3, #32]
 8002176:	4b26      	ldr	r3, [pc, #152]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 8002178:	8c1a      	ldrh	r2, [r3, #32]
 800217a:	4b25      	ldr	r3, [pc, #148]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 800217c:	81da      	strh	r2, [r3, #14]
	objectHandleStacks.indexOfNextAvailableHandle[8] = objectHandleStacks.lowestIndexOfClass[8] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR) + (TRC_CFG_NTIMER) + (TRC_CFG_NEVENTGROUP) + (TRC_CFG_NSTREAMBUFFER);
 800217e:	4b24      	ldr	r3, [pc, #144]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 8002180:	2241      	movs	r2, #65	@ 0x41
 8002182:	845a      	strh	r2, [r3, #34]	@ 0x22
 8002184:	4b22      	ldr	r3, [pc, #136]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 8002186:	8c5a      	ldrh	r2, [r3, #34]	@ 0x22
 8002188:	4b21      	ldr	r3, [pc, #132]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 800218a:	821a      	strh	r2, [r3, #16]

	objectHandleStacks.highestIndexOfClass[0] = (TRC_CFG_NQUEUE) - 1;
 800218c:	4b20      	ldr	r3, [pc, #128]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 800218e:	2209      	movs	r2, #9
 8002190:	849a      	strh	r2, [r3, #36]	@ 0x24
	objectHandleStacks.highestIndexOfClass[1] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) - 1;
 8002192:	4b1f      	ldr	r3, [pc, #124]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 8002194:	2213      	movs	r2, #19
 8002196:	84da      	strh	r2, [r3, #38]	@ 0x26
	objectHandleStacks.highestIndexOfClass[2] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) - 1;
 8002198:	4b1d      	ldr	r3, [pc, #116]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 800219a:	221d      	movs	r2, #29
 800219c:	851a      	strh	r2, [r3, #40]	@ 0x28
	objectHandleStacks.highestIndexOfClass[3] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) - 1;
 800219e:	4b1c      	ldr	r3, [pc, #112]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 80021a0:	222c      	movs	r2, #44	@ 0x2c
 80021a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
	objectHandleStacks.highestIndexOfClass[4] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR) - 1;
 80021a4:	4b1a      	ldr	r3, [pc, #104]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 80021a6:	2231      	movs	r2, #49	@ 0x31
 80021a8:	859a      	strh	r2, [r3, #44]	@ 0x2c
	objectHandleStacks.highestIndexOfClass[5] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR) + (TRC_CFG_NTIMER) - 1;
 80021aa:	4b19      	ldr	r3, [pc, #100]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 80021ac:	2236      	movs	r2, #54	@ 0x36
 80021ae:	85da      	strh	r2, [r3, #46]	@ 0x2e
	objectHandleStacks.highestIndexOfClass[6] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR) + (TRC_CFG_NTIMER) + (TRC_CFG_NEVENTGROUP) - 1;
 80021b0:	4b17      	ldr	r3, [pc, #92]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 80021b2:	223b      	movs	r2, #59	@ 0x3b
 80021b4:	861a      	strh	r2, [r3, #48]	@ 0x30
	objectHandleStacks.highestIndexOfClass[7] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR) + (TRC_CFG_NTIMER) + (TRC_CFG_NEVENTGROUP) + (TRC_CFG_NSTREAMBUFFER) - 1;
 80021b6:	4b16      	ldr	r3, [pc, #88]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 80021b8:	2240      	movs	r2, #64	@ 0x40
 80021ba:	865a      	strh	r2, [r3, #50]	@ 0x32
	objectHandleStacks.highestIndexOfClass[8] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR) + (TRC_CFG_NTIMER) + (TRC_CFG_NEVENTGROUP) + (TRC_CFG_NSTREAMBUFFER) + (TRC_CFG_NMESSAGEBUFFER) - 1;
 80021bc:	4b14      	ldr	r3, [pc, #80]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 80021be:	2245      	movs	r2, #69	@ 0x45
 80021c0:	869a      	strh	r2, [r3, #52]	@ 0x34

	for (i = 0; i < TRACE_NCLASSES; i++)
 80021c2:	2300      	movs	r3, #0
 80021c4:	607b      	str	r3, [r7, #4]
 80021c6:	e009      	b.n	80021dc <xTraceKernelPortInitObjectHandleStack+0xd8>
	{
		objectHandleStacks.handleCountWaterMarksOfClass[i] = 0;
 80021c8:	4a11      	ldr	r2, [pc, #68]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	3318      	adds	r3, #24
 80021ce:	005b      	lsls	r3, r3, #1
 80021d0:	4413      	add	r3, r2
 80021d2:	2200      	movs	r2, #0
 80021d4:	80da      	strh	r2, [r3, #6]
	for (i = 0; i < TRACE_NCLASSES; i++)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	3301      	adds	r3, #1
 80021da:	607b      	str	r3, [r7, #4]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2b08      	cmp	r3, #8
 80021e0:	d9f2      	bls.n	80021c8 <xTraceKernelPortInitObjectHandleStack+0xc4>
	}

	for (i = 0; i < TRACE_KERNEL_OBJECT_COUNT; i++)
 80021e2:	2300      	movs	r3, #0
 80021e4:	607b      	str	r3, [r7, #4]
 80021e6:	e008      	b.n	80021fa <xTraceKernelPortInitObjectHandleStack+0xf6>
	{
		objectHandleStacks.objectHandles[i] = 0;
 80021e8:	4a09      	ldr	r2, [pc, #36]	@ (8002210 <xTraceKernelPortInitObjectHandleStack+0x10c>)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	4413      	add	r3, r2
 80021ee:	3348      	adds	r3, #72	@ 0x48
 80021f0:	2200      	movs	r2, #0
 80021f2:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < TRACE_KERNEL_OBJECT_COUNT; i++)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	3301      	adds	r3, #1
 80021f8:	607b      	str	r3, [r7, #4]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2b45      	cmp	r3, #69	@ 0x45
 80021fe:	d9f3      	bls.n	80021e8 <xTraceKernelPortInitObjectHandleStack+0xe4>
	}

	return TRC_SUCCESS;
 8002200:	2300      	movs	r3, #0
}
 8002202:	4618      	mov	r0, r3
 8002204:	370c      	adds	r7, #12
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr
 800220e:	bf00      	nop
 8002210:	20003e14 	.word	0x20003e14

08002214 <pszTraceGetErrorNotEnoughHandles>:

const char* pszTraceGetErrorNotEnoughHandles(traceObjectClass objectclass)
{
 8002214:	b480      	push	{r7}
 8002216:	b083      	sub	sp, #12
 8002218:	af00      	add	r7, sp, #0
 800221a:	4603      	mov	r3, r0
 800221c:	71fb      	strb	r3, [r7, #7]
	switch(objectclass)
 800221e:	79fb      	ldrb	r3, [r7, #7]
 8002220:	2b08      	cmp	r3, #8
 8002222:	d827      	bhi.n	8002274 <pszTraceGetErrorNotEnoughHandles+0x60>
 8002224:	a201      	add	r2, pc, #4	@ (adr r2, 800222c <pszTraceGetErrorNotEnoughHandles+0x18>)
 8002226:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800222a:	bf00      	nop
 800222c:	08002261 	.word	0x08002261
 8002230:	08002259 	.word	0x08002259
 8002234:	0800225d 	.word	0x0800225d
 8002238:	08002251 	.word	0x08002251
 800223c:	08002255 	.word	0x08002255
 8002240:	08002265 	.word	0x08002265
 8002244:	08002269 	.word	0x08002269
 8002248:	0800226d 	.word	0x0800226d
 800224c:	08002271 	.word	0x08002271
	{
	case TRACE_CLASS_TASK:
		return "Not enough TASK handles - increase TRC_CFG_NTASK in trcSnapshotConfig.h";
 8002250:	4b0c      	ldr	r3, [pc, #48]	@ (8002284 <pszTraceGetErrorNotEnoughHandles+0x70>)
 8002252:	e010      	b.n	8002276 <pszTraceGetErrorNotEnoughHandles+0x62>
	case TRACE_CLASS_ISR:
		return "Not enough ISR handles - increase TRC_CFG_NISR in trcSnapshotConfig.h";
 8002254:	4b0c      	ldr	r3, [pc, #48]	@ (8002288 <pszTraceGetErrorNotEnoughHandles+0x74>)
 8002256:	e00e      	b.n	8002276 <pszTraceGetErrorNotEnoughHandles+0x62>
	case TRACE_CLASS_SEMAPHORE:
		return "Not enough SEMAPHORE handles - increase TRC_CFG_NSEMAPHORE in trcSnapshotConfig.h";
 8002258:	4b0c      	ldr	r3, [pc, #48]	@ (800228c <pszTraceGetErrorNotEnoughHandles+0x78>)
 800225a:	e00c      	b.n	8002276 <pszTraceGetErrorNotEnoughHandles+0x62>
	case TRACE_CLASS_MUTEX:
		return "Not enough MUTEX handles - increase TRC_CFG_NMUTEX in trcSnapshotConfig.h";
 800225c:	4b0c      	ldr	r3, [pc, #48]	@ (8002290 <pszTraceGetErrorNotEnoughHandles+0x7c>)
 800225e:	e00a      	b.n	8002276 <pszTraceGetErrorNotEnoughHandles+0x62>
	case TRACE_CLASS_QUEUE:
		return "Not enough QUEUE handles - increase TRC_CFG_NQUEUE in trcSnapshotConfig.h";
 8002260:	4b0c      	ldr	r3, [pc, #48]	@ (8002294 <pszTraceGetErrorNotEnoughHandles+0x80>)
 8002262:	e008      	b.n	8002276 <pszTraceGetErrorNotEnoughHandles+0x62>
	case TRACE_CLASS_TIMER:
		return "Not enough TIMER handles - increase TRC_CFG_NTIMER in trcSnapshotConfig.h";
 8002264:	4b0c      	ldr	r3, [pc, #48]	@ (8002298 <pszTraceGetErrorNotEnoughHandles+0x84>)
 8002266:	e006      	b.n	8002276 <pszTraceGetErrorNotEnoughHandles+0x62>
	case TRACE_CLASS_EVENTGROUP:
		return "Not enough EVENTGROUP handles - increase TRC_CFG_NEVENTGROUP in trcSnapshotConfig.h";
 8002268:	4b0c      	ldr	r3, [pc, #48]	@ (800229c <pszTraceGetErrorNotEnoughHandles+0x88>)
 800226a:	e004      	b.n	8002276 <pszTraceGetErrorNotEnoughHandles+0x62>
	case TRACE_CLASS_STREAMBUFFER:
		return "Not enough STREAMBUFFER handles - increase TRC_CFG_NSTREAMBUFFER in trcSnapshotConfig.h";
 800226c:	4b0c      	ldr	r3, [pc, #48]	@ (80022a0 <pszTraceGetErrorNotEnoughHandles+0x8c>)
 800226e:	e002      	b.n	8002276 <pszTraceGetErrorNotEnoughHandles+0x62>
	case TRACE_CLASS_MESSAGEBUFFER:
		return "Not enough MESSAGEBUFFER handles - increase TRC_CFG_NMESSAGEBUFFER in trcSnapshotConfig.h";
 8002270:	4b0c      	ldr	r3, [pc, #48]	@ (80022a4 <pszTraceGetErrorNotEnoughHandles+0x90>)
 8002272:	e000      	b.n	8002276 <pszTraceGetErrorNotEnoughHandles+0x62>
	default:
		return "pszTraceGetErrorHandles: Invalid objectclass!";
 8002274:	4b0c      	ldr	r3, [pc, #48]	@ (80022a8 <pszTraceGetErrorNotEnoughHandles+0x94>)
	}
}
 8002276:	4618      	mov	r0, r3
 8002278:	370c      	adds	r7, #12
 800227a:	46bd      	mov	sp, r7
 800227c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002280:	4770      	bx	lr
 8002282:	bf00      	nop
 8002284:	08003db4 	.word	0x08003db4
 8002288:	08003dfc 	.word	0x08003dfc
 800228c:	08003e44 	.word	0x08003e44
 8002290:	08003e98 	.word	0x08003e98
 8002294:	08003ee4 	.word	0x08003ee4
 8002298:	08003f30 	.word	0x08003f30
 800229c:	08003f7c 	.word	0x08003f7c
 80022a0:	08003fd0 	.word	0x08003fd0
 80022a4:	08004028 	.word	0x08004028
 80022a8:	08004084 	.word	0x08004084

080022ac <xTraceEnable>:

	return TRC_SUCCESS;
}

traceResult xTraceEnable(uint32_t uiStartOption)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b082      	sub	sp, #8
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
	/* Make sure recorder data is initialized */
	if (xTraceInitialize() == TRC_FAIL)
 80022b4:	f000 f8be 	bl	8002434 <xTraceInitialize>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b01      	cmp	r3, #1
 80022bc:	d101      	bne.n	80022c2 <xTraceEnable+0x16>
	{
		return TRC_FAIL;
 80022be:	2301      	movs	r3, #1
 80022c0:	e01f      	b.n	8002302 <xTraceEnable+0x56>
	}

	if (uiStartOption == TRC_START)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2b01      	cmp	r3, #1
 80022c6:	d10b      	bne.n	80022e0 <xTraceEnable+0x34>
	{
		if (xTraceKernelPortEnable() == TRC_FAIL)
 80022c8:	f7ff fe45 	bl	8001f56 <xTraceKernelPortEnable>
 80022cc:	4603      	mov	r3, r0
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	d101      	bne.n	80022d6 <xTraceEnable+0x2a>
		{
			return TRC_FAIL;
 80022d2:	2301      	movs	r3, #1
 80022d4:	e015      	b.n	8002302 <xTraceEnable+0x56>
		}
		
		prvTraceInitTimestamps();
 80022d6:	f000 f89d 	bl	8002414 <prvTraceInitTimestamps>

		prvTraceStart();
 80022da:	f000 f823 	bl	8002324 <prvTraceStart>
 80022de:	e00f      	b.n	8002300 <xTraceEnable+0x54>
	}
	else if (uiStartOption == TRC_START_AWAIT_HOST)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2b02      	cmp	r3, #2
 80022e4:	d104      	bne.n	80022f0 <xTraceEnable+0x44>
	{
		prvTraceError("xTraceEnable(TRC_START_AWAIT_HOST) not allowed in Snapshot mode");
 80022e6:	4809      	ldr	r0, [pc, #36]	@ (800230c <xTraceEnable+0x60>)
 80022e8:	f000 fe16 	bl	8002f18 <prvTraceError>

		return TRC_FAIL;
 80022ec:	2301      	movs	r3, #1
 80022ee:	e008      	b.n	8002302 <xTraceEnable+0x56>
	}
	else if (uiStartOption != TRC_START_FROM_HOST)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d004      	beq.n	8002300 <xTraceEnable+0x54>
	{
		prvTraceError("xTraceEnable(TRC_START_FROM_HOST) not allowed in Snapshot mode");
 80022f6:	4806      	ldr	r0, [pc, #24]	@ (8002310 <xTraceEnable+0x64>)
 80022f8:	f000 fe0e 	bl	8002f18 <prvTraceError>

		return TRC_FAIL;
 80022fc:	2301      	movs	r3, #1
 80022fe:	e000      	b.n	8002302 <xTraceEnable+0x56>
	}

	return TRC_SUCCESS;
 8002300:	2300      	movs	r3, #0
}
 8002302:	4618      	mov	r0, r3
 8002304:	3708      	adds	r7, #8
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	080040b4 	.word	0x080040b4
 8002310:	080040f4 	.word	0x080040f4

08002314 <xTraceDisable>:


traceResult xTraceDisable(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	af00      	add	r7, sp, #0
	prvTraceStop();
 8002318:	f000 f864 	bl	80023e4 <prvTraceStop>

	return TRC_SUCCESS;
 800231c:	2300      	movs	r3, #0
}
 800231e:	4618      	mov	r0, r3
 8002320:	bd80      	pop	{r7, pc}
	...

08002324 <prvTraceStart>:
	handle_of_last_logged_task = 0;
	trcCRITICAL_SECTION_END();
}

static void prvTraceStart(void)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b086      	sub	sp, #24
 8002328:	af00      	add	r7, sp, #0
	traceHandle handle;
	TRACE_ALLOC_CRITICAL_SECTION();

	handle = 0;
 800232a:	2300      	movs	r3, #0
 800232c:	75fb      	strb	r3, [r7, #23]

	if (RecorderDataPtr == 0)
 800232e:	4b29      	ldr	r3, [pc, #164]	@ (80023d4 <prvTraceStart+0xb0>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d047      	beq.n	80023c6 <prvTraceStart+0xa2>
	{
		TRACE_ASSERT(RecorderDataPtr != 0, "Recorder not initialized. Use vTraceEnable() instead!", TRC_UNUSED);
		return;
	}
	
	if (RecorderDataPtr->recorderActive == 1)
 8002336:	4b27      	ldr	r3, [pc, #156]	@ (80023d4 <prvTraceStart+0xb0>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800233c:	2b01      	cmp	r3, #1
 800233e:	d044      	beq.n	80023ca <prvTraceStart+0xa6>
		return; /* Already running */

	if (traceErrorMessage == 0)
 8002340:	4b25      	ldr	r3, [pc, #148]	@ (80023d8 <prvTraceStart+0xb4>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d141      	bne.n	80023cc <prvTraceStart+0xa8>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002348:	f3ef 8310 	mrs	r3, PRIMASK
 800234c:	60bb      	str	r3, [r7, #8]
  return(result);
 800234e:	68bb      	ldr	r3, [r7, #8]
	{
		trcCRITICAL_SECTION_BEGIN();
 8002350:	613b      	str	r3, [r7, #16]
 8002352:	2301      	movs	r3, #1
 8002354:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	f383 8810 	msr	PRIMASK, r3
}
 800235c:	bf00      	nop
 800235e:	4b1f      	ldr	r3, [pc, #124]	@ (80023dc <prvTraceStart+0xb8>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	3301      	adds	r3, #1
 8002364:	4a1d      	ldr	r2, [pc, #116]	@ (80023dc <prvTraceStart+0xb8>)
 8002366:	6013      	str	r3, [r2, #0]
		RecorderDataPtr->recorderActive = 1;
 8002368:	4b1a      	ldr	r3, [pc, #104]	@ (80023d4 <prvTraceStart+0xb0>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	2201      	movs	r2, #1
 800236e:	631a      	str	r2, [r3, #48]	@ 0x30

		handle = TRACE_GET_TASK_NUMBER(TRACE_GET_CURRENT_TASK());
 8002370:	f7ff fddf 	bl	8001f32 <prvTraceGetCurrentTaskHandle>
 8002374:	4603      	mov	r3, r0
 8002376:	4618      	mov	r0, r3
 8002378:	f7ff fd94 	bl	8001ea4 <prvTraceGetTaskNumberLow16>
 800237c:	4603      	mov	r3, r0
 800237e:	75fb      	strb	r3, [r7, #23]
		if (handle == 0)
 8002380:	7dfb      	ldrb	r3, [r7, #23]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d110      	bne.n	80023a8 <prvTraceStart+0x84>
		{
			/* This occurs if the scheduler is not yet started.
			This creates a dummy "(startup)" task entry internally in the
			recorder */
			handle = prvTraceGetObjectHandle(TRACE_CLASS_TASK);
 8002386:	2003      	movs	r0, #3
 8002388:	f000 fcae 	bl	8002ce8 <prvTraceGetObjectHandle>
 800238c:	4603      	mov	r3, r0
 800238e:	75fb      	strb	r3, [r7, #23]
			prvTraceSetObjectName(TRACE_CLASS_TASK, handle, "(startup)");
 8002390:	7dfb      	ldrb	r3, [r7, #23]
 8002392:	4a13      	ldr	r2, [pc, #76]	@ (80023e0 <prvTraceStart+0xbc>)
 8002394:	4619      	mov	r1, r3
 8002396:	2003      	movs	r0, #3
 8002398:	f000 fd64 	bl	8002e64 <prvTraceSetObjectName>

			prvTraceSetPriorityProperty(TRACE_CLASS_TASK, handle, 0);
 800239c:	7dfb      	ldrb	r3, [r7, #23]
 800239e:	2200      	movs	r2, #0
 80023a0:	4619      	mov	r1, r3
 80023a2:	2003      	movs	r0, #3
 80023a4:	f000 fbb6 	bl	8002b14 <prvTraceSetPriorityProperty>
		}

		prvTraceStoreTaskswitch(handle); /* Register the currently running task */
 80023a8:	7dfb      	ldrb	r3, [r7, #23]
 80023aa:	4618      	mov	r0, r3
 80023ac:	f000 fb48 	bl	8002a40 <prvTraceStoreTaskswitch>
		trcCRITICAL_SECTION_END();
 80023b0:	4b0a      	ldr	r3, [pc, #40]	@ (80023dc <prvTraceStart+0xb8>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	3b01      	subs	r3, #1
 80023b6:	4a09      	ldr	r2, [pc, #36]	@ (80023dc <prvTraceStart+0xb8>)
 80023b8:	6013      	str	r3, [r2, #0]
 80023ba:	693b      	ldr	r3, [r7, #16]
 80023bc:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	f383 8810 	msr	PRIMASK, r3
}
 80023c4:	e002      	b.n	80023cc <prvTraceStart+0xa8>
		return;
 80023c6:	bf00      	nop
 80023c8:	e000      	b.n	80023cc <prvTraceStart+0xa8>
		return; /* Already running */
 80023ca:	bf00      	nop
	}
}
 80023cc:	3718      	adds	r7, #24
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	200057ac 	.word	0x200057ac
 80023d8:	20003ea4 	.word	0x20003ea4
 80023dc:	20003dfc 	.word	0x20003dfc
 80023e0:	08004134 	.word	0x08004134

080023e4 <prvTraceStop>:
 *
 * Stops the recorder. The recording can be resumed by calling vTraceStart.
 * This does not reset the recorder. Use vTraceClear if that is desired.
 ******************************************************************************/
static void prvTraceStop(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	af00      	add	r7, sp, #0
	if (RecorderDataPtr != 0)
 80023e8:	4b08      	ldr	r3, [pc, #32]	@ (800240c <prvTraceStop+0x28>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d003      	beq.n	80023f8 <prvTraceStop+0x14>
	{
		RecorderDataPtr->recorderActive = 0;
 80023f0:	4b06      	ldr	r3, [pc, #24]	@ (800240c <prvTraceStop+0x28>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	2200      	movs	r2, #0
 80023f6:	631a      	str	r2, [r3, #48]	@ 0x30
	}

	if (vTraceStopHookPtr != (TRACE_STOP_HOOK)0)
 80023f8:	4b05      	ldr	r3, [pc, #20]	@ (8002410 <prvTraceStop+0x2c>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d002      	beq.n	8002406 <prvTraceStop+0x22>
	{
		(*vTraceStopHookPtr)();			/* An application call-back function. */
 8002400:	4b03      	ldr	r3, [pc, #12]	@ (8002410 <prvTraceStop+0x2c>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4798      	blx	r3
	}
}
 8002406:	bf00      	nop
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	200057ac 	.word	0x200057ac
 8002410:	20003e08 	.word	0x20003e08

08002414 <prvTraceInitTimestamps>:
* function must be called AFTER the clock is initialized to set a proper
* initial timestamp value. If vTraceEnable(...) is only called AFTER clock is
* initialized, there is no need to call this function.
******************************************************************************/
static void prvTraceInitTimestamps(void)
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0
	init_hwtc_count = TRC_HWTC_COUNT;
 8002418:	4b04      	ldr	r3, [pc, #16]	@ (800242c <prvTraceInitTimestamps+0x18>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a04      	ldr	r2, [pc, #16]	@ (8002430 <prvTraceInitTimestamps+0x1c>)
 800241e:	6013      	str	r3, [r2, #0]
}
 8002420:	bf00      	nop
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr
 800242a:	bf00      	nop
 800242c:	e0001004 	.word	0xe0001004
 8002430:	20003e0c 	.word	0x20003e0c

08002434 <xTraceInitialize>:
	return trcStr;
}
#endif

traceResult xTraceInitialize()
{
 8002434:	b580      	push	{r7, lr}
 8002436:	af00      	add	r7, sp, #0
#if defined(TRC_CFG_ENABLE_STACK_MONITOR) && (TRC_CFG_ENABLE_STACK_MONITOR == 1) && (TRC_CFG_SCHEDULING_ONLY == 0)
	uint32_t i;
#endif /* defined(TRC_CFG_ENABLE_STACK_MONITOR) && (TRC_CFG_ENABLE_STACK_MONITOR == 1) && (TRC_CFG_SCHEDULING_ONLY == 0) */

	if (RecorderInitialized != 0)
 8002438:	4b8a      	ldr	r3, [pc, #552]	@ (8002664 <xTraceInitialize+0x230>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d001      	beq.n	8002444 <xTraceInitialize+0x10>
	{
		return TRC_SUCCESS;
 8002440:	2300      	movs	r3, #0
 8002442:	e10d      	b.n	8002660 <xTraceInitialize+0x22c>
	}

	/* These are set on init so they aren't overwritten by late initialization values. */
	CurrentFilterMask = 0xFFFF;
 8002444:	4b88      	ldr	r3, [pc, #544]	@ (8002668 <xTraceInitialize+0x234>)
 8002446:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800244a:	801a      	strh	r2, [r3, #0]
	CurrentFilterGroup = FilterGroup0;
 800244c:	4b87      	ldr	r3, [pc, #540]	@ (800266c <xTraceInitialize+0x238>)
 800244e:	2201      	movs	r2, #1
 8002450:	801a      	strh	r2, [r3, #0]
	traceErrorMessage = 0;
 8002452:	4b87      	ldr	r3, [pc, #540]	@ (8002670 <xTraceInitialize+0x23c>)
 8002454:	2200      	movs	r2, #0
 8002456:	601a      	str	r2, [r3, #0]
		tasksInStackMonitor[i].uiPreviousLowMark = 0;
	}
#endif /* defined(TRC_CFG_ENABLE_STACK_MONITOR) && (TRC_CFG_ENABLE_STACK_MONITOR == 1) && (TRC_CFG_SCHEDULING_ONLY == 0) */

#if (TRC_CFG_RECORDER_BUFFER_ALLOCATION == TRC_RECORDER_BUFFER_ALLOCATION_STATIC)
	RecorderDataPtr = &RecorderData;
 8002458:	4b86      	ldr	r3, [pc, #536]	@ (8002674 <xTraceInitialize+0x240>)
 800245a:	4a87      	ldr	r2, [pc, #540]	@ (8002678 <xTraceInitialize+0x244>)
 800245c:	601a      	str	r2, [r3, #0]
		prvTraceError("Recorder data pointer not set! Use vTraceSetRecorderDataBuffer().");
		return TRC_FAIL;
	}
#endif

	init_hwtc_count = TRC_HWTC_COUNT;
 800245e:	4b87      	ldr	r3, [pc, #540]	@ (800267c <xTraceInitialize+0x248>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4a87      	ldr	r2, [pc, #540]	@ (8002680 <xTraceInitialize+0x24c>)
 8002464:	6013      	str	r3, [r2, #0]

	if (xTraceKernelPortInitialize(&xKernelPortDataBuffer) == TRC_FAIL)
 8002466:	4887      	ldr	r0, [pc, #540]	@ (8002684 <xTraceInitialize+0x250>)
 8002468:	f7ff fd6a 	bl	8001f40 <xTraceKernelPortInitialize>
 800246c:	4603      	mov	r3, r0
 800246e:	2b01      	cmp	r3, #1
 8002470:	d101      	bne.n	8002476 <xTraceInitialize+0x42>
	{
		return TRC_FAIL;
 8002472:	2301      	movs	r3, #1
 8002474:	e0f4      	b.n	8002660 <xTraceInitialize+0x22c>
	}

	(void)memset(RecorderDataPtr, 0, sizeof(RecorderDataType));
 8002476:	4b7f      	ldr	r3, [pc, #508]	@ (8002674 <xTraceInitialize+0x240>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f641 1204 	movw	r2, #6404	@ 0x1904
 800247e:	2100      	movs	r1, #0
 8002480:	4618      	mov	r0, r3
 8002482:	f001 f969 	bl	8003758 <memset>

	RecorderDataPtr->version = TRACE_KERNEL_VERSION;
 8002486:	4b7b      	ldr	r3, [pc, #492]	@ (8002674 <xTraceInitialize+0x240>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f641 22a1 	movw	r2, #6817	@ 0x1aa1
 800248e:	819a      	strh	r2, [r3, #12]
	RecorderDataPtr->minor_version = TRACE_MINOR_VERSION;
 8002490:	4b78      	ldr	r3, [pc, #480]	@ (8002674 <xTraceInitialize+0x240>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	2207      	movs	r2, #7
 8002496:	739a      	strb	r2, [r3, #14]
	RecorderDataPtr->irq_priority_order = TRC_IRQ_PRIORITY_ORDER;
 8002498:	4b76      	ldr	r3, [pc, #472]	@ (8002674 <xTraceInitialize+0x240>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	2200      	movs	r2, #0
 800249e:	73da      	strb	r2, [r3, #15]
	RecorderDataPtr->filesize = sizeof(RecorderDataType);
 80024a0:	4b74      	ldr	r3, [pc, #464]	@ (8002674 <xTraceInitialize+0x240>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f641 1204 	movw	r2, #6404	@ 0x1904
 80024a8:	611a      	str	r2, [r3, #16]
	RecorderDataPtr->maxEvents = (TRC_CFG_EVENT_BUFFER_SIZE);
 80024aa:	4b72      	ldr	r3, [pc, #456]	@ (8002674 <xTraceInitialize+0x240>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80024b2:	619a      	str	r2, [r3, #24]
	RecorderDataPtr->debugMarker0 = (int32_t)0xF0F0F0F0;
 80024b4:	4b6f      	ldr	r3, [pc, #444]	@ (8002674 <xTraceInitialize+0x240>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 80024bc:	641a      	str	r2, [r3, #64]	@ 0x40
	RecorderDataPtr->isUsing16bitHandles = TRC_CFG_USE_16BIT_OBJECT_HANDLES;
 80024be:	4b6d      	ldr	r3, [pc, #436]	@ (8002674 <xTraceInitialize+0x240>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	2200      	movs	r2, #0
 80024c4:	645a      	str	r2, [r3, #68]	@ 0x44
	RecorderDataPtr->isrTailchainingThreshold = TRC_CFG_ISR_TAILCHAINING_THRESHOLD;
 80024c6:	4b6b      	ldr	r3, [pc, #428]	@ (8002674 <xTraceInitialize+0x240>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	2200      	movs	r2, #0
 80024cc:	635a      	str	r2, [r3, #52]	@ 0x34

	/* This function is kernel specific */
	xTraceKernelPortInitObjectPropertyTable();
 80024ce:	f7ff fd4b 	bl	8001f68 <xTraceKernelPortInitObjectPropertyTable>

	RecorderDataPtr->debugMarker1 = (int32_t)0xF1F1F1F1;
 80024d2:	4b68      	ldr	r3, [pc, #416]	@ (8002674 <xTraceInitialize+0x240>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f04f 32f1 	mov.w	r2, #4059165169	@ 0xf1f1f1f1
 80024da:	f8c3 2548 	str.w	r2, [r3, #1352]	@ 0x548
	RecorderDataPtr->SymbolTable.symTableSize = (TRC_CFG_SYMBOL_TABLE_SIZE);
 80024de:	4b65      	ldr	r3, [pc, #404]	@ (8002674 <xTraceInitialize+0x240>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80024e6:	f8c3 254c 	str.w	r2, [r3, #1356]	@ 0x54c
	RecorderDataPtr->SymbolTable.nextFreeSymbolIndex = 1;
 80024ea:	4b62      	ldr	r3, [pc, #392]	@ (8002674 <xTraceInitialize+0x240>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	2201      	movs	r2, #1
 80024f0:	f8c3 2550 	str.w	r2, [r3, #1360]	@ 0x550
#if (TRC_CFG_INCLUDE_FLOAT_SUPPORT == 1)
	RecorderDataPtr->exampleFloatEncoding = 1.0f; /* otherwise already zero */
#endif
	RecorderDataPtr->debugMarker2 = (int32_t)0xF2F2F2F2;
 80024f4:	4b5f      	ldr	r3, [pc, #380]	@ (8002674 <xTraceInitialize+0x240>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f04f 32f2 	mov.w	r2, #4076008178	@ 0xf2f2f2f2
 80024fc:	f8c3 28fc 	str.w	r2, [r3, #2300]	@ 0x8fc
	prvStrncpy(RecorderDataPtr->systemInfo, "Trace Recorder Demo", 80);
 8002500:	4b5c      	ldr	r3, [pc, #368]	@ (8002674 <xTraceInitialize+0x240>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002508:	2250      	movs	r2, #80	@ 0x50
 800250a:	495f      	ldr	r1, [pc, #380]	@ (8002688 <xTraceInitialize+0x254>)
 800250c:	4618      	mov	r0, r3
 800250e:	f000 fc83 	bl	8002e18 <prvStrncpy>
	RecorderDataPtr->debugMarker3 = (int32_t)0xF3F3F3F3;
 8002512:	4b58      	ldr	r3, [pc, #352]	@ (8002674 <xTraceInitialize+0x240>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f04f 32f3 	mov.w	r2, #4092851187	@ 0xf3f3f3f3
 800251a:	f8c3 2950 	str.w	r2, [r3, #2384]	@ 0x950
	RecorderDataPtr->endmarker0 = 0x0A;
 800251e:	4b55      	ldr	r3, [pc, #340]	@ (8002674 <xTraceInitialize+0x240>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002526:	220a      	movs	r2, #10
 8002528:	f883 28f8 	strb.w	r2, [r3, #2296]	@ 0x8f8
	RecorderDataPtr->endmarker1 = 0x0B;
 800252c:	4b51      	ldr	r3, [pc, #324]	@ (8002674 <xTraceInitialize+0x240>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002534:	220b      	movs	r2, #11
 8002536:	f883 28f9 	strb.w	r2, [r3, #2297]	@ 0x8f9
	RecorderDataPtr->endmarker2 = 0x0C;
 800253a:	4b4e      	ldr	r3, [pc, #312]	@ (8002674 <xTraceInitialize+0x240>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002542:	220c      	movs	r2, #12
 8002544:	f883 28fa 	strb.w	r2, [r3, #2298]	@ 0x8fa
	RecorderDataPtr->endmarker3 = 0x0D;
 8002548:	4b4a      	ldr	r3, [pc, #296]	@ (8002674 <xTraceInitialize+0x240>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002550:	220d      	movs	r2, #13
 8002552:	f883 28fb 	strb.w	r2, [r3, #2299]	@ 0x8fb
	RecorderDataPtr->endmarker4 = 0x71;
 8002556:	4b47      	ldr	r3, [pc, #284]	@ (8002674 <xTraceInitialize+0x240>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800255e:	2271      	movs	r2, #113	@ 0x71
 8002560:	f883 28fc 	strb.w	r2, [r3, #2300]	@ 0x8fc
	RecorderDataPtr->endmarker5 = 0x72;
 8002564:	4b43      	ldr	r3, [pc, #268]	@ (8002674 <xTraceInitialize+0x240>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800256c:	2272      	movs	r2, #114	@ 0x72
 800256e:	f883 28fd 	strb.w	r2, [r3, #2301]	@ 0x8fd
	RecorderDataPtr->endmarker6 = 0x73;
 8002572:	4b40      	ldr	r3, [pc, #256]	@ (8002674 <xTraceInitialize+0x240>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800257a:	2273      	movs	r2, #115	@ 0x73
 800257c:	f883 28fe 	strb.w	r2, [r3, #2302]	@ 0x8fe
	RecorderDataPtr->endmarker7 = 0x74;
 8002580:	4b3c      	ldr	r3, [pc, #240]	@ (8002674 <xTraceInitialize+0x240>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002588:	2274      	movs	r2, #116	@ 0x74
 800258a:	f883 28ff 	strb.w	r2, [r3, #2303]	@ 0x8ff
	RecorderDataPtr->endmarker8 = 0xF1;
 800258e:	4b39      	ldr	r3, [pc, #228]	@ (8002674 <xTraceInitialize+0x240>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002596:	22f1      	movs	r2, #241	@ 0xf1
 8002598:	f883 2900 	strb.w	r2, [r3, #2304]	@ 0x900
	RecorderDataPtr->endmarker9 = 0xF2;
 800259c:	4b35      	ldr	r3, [pc, #212]	@ (8002674 <xTraceInitialize+0x240>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80025a4:	22f2      	movs	r2, #242	@ 0xf2
 80025a6:	f883 2901 	strb.w	r2, [r3, #2305]	@ 0x901
	RecorderDataPtr->endmarker10 = 0xF3;
 80025aa:	4b32      	ldr	r3, [pc, #200]	@ (8002674 <xTraceInitialize+0x240>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80025b2:	22f3      	movs	r2, #243	@ 0xf3
 80025b4:	f883 2902 	strb.w	r2, [r3, #2306]	@ 0x902
	RecorderDataPtr->endmarker11 = 0xF4;
 80025b8:	4b2e      	ldr	r3, [pc, #184]	@ (8002674 <xTraceInitialize+0x240>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80025c0:	22f4      	movs	r2, #244	@ 0xf4
 80025c2:	f883 2903 	strb.w	r2, [r3, #2307]	@ 0x903
	RecorderDataPtr->userEventBuffer.numberOfSlots = (TRC_CFG_SEPARATE_USER_EVENT_BUFFER_SIZE);
	RecorderDataPtr->userEventBuffer.numberOfChannels = (TRC_CFG_UB_CHANNELS)+1;
#endif

	/* Kernel specific initialization of the objectHandleStacks variable */
	xTraceKernelPortInitObjectHandleStack();
 80025c6:	f7ff fd9d 	bl	8002104 <xTraceKernelPortInitObjectHandleStack>
	and the fields are volatile to ensure this assignment order. This to avoid any
	chance of accidental duplicates of this elsewhere in memory.

	Moreover, the fields are set byte-by-byte to avoid endian issues.*/

	RecorderDataPtr->startmarker11 = 0xF4;
 80025ca:	4b2a      	ldr	r3, [pc, #168]	@ (8002674 <xTraceInitialize+0x240>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	22f4      	movs	r2, #244	@ 0xf4
 80025d0:	72da      	strb	r2, [r3, #11]
	RecorderDataPtr->startmarker10 = 0xF3;
 80025d2:	4b28      	ldr	r3, [pc, #160]	@ (8002674 <xTraceInitialize+0x240>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	22f3      	movs	r2, #243	@ 0xf3
 80025d8:	729a      	strb	r2, [r3, #10]
	RecorderDataPtr->startmarker9 = 0xF2;
 80025da:	4b26      	ldr	r3, [pc, #152]	@ (8002674 <xTraceInitialize+0x240>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	22f2      	movs	r2, #242	@ 0xf2
 80025e0:	725a      	strb	r2, [r3, #9]
	RecorderDataPtr->startmarker8 = 0xF1;
 80025e2:	4b24      	ldr	r3, [pc, #144]	@ (8002674 <xTraceInitialize+0x240>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	22f1      	movs	r2, #241	@ 0xf1
 80025e8:	721a      	strb	r2, [r3, #8]
	RecorderDataPtr->startmarker7 = 0x74;
 80025ea:	4b22      	ldr	r3, [pc, #136]	@ (8002674 <xTraceInitialize+0x240>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	2274      	movs	r2, #116	@ 0x74
 80025f0:	71da      	strb	r2, [r3, #7]
	RecorderDataPtr->startmarker6 = 0x73;
 80025f2:	4b20      	ldr	r3, [pc, #128]	@ (8002674 <xTraceInitialize+0x240>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	2273      	movs	r2, #115	@ 0x73
 80025f8:	719a      	strb	r2, [r3, #6]
	RecorderDataPtr->startmarker5 = 0x72;
 80025fa:	4b1e      	ldr	r3, [pc, #120]	@ (8002674 <xTraceInitialize+0x240>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	2272      	movs	r2, #114	@ 0x72
 8002600:	715a      	strb	r2, [r3, #5]
	RecorderDataPtr->startmarker4 = 0x71;
 8002602:	4b1c      	ldr	r3, [pc, #112]	@ (8002674 <xTraceInitialize+0x240>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	2271      	movs	r2, #113	@ 0x71
 8002608:	711a      	strb	r2, [r3, #4]
	RecorderDataPtr->startmarker3 = 0x04;
 800260a:	4b1a      	ldr	r3, [pc, #104]	@ (8002674 <xTraceInitialize+0x240>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	2204      	movs	r2, #4
 8002610:	70da      	strb	r2, [r3, #3]
	RecorderDataPtr->startmarker2 = 0x03;
 8002612:	4b18      	ldr	r3, [pc, #96]	@ (8002674 <xTraceInitialize+0x240>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	2203      	movs	r2, #3
 8002618:	709a      	strb	r2, [r3, #2]
	RecorderDataPtr->startmarker1 = 0x02;
 800261a:	4b16      	ldr	r3, [pc, #88]	@ (8002674 <xTraceInitialize+0x240>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	2202      	movs	r2, #2
 8002620:	705a      	strb	r2, [r3, #1]
	RecorderDataPtr->startmarker0 = 0x01;
 8002622:	4b14      	ldr	r3, [pc, #80]	@ (8002674 <xTraceInitialize+0x240>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	2201      	movs	r2, #1
 8002628:	701a      	strb	r2, [r3, #0]

	if (traceErrorMessage != 0)
 800262a:	4b11      	ldr	r3, [pc, #68]	@ (8002670 <xTraceInitialize+0x23c>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d010      	beq.n	8002654 <xTraceInitialize+0x220>
	{
		// An error was detected before vTraceEnable was called, make sure this is stored in the trace data.
		prvStrncpy(RecorderDataPtr->systemInfo, traceErrorMessage, 80);
 8002632:	4b10      	ldr	r3, [pc, #64]	@ (8002674 <xTraceInitialize+0x240>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800263a:	4a0d      	ldr	r2, [pc, #52]	@ (8002670 <xTraceInitialize+0x23c>)
 800263c:	6811      	ldr	r1, [r2, #0]
 800263e:	2250      	movs	r2, #80	@ 0x50
 8002640:	4618      	mov	r0, r3
 8002642:	f000 fbe9 	bl	8002e18 <prvStrncpy>
		RecorderDataPtr->internalErrorOccured = 1;
 8002646:	4b0b      	ldr	r3, [pc, #44]	@ (8002674 <xTraceInitialize+0x240>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	2201      	movs	r2, #1
 800264c:	f8c3 28f8 	str.w	r2, [r3, #2296]	@ 0x8f8
		prvTraceStop();
 8002650:	f7ff fec8 	bl	80023e4 <prvTraceStop>
	}

#ifdef TRC_PORT_SPECIFIC_INIT
	TRC_PORT_SPECIFIC_INIT();
 8002654:	f000 fe06 	bl	8003264 <xTraceHardwarePortInitCortexM>
#endif

	RecorderInitialized = 1;
 8002658:	4b02      	ldr	r3, [pc, #8]	@ (8002664 <xTraceInitialize+0x230>)
 800265a:	2201      	movs	r2, #1
 800265c:	601a      	str	r2, [r3, #0]

	return TRC_SUCCESS;
 800265e:	2300      	movs	r3, #0
}
 8002660:	4618      	mov	r0, r3
 8002662:	bd80      	pop	{r7, pc}
 8002664:	200057b0 	.word	0x200057b0
 8002668:	20003e10 	.word	0x20003e10
 800266c:	20003e12 	.word	0x20003e12
 8002670:	20003ea4 	.word	0x20003ea4
 8002674:	200057ac 	.word	0x200057ac
 8002678:	20003ea8 	.word	0x20003ea8
 800267c:	e0001004 	.word	0xe0001004
 8002680:	20003e0c 	.word	0x20003e0c
 8002684:	20003de4 	.word	0x20003de4
 8002688:	08004280 	.word	0x08004280

0800268c <prvTraceStoreTaskReady>:
 * prvTraceStoreTaskReady
 *
 * This function stores a ready state for the task handle sent in as parameter.
 ******************************************************************************/
void prvTraceStoreTaskReady(traceHandle handle) 
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b088      	sub	sp, #32
 8002690:	af00      	add	r7, sp, #0
 8002692:	4603      	mov	r3, r0
 8002694:	71fb      	strb	r3, [r7, #7]
	TREvent* tr;
	uint8_t hnd8;

	TRACE_ALLOC_CRITICAL_SECTION();

	if (handle == 0)
 8002696:	79fb      	ldrb	r3, [r7, #7]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d044      	beq.n	8002726 <prvTraceStoreTaskReady+0x9a>
		/*  On FreeRTOS v7.3.0, this occurs when creating tasks due to a bad
		placement of the trace macro. In that case, the events are ignored. */
		return;
	}
	
	if (! readyEventsEnabled)
 800269c:	4b25      	ldr	r3, [pc, #148]	@ (8002734 <prvTraceStoreTaskReady+0xa8>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d042      	beq.n	800272a <prvTraceStoreTaskReady+0x9e>
		return;
	}

	TRACE_ASSERT(handle <= (TRC_CFG_NTASK), "prvTraceStoreTaskReady: Invalid value for handle", TRC_UNUSED);

	if (recorder_busy)
 80026a4:	4b24      	ldr	r3, [pc, #144]	@ (8002738 <prvTraceStoreTaskReady+0xac>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d003      	beq.n	80026b4 <prvTraceStoreTaskReady+0x28>
		* TRACE_EXIT_CRITICAL_SECTION). They must disable the RTOS tick interrupt
		* and any other ISRs that calls the trace recorder directly or via
		* traced kernel functions. The ARM port disables all interrupts using the
		* PRIMASK register to avoid this issue.
		*************************************************************************/
		prvTraceError("Recorder busy - high priority ISR using syscall? (1)");
 80026ac:	4823      	ldr	r0, [pc, #140]	@ (800273c <prvTraceStoreTaskReady+0xb0>)
 80026ae:	f000 fc33 	bl	8002f18 <prvTraceError>
		return;
 80026b2:	e03b      	b.n	800272c <prvTraceStoreTaskReady+0xa0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026b4:	f3ef 8310 	mrs	r3, PRIMASK
 80026b8:	60fb      	str	r3, [r7, #12]
  return(result);
 80026ba:	68fb      	ldr	r3, [r7, #12]
	}

	trcCRITICAL_SECTION_BEGIN();
 80026bc:	61fb      	str	r3, [r7, #28]
 80026be:	2301      	movs	r3, #1
 80026c0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	f383 8810 	msr	PRIMASK, r3
}
 80026c8:	bf00      	nop
 80026ca:	4b1b      	ldr	r3, [pc, #108]	@ (8002738 <prvTraceStoreTaskReady+0xac>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	3301      	adds	r3, #1
 80026d0:	4a19      	ldr	r2, [pc, #100]	@ (8002738 <prvTraceStoreTaskReady+0xac>)
 80026d2:	6013      	str	r3, [r2, #0]
	if (RecorderDataPtr->recorderActive) /* Need to repeat this check! */
 80026d4:	4b1a      	ldr	r3, [pc, #104]	@ (8002740 <prvTraceStoreTaskReady+0xb4>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d018      	beq.n	8002710 <prvTraceStoreTaskReady+0x84>
	{
		dts3 = (uint16_t)prvTraceGetDTS(0xFFFF);
 80026de:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80026e2:	f000 fcf5 	bl	80030d0 <prvTraceGetDTS>
 80026e6:	4603      	mov	r3, r0
 80026e8:	837b      	strh	r3, [r7, #26]
		hnd8 = prvTraceGet8BitHandle(handle);
 80026ea:	79fb      	ldrb	r3, [r7, #7]
 80026ec:	767b      	strb	r3, [r7, #25]
		tr = (TREvent*)prvTraceNextFreeEventBufferSlot();
 80026ee:	f000 fa9b 	bl	8002c28 <prvTraceNextFreeEventBufferSlot>
 80026f2:	6178      	str	r0, [r7, #20]
		if (tr != 0)
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d00a      	beq.n	8002710 <prvTraceStoreTaskReady+0x84>
		{
			tr->type = DIV_TASK_READY;
 80026fa:	697b      	ldr	r3, [r7, #20]
 80026fc:	2202      	movs	r2, #2
 80026fe:	701a      	strb	r2, [r3, #0]
			tr->dts = dts3;
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	8b7a      	ldrh	r2, [r7, #26]
 8002704:	805a      	strh	r2, [r3, #2]
			tr->objHandle = hnd8;
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	7e7a      	ldrb	r2, [r7, #25]
 800270a:	705a      	strb	r2, [r3, #1]
			prvTraceUpdateCounters();
 800270c:	f000 fcb8 	bl	8003080 <prvTraceUpdateCounters>
		}
	}
	trcCRITICAL_SECTION_END();
 8002710:	4b09      	ldr	r3, [pc, #36]	@ (8002738 <prvTraceStoreTaskReady+0xac>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	3b01      	subs	r3, #1
 8002716:	4a08      	ldr	r2, [pc, #32]	@ (8002738 <prvTraceStoreTaskReady+0xac>)
 8002718:	6013      	str	r3, [r2, #0]
 800271a:	69fb      	ldr	r3, [r7, #28]
 800271c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800271e:	68bb      	ldr	r3, [r7, #8]
 8002720:	f383 8810 	msr	PRIMASK, r3
}
 8002724:	e002      	b.n	800272c <prvTraceStoreTaskReady+0xa0>
		return;
 8002726:	bf00      	nop
 8002728:	e000      	b.n	800272c <prvTraceStoreTaskReady+0xa0>
		return;
 800272a:	bf00      	nop
}
 800272c:	3720      	adds	r7, #32
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}
 8002732:	bf00      	nop
 8002734:	20000008 	.word	0x20000008
 8002738:	20003dfc 	.word	0x20003dfc
 800273c:	08004294 	.word	0x08004294
 8002740:	200057ac 	.word	0x200057ac

08002744 <vTraceStoreMemMangEvent>:
 * Note: On "free" calls, the signed_size parameter should be negative.
 ******************************************************************************/
#if (TRC_CFG_INCLUDE_MEMMANG_EVENTS == 1)
#if (TRC_CFG_SCHEDULING_ONLY == 0)
void vTraceStoreMemMangEvent(uint32_t ecode, uint32_t address, int32_t signed_size)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b08e      	sub	sp, #56	@ 0x38
 8002748:	af00      	add	r7, sp, #0
 800274a:	60f8      	str	r0, [r7, #12]
 800274c:	60b9      	str	r1, [r7, #8]
 800274e:	607a      	str	r2, [r7, #4]
	uint16_t addr_low;
	uint8_t addr_high;
	uint32_t size;
	TRACE_ALLOC_CRITICAL_SECTION();

	if (RecorderDataPtr == 0)
 8002750:	4b46      	ldr	r3, [pc, #280]	@ (800286c <vTraceStoreMemMangEvent+0x128>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	2b00      	cmp	r3, #0
 8002756:	f000 8084 	beq.w	8002862 <vTraceStoreMemMangEvent+0x11e>
	{
		/* Occurs in vTraceInitTraceData, if using dynamic allocation. */
		return;
	}
	
	if (signed_size < 0)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2b00      	cmp	r3, #0
 800275e:	da03      	bge.n	8002768 <vTraceStoreMemMangEvent+0x24>
		size = (uint32_t)(- signed_size);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	425b      	negs	r3, r3
 8002764:	637b      	str	r3, [r7, #52]	@ 0x34
 8002766:	e001      	b.n	800276c <vTraceStoreMemMangEvent+0x28>
	else
		size = (uint32_t)(signed_size);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800276c:	f3ef 8310 	mrs	r3, PRIMASK
 8002770:	61bb      	str	r3, [r7, #24]
  return(result);
 8002772:	69bb      	ldr	r3, [r7, #24]

	trcCRITICAL_SECTION_BEGIN();
 8002774:	633b      	str	r3, [r7, #48]	@ 0x30
 8002776:	2301      	movs	r3, #1
 8002778:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800277a:	69fb      	ldr	r3, [r7, #28]
 800277c:	f383 8810 	msr	PRIMASK, r3
}
 8002780:	bf00      	nop
 8002782:	4b3b      	ldr	r3, [pc, #236]	@ (8002870 <vTraceStoreMemMangEvent+0x12c>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	3301      	adds	r3, #1
 8002788:	4a39      	ldr	r2, [pc, #228]	@ (8002870 <vTraceStoreMemMangEvent+0x12c>)
 800278a:	6013      	str	r3, [r2, #0]
	
	/* Only update heapMemUsage if we have a valid address */
	if (address != 0)
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d015      	beq.n	80027be <vTraceStoreMemMangEvent+0x7a>
	{
		RecorderDataPtr->heapMemUsage += (uint32_t)signed_size;
 8002792:	4b36      	ldr	r3, [pc, #216]	@ (800286c <vTraceStoreMemMangEvent+0x128>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8002798:	687a      	ldr	r2, [r7, #4]
 800279a:	4b34      	ldr	r3, [pc, #208]	@ (800286c <vTraceStoreMemMangEvent+0x128>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	440a      	add	r2, r1
 80027a0:	63da      	str	r2, [r3, #60]	@ 0x3c

		if (RecorderDataPtr->heapMemUsage > RecorderDataPtr->heapMemMaxUsage)
 80027a2:	4b32      	ldr	r3, [pc, #200]	@ (800286c <vTraceStoreMemMangEvent+0x128>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80027a8:	4b30      	ldr	r3, [pc, #192]	@ (800286c <vTraceStoreMemMangEvent+0x128>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d905      	bls.n	80027be <vTraceStoreMemMangEvent+0x7a>
		{
			RecorderDataPtr->heapMemMaxUsage = RecorderDataPtr->heapMemUsage;
 80027b2:	4b2e      	ldr	r3, [pc, #184]	@ (800286c <vTraceStoreMemMangEvent+0x128>)
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	4b2d      	ldr	r3, [pc, #180]	@ (800286c <vTraceStoreMemMangEvent+0x128>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80027bc:	639a      	str	r2, [r3, #56]	@ 0x38
		}
	}

	if (RecorderDataPtr->recorderActive)
 80027be:	4b2b      	ldr	r3, [pc, #172]	@ (800286c <vTraceStoreMemMangEvent+0x128>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d041      	beq.n	800284c <vTraceStoreMemMangEvent+0x108>
	{
		dts1 = (uint8_t)prvTraceGetDTS(0xFF);
 80027c8:	20ff      	movs	r0, #255	@ 0xff
 80027ca:	f000 fc81 	bl	80030d0 <prvTraceGetDTS>
 80027ce:	4603      	mov	r3, r0
 80027d0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		size_low = (uint16_t)prvTraceGetParam(0xFFFF, size);
 80027d4:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80027d6:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80027da:	f000 f8a7 	bl	800292c <prvTraceGetParam>
 80027de:	4603      	mov	r3, r0
 80027e0:	85bb      	strh	r3, [r7, #44]	@ 0x2c
		ms = (MemEventSize *)prvTraceNextFreeEventBufferSlot();
 80027e2:	f000 fa21 	bl	8002c28 <prvTraceNextFreeEventBufferSlot>
 80027e6:	62b8      	str	r0, [r7, #40]	@ 0x28

		if (ms != 0)
 80027e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d02e      	beq.n	800284c <vTraceStoreMemMangEvent+0x108>
		{
			ms->dts = dts1;
 80027ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027f0:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80027f4:	705a      	strb	r2, [r3, #1]
			ms->type = NULL_EVENT; /* Updated when all events are written */
 80027f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027f8:	2200      	movs	r2, #0
 80027fa:	701a      	strb	r2, [r3, #0]
			ms->size = size_low;
 80027fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027fe:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8002800:	805a      	strh	r2, [r3, #2]
			prvTraceUpdateCounters();
 8002802:	f000 fc3d 	bl	8003080 <prvTraceUpdateCounters>
				addr_low = address & 0xFFFF;          
				addr_high = (address >> 16) & 0xFF;
			#else
				/* The whole 32 bit address is stored using a second event record
				for the upper 16 bit */
				addr_low = (uint16_t)prvTraceGetParam(0xFFFF, address);
 8002806:	68b9      	ldr	r1, [r7, #8]
 8002808:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800280c:	f000 f88e 	bl	800292c <prvTraceGetParam>
 8002810:	4603      	mov	r3, r0
 8002812:	84fb      	strh	r3, [r7, #38]	@ 0x26
				addr_high = 0;
 8002814:	2300      	movs	r3, #0
 8002816:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
			#endif

			ma = (MemEventAddr *) prvTraceNextFreeEventBufferSlot();
 800281a:	f000 fa05 	bl	8002c28 <prvTraceNextFreeEventBufferSlot>
 800281e:	6238      	str	r0, [r7, #32]
			if (ma != 0)
 8002820:	6a3b      	ldr	r3, [r7, #32]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d012      	beq.n	800284c <vTraceStoreMemMangEvent+0x108>
			{
				ma->addr_low = addr_low;
 8002826:	6a3b      	ldr	r3, [r7, #32]
 8002828:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800282a:	805a      	strh	r2, [r3, #2]
				ma->addr_high = addr_high;
 800282c:	6a3b      	ldr	r3, [r7, #32]
 800282e:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8002832:	705a      	strb	r2, [r3, #1]
				ma->type = (uint8_t) (ecode  + 1);	/* Note this! */
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	b2db      	uxtb	r3, r3
 8002838:	3301      	adds	r3, #1
 800283a:	b2da      	uxtb	r2, r3
 800283c:	6a3b      	ldr	r3, [r7, #32]
 800283e:	701a      	strb	r2, [r3, #0]
				ms->type = (uint8_t) ecode;			/* Set type of first event */
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	b2da      	uxtb	r2, r3
 8002844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002846:	701a      	strb	r2, [r3, #0]
				prvTraceUpdateCounters();
 8002848:	f000 fc1a 	bl	8003080 <prvTraceUpdateCounters>
			}
		}
	}
	trcCRITICAL_SECTION_END();
 800284c:	4b08      	ldr	r3, [pc, #32]	@ (8002870 <vTraceStoreMemMangEvent+0x12c>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	3b01      	subs	r3, #1
 8002852:	4a07      	ldr	r2, [pc, #28]	@ (8002870 <vTraceStoreMemMangEvent+0x12c>)
 8002854:	6013      	str	r3, [r2, #0]
 8002856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002858:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	f383 8810 	msr	PRIMASK, r3
}
 8002860:	e000      	b.n	8002864 <vTraceStoreMemMangEvent+0x120>
		return;
 8002862:	bf00      	nop
}
 8002864:	3738      	adds	r7, #56	@ 0x38
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	200057ac 	.word	0x200057ac
 8002870:	20003dfc 	.word	0x20003dfc

08002874 <prvTraceStoreKernelCall>:
 * This is the main integration point for storing kernel calls, and
 * is called by the hooks in trcKernelHooks.h (see trcKernelPort.h for event codes).
 ******************************************************************************/
#if (TRC_CFG_SCHEDULING_ONLY == 0)
void prvTraceStoreKernelCall(uint32_t ecode, traceObjectClass objectClass, uint32_t objectNumber)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b08a      	sub	sp, #40	@ 0x28
 8002878:	af00      	add	r7, sp, #0
 800287a:	60f8      	str	r0, [r7, #12]
 800287c:	460b      	mov	r3, r1
 800287e:	607a      	str	r2, [r7, #4]
 8002880:	72fb      	strb	r3, [r7, #11]

	TRACE_ASSERT(ecode < 0xFF, "prvTraceStoreKernelCall: ecode >= 0xFF", TRC_UNUSED);
	TRACE_ASSERT(objectClass < TRACE_NCLASSES, "prvTraceStoreKernelCall: objectClass >= TRACE_NCLASSES", TRC_UNUSED);
	TRACE_ASSERT(objectNumber <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectClass], "prvTraceStoreKernelCall: Invalid value for objectNumber", TRC_UNUSED);

	if (recorder_busy)
 8002882:	4b26      	ldr	r3, [pc, #152]	@ (800291c <prvTraceStoreKernelCall+0xa8>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d003      	beq.n	8002892 <prvTraceStoreKernelCall+0x1e>
		* TRACE_EXIT_CRITICAL_SECTION). They must disable the RTOS tick interrupt
		* and any other ISRs that calls the trace recorder directly or via
		* traced kernel functions. The ARM port disables all interrupts using the
		* PRIMASK register to avoid this issue.
		*************************************************************************/
		prvTraceError("Recorder busy - high priority ISR using syscall? (2)");
 800288a:	4825      	ldr	r0, [pc, #148]	@ (8002920 <prvTraceStoreKernelCall+0xac>)
 800288c:	f000 fb44 	bl	8002f18 <prvTraceError>
		return;
 8002890:	e040      	b.n	8002914 <prvTraceStoreKernelCall+0xa0>
	}

	if (handle_of_last_logged_task == 0)
 8002892:	4b24      	ldr	r3, [pc, #144]	@ (8002924 <prvTraceStoreKernelCall+0xb0>)
 8002894:	781b      	ldrb	r3, [r3, #0]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d03b      	beq.n	8002912 <prvTraceStoreKernelCall+0x9e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800289a:	f3ef 8310 	mrs	r3, PRIMASK
 800289e:	617b      	str	r3, [r7, #20]
  return(result);
 80028a0:	697b      	ldr	r3, [r7, #20]
	{
		return;
	}

	trcCRITICAL_SECTION_BEGIN();
 80028a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80028a4:	2301      	movs	r3, #1
 80028a6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028a8:	69bb      	ldr	r3, [r7, #24]
 80028aa:	f383 8810 	msr	PRIMASK, r3
}
 80028ae:	bf00      	nop
 80028b0:	4b1a      	ldr	r3, [pc, #104]	@ (800291c <prvTraceStoreKernelCall+0xa8>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	3301      	adds	r3, #1
 80028b6:	4a19      	ldr	r2, [pc, #100]	@ (800291c <prvTraceStoreKernelCall+0xa8>)
 80028b8:	6013      	str	r3, [r2, #0]
	if (RecorderDataPtr->recorderActive)
 80028ba:	4b1b      	ldr	r3, [pc, #108]	@ (8002928 <prvTraceStoreKernelCall+0xb4>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d01b      	beq.n	80028fc <prvTraceStoreKernelCall+0x88>
	{
		dts1 = (uint16_t)prvTraceGetDTS(0xFFFF);
 80028c4:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80028c8:	f000 fc02 	bl	80030d0 <prvTraceGetDTS>
 80028cc:	4603      	mov	r3, r0
 80028ce:	847b      	strh	r3, [r7, #34]	@ 0x22
		hnd8 = prvTraceGet8BitHandle((traceHandle)objectNumber);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
		kse = (KernelCall*) prvTraceNextFreeEventBufferSlot();
 80028d6:	f000 f9a7 	bl	8002c28 <prvTraceNextFreeEventBufferSlot>
 80028da:	61f8      	str	r0, [r7, #28]
		if (kse != 0)
 80028dc:	69fb      	ldr	r3, [r7, #28]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d00c      	beq.n	80028fc <prvTraceStoreKernelCall+0x88>
		{
			kse->dts = dts1;
 80028e2:	69fb      	ldr	r3, [r7, #28]
 80028e4:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80028e6:	805a      	strh	r2, [r3, #2]
			kse->type = (uint8_t)ecode;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	b2da      	uxtb	r2, r3
 80028ec:	69fb      	ldr	r3, [r7, #28]
 80028ee:	701a      	strb	r2, [r3, #0]
			kse->objHandle = hnd8;
 80028f0:	69fb      	ldr	r3, [r7, #28]
 80028f2:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 80028f6:	705a      	strb	r2, [r3, #1]
			prvTraceUpdateCounters();
 80028f8:	f000 fbc2 	bl	8003080 <prvTraceUpdateCounters>
		}
	}
	trcCRITICAL_SECTION_END();
 80028fc:	4b07      	ldr	r3, [pc, #28]	@ (800291c <prvTraceStoreKernelCall+0xa8>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	3b01      	subs	r3, #1
 8002902:	4a06      	ldr	r2, [pc, #24]	@ (800291c <prvTraceStoreKernelCall+0xa8>)
 8002904:	6013      	str	r3, [r2, #0]
 8002906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002908:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800290a:	693b      	ldr	r3, [r7, #16]
 800290c:	f383 8810 	msr	PRIMASK, r3
}
 8002910:	e000      	b.n	8002914 <prvTraceStoreKernelCall+0xa0>
		return;
 8002912:	bf00      	nop
}
 8002914:	3728      	adds	r7, #40	@ 0x28
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}
 800291a:	bf00      	nop
 800291c:	20003dfc 	.word	0x20003dfc
 8002920:	080042cc 	.word	0x080042cc
 8002924:	20003e04 	.word	0x20003e04
 8002928:	200057ac 	.word	0x200057ac

0800292c <prvTraceGetParam>:
 *
 * May only be called within a critical section!
 ******************************************************************************/
#if (TRC_CFG_SCHEDULING_ONLY == 0)
static uint32_t prvTraceGetParam(uint32_t param_max, uint32_t param)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b084      	sub	sp, #16
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
 8002934:	6039      	str	r1, [r7, #0]
	XPSEvent* xps;

	TRACE_ASSERT(param_max == 0xFF || param_max == 0xFFFF,
		"prvTraceGetParam: Invalid value for param_max", param);

	if (param <= param_max)
 8002936:	683a      	ldr	r2, [r7, #0]
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	429a      	cmp	r2, r3
 800293c:	d801      	bhi.n	8002942 <prvTraceGetParam+0x16>
	{
		return param;
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	e01d      	b.n	800297e <prvTraceGetParam+0x52>
	}
	else
	{
		xps = (XPSEvent*) prvTraceNextFreeEventBufferSlot();
 8002942:	f000 f971 	bl	8002c28 <prvTraceNextFreeEventBufferSlot>
 8002946:	60f8      	str	r0, [r7, #12]
		if (xps != 0)
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d014      	beq.n	8002978 <prvTraceGetParam+0x4c>
		{
			xps->type = DIV_XPS;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	2201      	movs	r2, #1
 8002952:	701a      	strb	r2, [r3, #0]
			xps->xps_8 = (uint8_t)((param & (0xFF00 & ~param_max)) >> 8);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	43da      	mvns	r2, r3
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	4013      	ands	r3, r2
 800295c:	0a1b      	lsrs	r3, r3, #8
 800295e:	b2da      	uxtb	r2, r3
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	705a      	strb	r2, [r3, #1]
			xps->xps_16 = (uint16_t)((param & (0xFFFF0000 & ~param_max)) >> 16);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	43da      	mvns	r2, r3
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	4013      	ands	r3, r2
 800296c:	0c1b      	lsrs	r3, r3, #16
 800296e:	b29a      	uxth	r2, r3
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	805a      	strh	r2, [r3, #2]
			prvTraceUpdateCounters();
 8002974:	f000 fb84 	bl	8003080 <prvTraceUpdateCounters>
		}

		return param & param_max;
 8002978:	683a      	ldr	r2, [r7, #0]
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	4013      	ands	r3, r2
	}
}
 800297e:	4618      	mov	r0, r3
 8002980:	3710      	adds	r7, #16
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
	...

08002988 <prvTraceStoreKernelCallWithNumericParamOnly>:
 * Used for storing kernel calls with numeric parameters only. This is
 * only used for traceTASK_DELAY and traceDELAY_UNTIL at the moment.
 ******************************************************************************/
#if (TRC_CFG_SCHEDULING_ONLY == 0)
void prvTraceStoreKernelCallWithNumericParamOnly(uint32_t evtcode, uint32_t param)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b08a      	sub	sp, #40	@ 0x28
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
 8002990:	6039      	str	r1, [r7, #0]
	KernelCallWithParam16 * kse;
	uint8_t dts6;
	uint16_t restParam;
	TRACE_ALLOC_CRITICAL_SECTION();

	restParam = 0;
 8002992:	2300      	movs	r3, #0
 8002994:	84fb      	strh	r3, [r7, #38]	@ 0x26

	TRACE_ASSERT(evtcode < 0xFF, "prvTraceStoreKernelCallWithNumericParamOnly: Invalid value for evtcode", TRC_UNUSED);

	if (recorder_busy)
 8002996:	4b26      	ldr	r3, [pc, #152]	@ (8002a30 <prvTraceStoreKernelCallWithNumericParamOnly+0xa8>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d003      	beq.n	80029a6 <prvTraceStoreKernelCallWithNumericParamOnly+0x1e>
		* TRACE_EXIT_CRITICAL_SECTION). They must disable the RTOS tick interrupt
		* and any other ISRs that calls the trace recorder directly or via
		* traced kernel functions. The ARM port disables all interrupts using the
		* PRIMASK register to avoid this issue.
		*************************************************************************/
		prvTraceError("Recorder busy - high priority ISR using syscall? (4)");
 800299e:	4825      	ldr	r0, [pc, #148]	@ (8002a34 <prvTraceStoreKernelCallWithNumericParamOnly+0xac>)
 80029a0:	f000 faba 	bl	8002f18 <prvTraceError>
		return;
 80029a4:	e041      	b.n	8002a2a <prvTraceStoreKernelCallWithNumericParamOnly+0xa2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80029a6:	f3ef 8310 	mrs	r3, PRIMASK
 80029aa:	613b      	str	r3, [r7, #16]
  return(result);
 80029ac:	693b      	ldr	r3, [r7, #16]
	}

	trcCRITICAL_SECTION_BEGIN();
 80029ae:	623b      	str	r3, [r7, #32]
 80029b0:	2301      	movs	r3, #1
 80029b2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	f383 8810 	msr	PRIMASK, r3
}
 80029ba:	bf00      	nop
 80029bc:	4b1c      	ldr	r3, [pc, #112]	@ (8002a30 <prvTraceStoreKernelCallWithNumericParamOnly+0xa8>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	3301      	adds	r3, #1
 80029c2:	4a1b      	ldr	r2, [pc, #108]	@ (8002a30 <prvTraceStoreKernelCallWithNumericParamOnly+0xa8>)
 80029c4:	6013      	str	r3, [r2, #0]
	if (RecorderDataPtr->recorderActive && handle_of_last_logged_task)
 80029c6:	4b1c      	ldr	r3, [pc, #112]	@ (8002a38 <prvTraceStoreKernelCallWithNumericParamOnly+0xb0>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d021      	beq.n	8002a14 <prvTraceStoreKernelCallWithNumericParamOnly+0x8c>
 80029d0:	4b1a      	ldr	r3, [pc, #104]	@ (8002a3c <prvTraceStoreKernelCallWithNumericParamOnly+0xb4>)
 80029d2:	781b      	ldrb	r3, [r3, #0]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d01d      	beq.n	8002a14 <prvTraceStoreKernelCallWithNumericParamOnly+0x8c>
	{
		dts6 = (uint8_t)prvTraceGetDTS(0xFF);
 80029d8:	20ff      	movs	r0, #255	@ 0xff
 80029da:	f000 fb79 	bl	80030d0 <prvTraceGetDTS>
 80029de:	4603      	mov	r3, r0
 80029e0:	77fb      	strb	r3, [r7, #31]
		restParam = (uint16_t)prvTraceGetParam(0xFFFF, param);
 80029e2:	6839      	ldr	r1, [r7, #0]
 80029e4:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80029e8:	f7ff ffa0 	bl	800292c <prvTraceGetParam>
 80029ec:	4603      	mov	r3, r0
 80029ee:	84fb      	strh	r3, [r7, #38]	@ 0x26
		kse = (KernelCallWithParam16*) prvTraceNextFreeEventBufferSlot();
 80029f0:	f000 f91a 	bl	8002c28 <prvTraceNextFreeEventBufferSlot>
 80029f4:	61b8      	str	r0, [r7, #24]
		if (kse != 0)
 80029f6:	69bb      	ldr	r3, [r7, #24]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d00b      	beq.n	8002a14 <prvTraceStoreKernelCallWithNumericParamOnly+0x8c>
		{
			kse->dts = dts6;
 80029fc:	69bb      	ldr	r3, [r7, #24]
 80029fe:	7ffa      	ldrb	r2, [r7, #31]
 8002a00:	705a      	strb	r2, [r3, #1]
			kse->type = (uint8_t)evtcode;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	b2da      	uxtb	r2, r3
 8002a06:	69bb      	ldr	r3, [r7, #24]
 8002a08:	701a      	strb	r2, [r3, #0]
			kse->param = restParam;
 8002a0a:	69bb      	ldr	r3, [r7, #24]
 8002a0c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8002a0e:	805a      	strh	r2, [r3, #2]
			prvTraceUpdateCounters();
 8002a10:	f000 fb36 	bl	8003080 <prvTraceUpdateCounters>
		}
	}
	trcCRITICAL_SECTION_END();
 8002a14:	4b06      	ldr	r3, [pc, #24]	@ (8002a30 <prvTraceStoreKernelCallWithNumericParamOnly+0xa8>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	3b01      	subs	r3, #1
 8002a1a:	4a05      	ldr	r2, [pc, #20]	@ (8002a30 <prvTraceStoreKernelCallWithNumericParamOnly+0xa8>)
 8002a1c:	6013      	str	r3, [r2, #0]
 8002a1e:	6a3b      	ldr	r3, [r7, #32]
 8002a20:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	f383 8810 	msr	PRIMASK, r3
}
 8002a28:	bf00      	nop
}
 8002a2a:	3728      	adds	r7, #40	@ 0x28
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bd80      	pop	{r7, pc}
 8002a30:	20003dfc 	.word	0x20003dfc
 8002a34:	0800433c 	.word	0x0800433c
 8002a38:	200057ac 	.word	0x200057ac
 8002a3c:	20003e04 	.word	0x20003e04

08002a40 <prvTraceStoreTaskswitch>:
 * prvTraceStoreTaskswitch
 * Called by the scheduler from the SWITCHED_OUT hook, and by uiTraceStart.
 * At this point interrupts are assumed to be disabled!
 ******************************************************************************/
void prvTraceStoreTaskswitch(traceHandle task_handle)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b088      	sub	sp, #32
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	4603      	mov	r3, r0
 8002a48:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a4a:	f3ef 8310 	mrs	r3, PRIMASK
 8002a4e:	60fb      	str	r3, [r7, #12]
  return(result);
 8002a50:	68fb      	ldr	r3, [r7, #12]
	trcSR_ALLOC_CRITICAL_SECTION_ON_CORTEX_M_ONLY();

	TRACE_ASSERT(task_handle <= (TRC_CFG_NTASK),
		"prvTraceStoreTaskswitch: Invalid value for task_handle", TRC_UNUSED);

	trcCRITICAL_SECTION_BEGIN_ON_CORTEX_M_ONLY();
 8002a52:	61fb      	str	r3, [r7, #28]
 8002a54:	2301      	movs	r3, #1
 8002a56:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	f383 8810 	msr	PRIMASK, r3
}
 8002a5e:	bf00      	nop
 8002a60:	4b28      	ldr	r3, [pc, #160]	@ (8002b04 <prvTraceStoreTaskswitch+0xc4>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	3301      	adds	r3, #1
 8002a66:	4a27      	ldr	r2, [pc, #156]	@ (8002b04 <prvTraceStoreTaskswitch+0xc4>)
 8002a68:	6013      	str	r3, [r2, #0]

	if ((task_handle != handle_of_last_logged_task) && (RecorderDataPtr->recorderActive))
 8002a6a:	4b27      	ldr	r3, [pc, #156]	@ (8002b08 <prvTraceStoreTaskswitch+0xc8>)
 8002a6c:	781b      	ldrb	r3, [r3, #0]
 8002a6e:	79fa      	ldrb	r2, [r7, #7]
 8002a70:	429a      	cmp	r2, r3
 8002a72:	d038      	beq.n	8002ae6 <prvTraceStoreTaskswitch+0xa6>
 8002a74:	4b25      	ldr	r3, [pc, #148]	@ (8002b0c <prvTraceStoreTaskswitch+0xcc>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d033      	beq.n	8002ae6 <prvTraceStoreTaskswitch+0xa6>
	{
#if (TRC_CFG_INCLUDE_ISR_TRACING == 1)
		isPendingContextSwitch = 0;
 8002a7e:	4b24      	ldr	r3, [pc, #144]	@ (8002b10 <prvTraceStoreTaskswitch+0xd0>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	601a      	str	r2, [r3, #0]
#endif

		dts3 = (uint16_t)prvTraceGetDTS(0xFFFF);
 8002a84:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8002a88:	f000 fb22 	bl	80030d0 <prvTraceGetDTS>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	837b      	strh	r3, [r7, #26]
		handle_of_last_logged_task = task_handle;
 8002a90:	4a1d      	ldr	r2, [pc, #116]	@ (8002b08 <prvTraceStoreTaskswitch+0xc8>)
 8002a92:	79fb      	ldrb	r3, [r7, #7]
 8002a94:	7013      	strb	r3, [r2, #0]
		hnd8 = prvTraceGet8BitHandle(handle_of_last_logged_task);
 8002a96:	4b1c      	ldr	r3, [pc, #112]	@ (8002b08 <prvTraceStoreTaskswitch+0xc8>)
 8002a98:	781b      	ldrb	r3, [r3, #0]
 8002a9a:	767b      	strb	r3, [r7, #25]
		ts = (TSEvent*)prvTraceNextFreeEventBufferSlot();
 8002a9c:	f000 f8c4 	bl	8002c28 <prvTraceNextFreeEventBufferSlot>
 8002aa0:	6178      	str	r0, [r7, #20]

		if (ts != 0)
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d01e      	beq.n	8002ae6 <prvTraceStoreTaskswitch+0xa6>
		{
			if (prvTraceGetObjectState(TRACE_CLASS_TASK,
 8002aa8:	4b17      	ldr	r3, [pc, #92]	@ (8002b08 <prvTraceStoreTaskswitch+0xc8>)
 8002aaa:	781b      	ldrb	r3, [r3, #0]
 8002aac:	4619      	mov	r1, r3
 8002aae:	2003      	movs	r0, #3
 8002ab0:	f000 f87a 	bl	8002ba8 <prvTraceGetObjectState>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b01      	cmp	r3, #1
 8002ab8:	d103      	bne.n	8002ac2 <prvTraceStoreTaskswitch+0x82>
				handle_of_last_logged_task) == TASK_STATE_INSTANCE_ACTIVE)
			{
				ts->type = TS_TASK_RESUME;
 8002aba:	697b      	ldr	r3, [r7, #20]
 8002abc:	2207      	movs	r2, #7
 8002abe:	701a      	strb	r2, [r3, #0]
 8002ac0:	e002      	b.n	8002ac8 <prvTraceStoreTaskswitch+0x88>
			}
			else
			{
				ts->type = TS_TASK_BEGIN;
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	2206      	movs	r2, #6
 8002ac6:	701a      	strb	r2, [r3, #0]
			}

			ts->dts = dts3;
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	8b7a      	ldrh	r2, [r7, #26]
 8002acc:	805a      	strh	r2, [r3, #2]
			ts->objHandle = hnd8;
 8002ace:	697b      	ldr	r3, [r7, #20]
 8002ad0:	7e7a      	ldrb	r2, [r7, #25]
 8002ad2:	705a      	strb	r2, [r3, #1]

			prvTraceSetObjectState(TRACE_CLASS_TASK,
 8002ad4:	4b0c      	ldr	r3, [pc, #48]	@ (8002b08 <prvTraceStoreTaskswitch+0xc8>)
 8002ad6:	781b      	ldrb	r3, [r3, #0]
 8002ad8:	2201      	movs	r2, #1
 8002ada:	4619      	mov	r1, r3
 8002adc:	2003      	movs	r0, #3
 8002ade:	f000 f83f 	bl	8002b60 <prvTraceSetObjectState>
									handle_of_last_logged_task,
									TASK_STATE_INSTANCE_ACTIVE);

			prvTraceUpdateCounters();
 8002ae2:	f000 facd 	bl	8003080 <prvTraceUpdateCounters>
		}
	}

	trcCRITICAL_SECTION_END_ON_CORTEX_M_ONLY();
 8002ae6:	4b07      	ldr	r3, [pc, #28]	@ (8002b04 <prvTraceStoreTaskswitch+0xc4>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	3b01      	subs	r3, #1
 8002aec:	4a05      	ldr	r2, [pc, #20]	@ (8002b04 <prvTraceStoreTaskswitch+0xc4>)
 8002aee:	6013      	str	r3, [r2, #0]
 8002af0:	69fb      	ldr	r3, [r7, #28]
 8002af2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	f383 8810 	msr	PRIMASK, r3
}
 8002afa:	bf00      	nop
}
 8002afc:	bf00      	nop
 8002afe:	3720      	adds	r7, #32
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bd80      	pop	{r7, pc}
 8002b04:	20003dfc 	.word	0x20003dfc
 8002b08:	20003e04 	.word	0x20003e04
 8002b0c:	200057ac 	.word	0x200057ac
 8002b10:	20003de8 	.word	0x20003de8

08002b14 <prvTraceSetPriorityProperty>:
		}
	}
}

void prvTraceSetPriorityProperty(uint8_t objectclass, traceHandle id, uint8_t value)
{
 8002b14:	b590      	push	{r4, r7, lr}
 8002b16:	b083      	sub	sp, #12
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	71fb      	strb	r3, [r7, #7]
 8002b1e:	460b      	mov	r3, r1
 8002b20:	71bb      	strb	r3, [r7, #6]
 8002b22:	4613      	mov	r3, r2
 8002b24:	717b      	strb	r3, [r7, #5]
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
		"prvTraceSetPriorityProperty: objectclass >= TRACE_NCLASSES", TRC_UNUSED);
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
		"prvTraceSetPriorityProperty: Invalid value for id", TRC_UNUSED);

	TRACE_PROPERTY_ACTOR_PRIORITY(objectclass, id) = value;
 8002b26:	4b0d      	ldr	r3, [pc, #52]	@ (8002b5c <prvTraceSetPriorityProperty+0x48>)
 8002b28:	681c      	ldr	r4, [r3, #0]
 8002b2a:	79fa      	ldrb	r2, [r7, #7]
 8002b2c:	79bb      	ldrb	r3, [r7, #6]
 8002b2e:	4611      	mov	r1, r2
 8002b30:	4618      	mov	r0, r3
 8002b32:	f000 f89d 	bl	8002c70 <uiIndexOfObject>
 8002b36:	4603      	mov	r3, r0
 8002b38:	4619      	mov	r1, r3
 8002b3a:	4b08      	ldr	r3, [pc, #32]	@ (8002b5c <prvTraceSetPriorityProperty+0x48>)
 8002b3c:	681a      	ldr	r2, [r3, #0]
 8002b3e:	79fb      	ldrb	r3, [r7, #7]
 8002b40:	4413      	add	r3, r2
 8002b42:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002b46:	440b      	add	r3, r1
 8002b48:	3301      	adds	r3, #1
 8002b4a:	4423      	add	r3, r4
 8002b4c:	797a      	ldrb	r2, [r7, #5]
 8002b4e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
}
 8002b52:	bf00      	nop
 8002b54:	370c      	adds	r7, #12
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd90      	pop	{r4, r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	200057ac 	.word	0x200057ac

08002b60 <prvTraceSetObjectState>:

	return TRACE_PROPERTY_ACTOR_PRIORITY(objectclass, id);
}

void prvTraceSetObjectState(uint8_t objectclass, traceHandle id, uint8_t value)
{
 8002b60:	b590      	push	{r4, r7, lr}
 8002b62:	b083      	sub	sp, #12
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	4603      	mov	r3, r0
 8002b68:	71fb      	strb	r3, [r7, #7]
 8002b6a:	460b      	mov	r3, r1
 8002b6c:	71bb      	strb	r3, [r7, #6]
 8002b6e:	4613      	mov	r3, r2
 8002b70:	717b      	strb	r3, [r7, #5]
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
		"prvTraceSetObjectState: objectclass >= TRACE_NCLASSES", TRC_UNUSED);
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
		"prvTraceSetObjectState: Invalid value for id", TRC_UNUSED);

	TRACE_PROPERTY_OBJECT_STATE(objectclass, id) = value;
 8002b72:	4b0c      	ldr	r3, [pc, #48]	@ (8002ba4 <prvTraceSetObjectState+0x44>)
 8002b74:	681c      	ldr	r4, [r3, #0]
 8002b76:	79fa      	ldrb	r2, [r7, #7]
 8002b78:	79bb      	ldrb	r3, [r7, #6]
 8002b7a:	4611      	mov	r1, r2
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f000 f877 	bl	8002c70 <uiIndexOfObject>
 8002b82:	4603      	mov	r3, r0
 8002b84:	4619      	mov	r1, r3
 8002b86:	4b07      	ldr	r3, [pc, #28]	@ (8002ba4 <prvTraceSetObjectState+0x44>)
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	79fb      	ldrb	r3, [r7, #7]
 8002b8c:	4413      	add	r3, r2
 8002b8e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002b92:	440b      	add	r3, r1
 8002b94:	4423      	add	r3, r4
 8002b96:	797a      	ldrb	r2, [r7, #5]
 8002b98:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
}
 8002b9c:	bf00      	nop
 8002b9e:	370c      	adds	r7, #12
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bd90      	pop	{r4, r7, pc}
 8002ba4:	200057ac 	.word	0x200057ac

08002ba8 <prvTraceGetObjectState>:

uint8_t prvTraceGetObjectState(uint8_t objectclass, traceHandle id)
{
 8002ba8:	b590      	push	{r4, r7, lr}
 8002baa:	b083      	sub	sp, #12
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	4603      	mov	r3, r0
 8002bb0:	460a      	mov	r2, r1
 8002bb2:	71fb      	strb	r3, [r7, #7]
 8002bb4:	4613      	mov	r3, r2
 8002bb6:	71bb      	strb	r3, [r7, #6]
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
		"prvTraceGetObjectState: objectclass >= TRACE_NCLASSES", 0);
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
		"prvTraceGetObjectState: Invalid value for id", 0);

	return TRACE_PROPERTY_OBJECT_STATE(objectclass, id);
 8002bb8:	4b0b      	ldr	r3, [pc, #44]	@ (8002be8 <prvTraceGetObjectState+0x40>)
 8002bba:	681c      	ldr	r4, [r3, #0]
 8002bbc:	79fa      	ldrb	r2, [r7, #7]
 8002bbe:	79bb      	ldrb	r3, [r7, #6]
 8002bc0:	4611      	mov	r1, r2
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f000 f854 	bl	8002c70 <uiIndexOfObject>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	4619      	mov	r1, r3
 8002bcc:	4b06      	ldr	r3, [pc, #24]	@ (8002be8 <prvTraceGetObjectState+0x40>)
 8002bce:	681a      	ldr	r2, [r3, #0]
 8002bd0:	79fb      	ldrb	r3, [r7, #7]
 8002bd2:	4413      	add	r3, r2
 8002bd4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002bd8:	440b      	add	r3, r1
 8002bda:	4423      	add	r3, r4
 8002bdc:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	370c      	adds	r7, #12
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd90      	pop	{r4, r7, pc}
 8002be8:	200057ac 	.word	0x200057ac

08002bec <prvTraceSetTaskInstanceFinished>:

void prvTraceSetTaskInstanceFinished(traceHandle handle)
{
 8002bec:	b590      	push	{r4, r7, lr}
 8002bee:	b083      	sub	sp, #12
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	71fb      	strb	r3, [r7, #7]

	TRACE_ASSERT(handle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[TRACE_CLASS_TASK],
		"prvTraceSetTaskInstanceFinished: Invalid value for handle", TRC_UNUSED);

#if (TRC_CFG_USE_IMPLICIT_IFE_RULES == 1)
	TRACE_PROPERTY_OBJECT_STATE(TRACE_CLASS_TASK, handle) = 0;
 8002bf6:	4b0b      	ldr	r3, [pc, #44]	@ (8002c24 <prvTraceSetTaskInstanceFinished+0x38>)
 8002bf8:	681c      	ldr	r4, [r3, #0]
 8002bfa:	79fb      	ldrb	r3, [r7, #7]
 8002bfc:	2103      	movs	r1, #3
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f000 f836 	bl	8002c70 <uiIndexOfObject>
 8002c04:	4603      	mov	r3, r0
 8002c06:	461a      	mov	r2, r3
 8002c08:	4b06      	ldr	r3, [pc, #24]	@ (8002c24 <prvTraceSetTaskInstanceFinished+0x38>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f893 305f 	ldrb.w	r3, [r3, #95]	@ 0x5f
 8002c10:	4413      	add	r3, r2
 8002c12:	4423      	add	r3, r4
 8002c14:	2200      	movs	r2, #0
 8002c16:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
#endif
}
 8002c1a:	bf00      	nop
 8002c1c:	370c      	adds	r7, #12
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd90      	pop	{r4, r7, pc}
 8002c22:	bf00      	nop
 8002c24:	200057ac 	.word	0x200057ac

08002c28 <prvTraceNextFreeEventBufferSlot>:

void* prvTraceNextFreeEventBufferSlot(void)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	af00      	add	r7, sp, #0
	if (! RecorderDataPtr->recorderActive)
 8002c2c:	4b0e      	ldr	r3, [pc, #56]	@ (8002c68 <prvTraceNextFreeEventBufferSlot+0x40>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d101      	bne.n	8002c3a <prvTraceNextFreeEventBufferSlot+0x12>
	{
		/* If an XTS or XPS event prior to the main event has filled the buffer
		before saving the main event, and store mode is "stop when full". */
		return 0;
 8002c36:	2300      	movs	r3, #0
 8002c38:	e014      	b.n	8002c64 <prvTraceNextFreeEventBufferSlot+0x3c>
	}

	if (RecorderDataPtr->nextFreeIndex >= (TRC_CFG_EVENT_BUFFER_SIZE))
 8002c3a:	4b0b      	ldr	r3, [pc, #44]	@ (8002c68 <prvTraceNextFreeEventBufferSlot+0x40>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	69db      	ldr	r3, [r3, #28]
 8002c40:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002c44:	d304      	bcc.n	8002c50 <prvTraceNextFreeEventBufferSlot+0x28>
	{
		prvTraceError("Attempt to index outside event buffer!");
 8002c46:	4809      	ldr	r0, [pc, #36]	@ (8002c6c <prvTraceNextFreeEventBufferSlot+0x44>)
 8002c48:	f000 f966 	bl	8002f18 <prvTraceError>
		return 0;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	e009      	b.n	8002c64 <prvTraceNextFreeEventBufferSlot+0x3c>
	}
	return (void*)(&RecorderDataPtr->eventData[RecorderDataPtr->nextFreeIndex*4]);
 8002c50:	4b05      	ldr	r3, [pc, #20]	@ (8002c68 <prvTraceNextFreeEventBufferSlot+0x40>)
 8002c52:	681a      	ldr	r2, [r3, #0]
 8002c54:	4b04      	ldr	r3, [pc, #16]	@ (8002c68 <prvTraceNextFreeEventBufferSlot+0x40>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	69db      	ldr	r3, [r3, #28]
 8002c5a:	009b      	lsls	r3, r3, #2
 8002c5c:	f503 6315 	add.w	r3, r3, #2384	@ 0x950
 8002c60:	4413      	add	r3, r2
 8002c62:	3304      	adds	r3, #4
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	bd80      	pop	{r7, pc}
 8002c68:	200057ac 	.word	0x200057ac
 8002c6c:	08004374 	.word	0x08004374

08002c70 <uiIndexOfObject>:

uint16_t uiIndexOfObject(traceHandle objecthandle, uint8_t objectclass)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b084      	sub	sp, #16
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	4603      	mov	r3, r0
 8002c78:	460a      	mov	r2, r1
 8002c7a:	71fb      	strb	r3, [r7, #7]
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	71bb      	strb	r3, [r7, #6]
	TRACE_ASSERT(objectclass < TRACE_NCLASSES, 
		"uiIndexOfObject: Invalid value for objectclass", 0);
	TRACE_ASSERT(objecthandle > 0 && objecthandle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass], 
		"uiIndexOfObject: Invalid value for objecthandle", 0);

	if ((objectclass < TRACE_NCLASSES) && (objecthandle > 0) && 
 8002c80:	79bb      	ldrb	r3, [r7, #6]
 8002c82:	2b08      	cmp	r3, #8
 8002c84:	d823      	bhi.n	8002cce <uiIndexOfObject+0x5e>
 8002c86:	79fb      	ldrb	r3, [r7, #7]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d020      	beq.n	8002cce <uiIndexOfObject+0x5e>
		(objecthandle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass]))
 8002c8c:	4b14      	ldr	r3, [pc, #80]	@ (8002ce0 <uiIndexOfObject+0x70>)
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	79bb      	ldrb	r3, [r7, #6]
 8002c92:	4413      	add	r3, r2
 8002c94:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
	if ((objectclass < TRACE_NCLASSES) && (objecthandle > 0) && 
 8002c98:	79fa      	ldrb	r2, [r7, #7]
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	d817      	bhi.n	8002cce <uiIndexOfObject+0x5e>
	{
		index = (uint16_t)(RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[objectclass] +
 8002c9e:	4b10      	ldr	r3, [pc, #64]	@ (8002ce0 <uiIndexOfObject+0x70>)
 8002ca0:	681a      	ldr	r2, [r3, #0]
 8002ca2:	79bb      	ldrb	r3, [r7, #6]
 8002ca4:	3338      	adds	r3, #56	@ 0x38
 8002ca6:	005b      	lsls	r3, r3, #1
 8002ca8:	4413      	add	r3, r2
 8002caa:	889a      	ldrh	r2, [r3, #4]
			(RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[objectclass] * (objecthandle - 1)));
 8002cac:	4b0c      	ldr	r3, [pc, #48]	@ (8002ce0 <uiIndexOfObject+0x70>)
 8002cae:	6819      	ldr	r1, [r3, #0]
 8002cb0:	79bb      	ldrb	r3, [r7, #6]
 8002cb2:	440b      	add	r3, r1
 8002cb4:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
		index = (uint16_t)(RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[objectclass] +
 8002cb8:	4619      	mov	r1, r3
			(RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[objectclass] * (objecthandle - 1)));
 8002cba:	79fb      	ldrb	r3, [r7, #7]
 8002cbc:	3b01      	subs	r3, #1
		index = (uint16_t)(RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[objectclass] +
 8002cbe:	b29b      	uxth	r3, r3
 8002cc0:	fb11 f303 	smulbb	r3, r1, r3
 8002cc4:	b29b      	uxth	r3, r3
 8002cc6:	4413      	add	r3, r2
 8002cc8:	81fb      	strh	r3, [r7, #14]
		return index;
 8002cca:	89fb      	ldrh	r3, [r7, #14]
 8002ccc:	e003      	b.n	8002cd6 <uiIndexOfObject+0x66>
	}

	prvTraceError("Object table lookup with invalid object handle or object class!");
 8002cce:	4805      	ldr	r0, [pc, #20]	@ (8002ce4 <uiIndexOfObject+0x74>)
 8002cd0:	f000 f922 	bl	8002f18 <prvTraceError>
	return 0;
 8002cd4:	2300      	movs	r3, #0
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	3710      	adds	r7, #16
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	200057ac 	.word	0x200057ac
 8002ce4:	0800439c 	.word	0x0800439c

08002ce8 <prvTraceGetObjectHandle>:

traceHandle prvTraceGetObjectHandle(traceObjectClass objectclass)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b088      	sub	sp, #32
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	4603      	mov	r3, r0
 8002cf0:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002cf2:	f3ef 8310 	mrs	r3, PRIMASK
 8002cf6:	60fb      	str	r3, [r7, #12]
  return(result);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
	TRACE_ASSERT(RecorderDataPtr != 0, "Recorder not initialized, call vTraceEnable() first!", (traceHandle)0);
	
	TRACE_ASSERT(objectclass < TRACE_NCLASSES, 
		"prvTraceGetObjectHandle: Invalid value for objectclass", (traceHandle)0);

	trcCRITICAL_SECTION_BEGIN();
 8002cfa:	61bb      	str	r3, [r7, #24]
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	f383 8810 	msr	PRIMASK, r3
}
 8002d06:	bf00      	nop
 8002d08:	4b40      	ldr	r3, [pc, #256]	@ (8002e0c <prvTraceGetObjectHandle+0x124>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	3301      	adds	r3, #1
 8002d0e:	4a3f      	ldr	r2, [pc, #252]	@ (8002e0c <prvTraceGetObjectHandle+0x124>)
 8002d10:	6013      	str	r3, [r2, #0]
	indexOfHandle = objectHandleStacks.indexOfNextAvailableHandle[objectclass];
 8002d12:	79fb      	ldrb	r3, [r7, #7]
 8002d14:	4a3e      	ldr	r2, [pc, #248]	@ (8002e10 <prvTraceGetObjectHandle+0x128>)
 8002d16:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002d1a:	461a      	mov	r2, r3
 8002d1c:	4b3d      	ldr	r3, [pc, #244]	@ (8002e14 <prvTraceGetObjectHandle+0x12c>)
 8002d1e:	601a      	str	r2, [r3, #0]
	if (objectHandleStacks.objectHandles[indexOfHandle] == 0)
 8002d20:	4b3c      	ldr	r3, [pc, #240]	@ (8002e14 <prvTraceGetObjectHandle+0x12c>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a3a      	ldr	r2, [pc, #232]	@ (8002e10 <prvTraceGetObjectHandle+0x128>)
 8002d26:	4413      	add	r3, r2
 8002d28:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d114      	bne.n	8002d5a <prvTraceGetObjectHandle+0x72>
	{
		/* Zero is used to indicate a never before used handle, i.e.,
			new slots in the handle stack. The handle slot needs to
			be initialized here (starts at 1). */
		objectHandleStacks.objectHandles[indexOfHandle] =
			(traceHandle)(1 + indexOfHandle -
 8002d30:	4b38      	ldr	r3, [pc, #224]	@ (8002e14 <prvTraceGetObjectHandle+0x12c>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	b2da      	uxtb	r2, r3
			objectHandleStacks.lowestIndexOfClass[objectclass]);
 8002d36:	79fb      	ldrb	r3, [r7, #7]
 8002d38:	4935      	ldr	r1, [pc, #212]	@ (8002e10 <prvTraceGetObjectHandle+0x128>)
 8002d3a:	3308      	adds	r3, #8
 8002d3c:	005b      	lsls	r3, r3, #1
 8002d3e:	440b      	add	r3, r1
 8002d40:	885b      	ldrh	r3, [r3, #2]
			(traceHandle)(1 + indexOfHandle -
 8002d42:	b2db      	uxtb	r3, r3
 8002d44:	1ad3      	subs	r3, r2, r3
 8002d46:	b2da      	uxtb	r2, r3
		objectHandleStacks.objectHandles[indexOfHandle] =
 8002d48:	4b32      	ldr	r3, [pc, #200]	@ (8002e14 <prvTraceGetObjectHandle+0x12c>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
			(traceHandle)(1 + indexOfHandle -
 8002d4c:	3201      	adds	r2, #1
 8002d4e:	b2d1      	uxtb	r1, r2
		objectHandleStacks.objectHandles[indexOfHandle] =
 8002d50:	4a2f      	ldr	r2, [pc, #188]	@ (8002e10 <prvTraceGetObjectHandle+0x128>)
 8002d52:	4413      	add	r3, r2
 8002d54:	460a      	mov	r2, r1
 8002d56:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
	}

	handle = objectHandleStacks.objectHandles[indexOfHandle];
 8002d5a:	4b2e      	ldr	r3, [pc, #184]	@ (8002e14 <prvTraceGetObjectHandle+0x12c>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a2c      	ldr	r2, [pc, #176]	@ (8002e10 <prvTraceGetObjectHandle+0x128>)
 8002d60:	4413      	add	r3, r2
 8002d62:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8002d66:	77fb      	strb	r3, [r7, #31]

	if (objectHandleStacks.indexOfNextAvailableHandle[objectclass]
 8002d68:	79fb      	ldrb	r3, [r7, #7]
 8002d6a:	4a29      	ldr	r2, [pc, #164]	@ (8002e10 <prvTraceGetObjectHandle+0x128>)
 8002d6c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
		> objectHandleStacks.highestIndexOfClass[objectclass])
 8002d70:	79fb      	ldrb	r3, [r7, #7]
 8002d72:	4927      	ldr	r1, [pc, #156]	@ (8002e10 <prvTraceGetObjectHandle+0x128>)
 8002d74:	3310      	adds	r3, #16
 8002d76:	005b      	lsls	r3, r3, #1
 8002d78:	440b      	add	r3, r1
 8002d7a:	889b      	ldrh	r3, [r3, #4]
	if (objectHandleStacks.indexOfNextAvailableHandle[objectclass]
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	d90a      	bls.n	8002d96 <prvTraceGetObjectHandle+0xae>
	{
		prvTraceError(pszTraceGetErrorNotEnoughHandles(objectclass));
 8002d80:	79fb      	ldrb	r3, [r7, #7]
 8002d82:	4618      	mov	r0, r3
 8002d84:	f7ff fa46 	bl	8002214 <pszTraceGetErrorNotEnoughHandles>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	f000 f8c4 	bl	8002f18 <prvTraceError>
		handle = 0;
 8002d90:	2300      	movs	r3, #0
 8002d92:	77fb      	strb	r3, [r7, #31]
 8002d94:	e029      	b.n	8002dea <prvTraceGetObjectHandle+0x102>
	}
	else
	{
		int hndCount;
		objectHandleStacks.indexOfNextAvailableHandle[objectclass]++;
 8002d96:	79fb      	ldrb	r3, [r7, #7]
 8002d98:	4a1d      	ldr	r2, [pc, #116]	@ (8002e10 <prvTraceGetObjectHandle+0x128>)
 8002d9a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002d9e:	3201      	adds	r2, #1
 8002da0:	b291      	uxth	r1, r2
 8002da2:	4a1b      	ldr	r2, [pc, #108]	@ (8002e10 <prvTraceGetObjectHandle+0x128>)
 8002da4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

		hndCount = objectHandleStacks.indexOfNextAvailableHandle[objectclass] -
 8002da8:	79fb      	ldrb	r3, [r7, #7]
 8002daa:	4a19      	ldr	r2, [pc, #100]	@ (8002e10 <prvTraceGetObjectHandle+0x128>)
 8002dac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002db0:	4619      	mov	r1, r3
			objectHandleStacks.lowestIndexOfClass[objectclass];
 8002db2:	79fb      	ldrb	r3, [r7, #7]
 8002db4:	4a16      	ldr	r2, [pc, #88]	@ (8002e10 <prvTraceGetObjectHandle+0x128>)
 8002db6:	3308      	adds	r3, #8
 8002db8:	005b      	lsls	r3, r3, #1
 8002dba:	4413      	add	r3, r2
 8002dbc:	885b      	ldrh	r3, [r3, #2]
		hndCount = objectHandleStacks.indexOfNextAvailableHandle[objectclass] -
 8002dbe:	1acb      	subs	r3, r1, r3
 8002dc0:	617b      	str	r3, [r7, #20]

		if (hndCount >
			objectHandleStacks.handleCountWaterMarksOfClass[objectclass])
 8002dc2:	79fb      	ldrb	r3, [r7, #7]
 8002dc4:	4a12      	ldr	r2, [pc, #72]	@ (8002e10 <prvTraceGetObjectHandle+0x128>)
 8002dc6:	3318      	adds	r3, #24
 8002dc8:	005b      	lsls	r3, r3, #1
 8002dca:	4413      	add	r3, r2
 8002dcc:	88db      	ldrh	r3, [r3, #6]
 8002dce:	461a      	mov	r2, r3
		if (hndCount >
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	dd09      	ble.n	8002dea <prvTraceGetObjectHandle+0x102>
		{
			objectHandleStacks.handleCountWaterMarksOfClass[objectclass] =
				(traceHandle)hndCount;
 8002dd6:	697b      	ldr	r3, [r7, #20]
 8002dd8:	b2da      	uxtb	r2, r3
			objectHandleStacks.handleCountWaterMarksOfClass[objectclass] =
 8002dda:	79fb      	ldrb	r3, [r7, #7]
				(traceHandle)hndCount;
 8002ddc:	4611      	mov	r1, r2
			objectHandleStacks.handleCountWaterMarksOfClass[objectclass] =
 8002dde:	4a0c      	ldr	r2, [pc, #48]	@ (8002e10 <prvTraceGetObjectHandle+0x128>)
 8002de0:	3318      	adds	r3, #24
 8002de2:	005b      	lsls	r3, r3, #1
 8002de4:	4413      	add	r3, r2
 8002de6:	460a      	mov	r2, r1
 8002de8:	80da      	strh	r2, [r3, #6]
		}
	}
	trcCRITICAL_SECTION_END();
 8002dea:	4b08      	ldr	r3, [pc, #32]	@ (8002e0c <prvTraceGetObjectHandle+0x124>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	3b01      	subs	r3, #1
 8002df0:	4a06      	ldr	r2, [pc, #24]	@ (8002e0c <prvTraceGetObjectHandle+0x124>)
 8002df2:	6013      	str	r3, [r2, #0]
 8002df4:	69bb      	ldr	r3, [r7, #24]
 8002df6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	f383 8810 	msr	PRIMASK, r3
}
 8002dfe:	bf00      	nop

	return handle;
 8002e00:	7ffb      	ldrb	r3, [r7, #31]
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	3720      	adds	r7, #32
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	20003dfc 	.word	0x20003dfc
 8002e10:	20003e14 	.word	0x20003e14
 8002e14:	200057b4 	.word	0x200057b4

08002e18 <prvStrncpy>:
 * prvStrncpy
 *
 * Private string copy function, to improve portability between compilers.
 ******************************************************************************/
static void prvStrncpy(char* dst, const char* src, uint32_t maxLength)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b087      	sub	sp, #28
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	60f8      	str	r0, [r7, #12]
 8002e20:	60b9      	str	r1, [r7, #8]
 8002e22:	607a      	str	r2, [r7, #4]
	uint32_t i;
	for (i = 0; i < maxLength; i++)
 8002e24:	2300      	movs	r3, #0
 8002e26:	617b      	str	r3, [r7, #20]
 8002e28:	e010      	b.n	8002e4c <prvStrncpy+0x34>
	{
		dst[i] = src[i];
 8002e2a:	68ba      	ldr	r2, [r7, #8]
 8002e2c:	697b      	ldr	r3, [r7, #20]
 8002e2e:	441a      	add	r2, r3
 8002e30:	68f9      	ldr	r1, [r7, #12]
 8002e32:	697b      	ldr	r3, [r7, #20]
 8002e34:	440b      	add	r3, r1
 8002e36:	7812      	ldrb	r2, [r2, #0]
 8002e38:	701a      	strb	r2, [r3, #0]
		if (src[i] == 0)
 8002e3a:	68ba      	ldr	r2, [r7, #8]
 8002e3c:	697b      	ldr	r3, [r7, #20]
 8002e3e:	4413      	add	r3, r2
 8002e40:	781b      	ldrb	r3, [r3, #0]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d007      	beq.n	8002e56 <prvStrncpy+0x3e>
	for (i = 0; i < maxLength; i++)
 8002e46:	697b      	ldr	r3, [r7, #20]
 8002e48:	3301      	adds	r3, #1
 8002e4a:	617b      	str	r3, [r7, #20]
 8002e4c:	697a      	ldr	r2, [r7, #20]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	429a      	cmp	r2, r3
 8002e52:	d3ea      	bcc.n	8002e2a <prvStrncpy+0x12>
			break;
	}
}
 8002e54:	e000      	b.n	8002e58 <prvStrncpy+0x40>
			break;
 8002e56:	bf00      	nop
}
 8002e58:	bf00      	nop
 8002e5a:	371c      	adds	r7, #28
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e62:	4770      	bx	lr

08002e64 <prvTraceSetObjectName>:
 * recorder's Object Property Table, at the given handle and object class.
 ******************************************************************************/
void prvTraceSetObjectName(traceObjectClass objectclass,
						 traceHandle handle,
						 const char* name)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b082      	sub	sp, #8
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	603a      	str	r2, [r7, #0]
 8002e6e:	71fb      	strb	r3, [r7, #7]
 8002e70:	460b      	mov	r3, r1
 8002e72:	71bb      	strb	r3, [r7, #6]
	static uint16_t idx;

	if (name == 0)
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d101      	bne.n	8002e7e <prvTraceSetObjectName+0x1a>
	{
		name = "";
 8002e7a:	4b21      	ldr	r3, [pc, #132]	@ (8002f00 <prvTraceSetObjectName+0x9c>)
 8002e7c:	603b      	str	r3, [r7, #0]
	}

	if (objectclass >= TRACE_NCLASSES)
 8002e7e:	79fb      	ldrb	r3, [r7, #7]
 8002e80:	2b08      	cmp	r3, #8
 8002e82:	d903      	bls.n	8002e8c <prvTraceSetObjectName+0x28>
	{
		prvTraceError("Illegal object class in prvTraceSetObjectName");
 8002e84:	481f      	ldr	r0, [pc, #124]	@ (8002f04 <prvTraceSetObjectName+0xa0>)
 8002e86:	f000 f847 	bl	8002f18 <prvTraceError>
		return;
 8002e8a:	e036      	b.n	8002efa <prvTraceSetObjectName+0x96>
	}

	if (handle == 0)
 8002e8c:	79bb      	ldrb	r3, [r7, #6]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d103      	bne.n	8002e9a <prvTraceSetObjectName+0x36>
	{
		prvTraceError("Illegal handle (0) in prvTraceSetObjectName.");
 8002e92:	481d      	ldr	r0, [pc, #116]	@ (8002f08 <prvTraceSetObjectName+0xa4>)
 8002e94:	f000 f840 	bl	8002f18 <prvTraceError>
		return;
 8002e98:	e02f      	b.n	8002efa <prvTraceSetObjectName+0x96>
	}

	if (handle > RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass])
 8002e9a:	4b1c      	ldr	r3, [pc, #112]	@ (8002f0c <prvTraceSetObjectName+0xa8>)
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	79fb      	ldrb	r3, [r7, #7]
 8002ea0:	4413      	add	r3, r2
 8002ea2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002ea6:	79ba      	ldrb	r2, [r7, #6]
 8002ea8:	429a      	cmp	r2, r3
 8002eaa:	d908      	bls.n	8002ebe <prvTraceSetObjectName+0x5a>
	{
		/* ERROR */
		prvTraceError(pszTraceGetErrorNotEnoughHandles(objectclass));
 8002eac:	79fb      	ldrb	r3, [r7, #7]
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f7ff f9b0 	bl	8002214 <pszTraceGetErrorNotEnoughHandles>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	f000 f82e 	bl	8002f18 <prvTraceError>
 8002ebc:	e01d      	b.n	8002efa <prvTraceSetObjectName+0x96>
	}
	else
	{
		idx = uiIndexOfObject(handle, objectclass);
 8002ebe:	79fa      	ldrb	r2, [r7, #7]
 8002ec0:	79bb      	ldrb	r3, [r7, #6]
 8002ec2:	4611      	mov	r1, r2
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f7ff fed3 	bl	8002c70 <uiIndexOfObject>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	461a      	mov	r2, r3
 8002ece:	4b10      	ldr	r3, [pc, #64]	@ (8002f10 <prvTraceSetObjectName+0xac>)
 8002ed0:	801a      	strh	r2, [r3, #0]

		if (traceErrorMessage == 0)
 8002ed2:	4b10      	ldr	r3, [pc, #64]	@ (8002f14 <prvTraceSetObjectName+0xb0>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d10f      	bne.n	8002efa <prvTraceSetObjectName+0x96>
		{
			prvStrncpy((char*)&(RecorderDataPtr->ObjectPropertyTable.objbytes[idx]),
 8002eda:	4b0c      	ldr	r3, [pc, #48]	@ (8002f0c <prvTraceSetObjectName+0xa8>)
 8002edc:	681a      	ldr	r2, [r3, #0]
 8002ede:	4b0c      	ldr	r3, [pc, #48]	@ (8002f10 <prvTraceSetObjectName+0xac>)
 8002ee0:	881b      	ldrh	r3, [r3, #0]
 8002ee2:	3388      	adds	r3, #136	@ 0x88
 8002ee4:	18d0      	adds	r0, r2, r3
				name,
				RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[ objectclass ]);
 8002ee6:	4b09      	ldr	r3, [pc, #36]	@ (8002f0c <prvTraceSetObjectName+0xa8>)
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	79fb      	ldrb	r3, [r7, #7]
 8002eec:	4413      	add	r3, r2
 8002eee:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
			prvStrncpy((char*)&(RecorderDataPtr->ObjectPropertyTable.objbytes[idx]),
 8002ef2:	461a      	mov	r2, r3
 8002ef4:	6839      	ldr	r1, [r7, #0]
 8002ef6:	f7ff ff8f 	bl	8002e18 <prvStrncpy>
		}
	}
}
 8002efa:	3708      	adds	r7, #8
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}
 8002f00:	0800440c 	.word	0x0800440c
 8002f04:	08004410 	.word	0x08004410
 8002f08:	08004440 	.word	0x08004440
 8002f0c:	200057ac 	.word	0x200057ac
 8002f10:	200057b8 	.word	0x200057b8
 8002f14:	20003ea4 	.word	0x20003ea4

08002f18 <prvTraceError>:
 * Note: If a recorder error is registered before vTraceStart is called, the
 * trace start will be aborted. This can occur if any of the Nxxxx constants
 * (e.g., TRC_CFG_NTASK) in trcConfig.h is too small.
 ******************************************************************************/
void prvTraceError(const char* msg)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b082      	sub	sp, #8
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
	/* Stop the recorder */
	if (RecorderDataPtr != 0)
 8002f20:	4b11      	ldr	r3, [pc, #68]	@ (8002f68 <prvTraceError+0x50>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d001      	beq.n	8002f2c <prvTraceError+0x14>
	{
		xTraceDisable();
 8002f28:	f7ff f9f4 	bl	8002314 <xTraceDisable>
	}

	/* If first error only... */
	if (traceErrorMessage == 0)
 8002f2c:	4b0f      	ldr	r3, [pc, #60]	@ (8002f6c <prvTraceError+0x54>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d115      	bne.n	8002f60 <prvTraceError+0x48>
	{
		traceErrorMessage = (char*)(intptr_t) msg;
 8002f34:	4a0d      	ldr	r2, [pc, #52]	@ (8002f6c <prvTraceError+0x54>)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6013      	str	r3, [r2, #0]
		if (RecorderDataPtr != 0)
 8002f3a:	4b0b      	ldr	r3, [pc, #44]	@ (8002f68 <prvTraceError+0x50>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d00e      	beq.n	8002f60 <prvTraceError+0x48>
		{
			prvStrncpy(RecorderDataPtr->systemInfo, traceErrorMessage, 80);
 8002f42:	4b09      	ldr	r3, [pc, #36]	@ (8002f68 <prvTraceError+0x50>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002f4a:	4a08      	ldr	r2, [pc, #32]	@ (8002f6c <prvTraceError+0x54>)
 8002f4c:	6811      	ldr	r1, [r2, #0]
 8002f4e:	2250      	movs	r2, #80	@ 0x50
 8002f50:	4618      	mov	r0, r3
 8002f52:	f7ff ff61 	bl	8002e18 <prvStrncpy>
			RecorderDataPtr->internalErrorOccured = 1;
 8002f56:	4b04      	ldr	r3, [pc, #16]	@ (8002f68 <prvTraceError+0x50>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	f8c3 28f8 	str.w	r2, [r3, #2296]	@ 0x8f8
		}
	}
}
 8002f60:	bf00      	nop
 8002f62:	3708      	adds	r7, #8
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}
 8002f68:	200057ac 	.word	0x200057ac
 8002f6c:	20003ea4 	.word	0x20003ea4

08002f70 <prvCheckDataToBeOverwrittenForMultiEntryEvents>:
 * This is assumed to execute within a critical section...
 *****************************************************************************/

#if (TRC_CFG_SNAPSHOT_MODE == TRC_SNAPSHOT_MODE_RING_BUFFER)
void prvCheckDataToBeOverwrittenForMultiEntryEvents(uint8_t nofEntriesToCheck)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b086      	sub	sp, #24
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	4603      	mov	r3, r0
 8002f78:	71fb      	strb	r3, [r7, #7]
	/* Generic "int" type is desired - should be 16 bit variable on 16 bit HW */
	unsigned int i = 0;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	617b      	str	r3, [r7, #20]
	unsigned int e = 0;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	613b      	str	r3, [r7, #16]

	TRACE_ASSERT(nofEntriesToCheck != 0, 
		"prvCheckDataToBeOverwrittenForMultiEntryEvents: nofEntriesToCheck == 0", TRC_UNUSED);

	while (i < nofEntriesToCheck)
 8002f82:	e071      	b.n	8003068 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0xf8>
	{
		e = RecorderDataPtr->nextFreeIndex + i;
 8002f84:	4b3d      	ldr	r3, [pc, #244]	@ (800307c <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x10c>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	69db      	ldr	r3, [r3, #28]
 8002f8a:	697a      	ldr	r2, [r7, #20]
 8002f8c:	4413      	add	r3, r2
 8002f8e:	613b      	str	r3, [r7, #16]
		if ((RecorderDataPtr->eventData[e*4] > USER_EVENT) &&
 8002f90:	4b3a      	ldr	r3, [pc, #232]	@ (800307c <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x10c>)
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	693b      	ldr	r3, [r7, #16]
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	4413      	add	r3, r2
 8002f9a:	f893 3954 	ldrb.w	r3, [r3, #2388]	@ 0x954
 8002f9e:	2b98      	cmp	r3, #152	@ 0x98
 8002fa0:	d929      	bls.n	8002ff6 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x86>
			(RecorderDataPtr->eventData[e*4] < USER_EVENT + 16))
 8002fa2:	4b36      	ldr	r3, [pc, #216]	@ (800307c <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x10c>)
 8002fa4:	681a      	ldr	r2, [r3, #0]
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	009b      	lsls	r3, r3, #2
 8002faa:	4413      	add	r3, r2
 8002fac:	f893 3954 	ldrb.w	r3, [r3, #2388]	@ 0x954
		if ((RecorderDataPtr->eventData[e*4] > USER_EVENT) &&
 8002fb0:	2ba7      	cmp	r3, #167	@ 0xa7
 8002fb2:	d820      	bhi.n	8002ff6 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x86>
		{
			uint8_t nDataEvents = (uint8_t)(RecorderDataPtr->eventData[e*4] - USER_EVENT);
 8002fb4:	4b31      	ldr	r3, [pc, #196]	@ (800307c <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x10c>)
 8002fb6:	681a      	ldr	r2, [r3, #0]
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	009b      	lsls	r3, r3, #2
 8002fbc:	4413      	add	r3, r2
 8002fbe:	f893 3954 	ldrb.w	r3, [r3, #2388]	@ 0x954
 8002fc2:	3368      	adds	r3, #104	@ 0x68
 8002fc4:	73fb      	strb	r3, [r7, #15]
			if ((e + nDataEvents) < RecorderDataPtr->maxEvents)
 8002fc6:	7bfa      	ldrb	r2, [r7, #15]
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	441a      	add	r2, r3
 8002fcc:	4b2b      	ldr	r3, [pc, #172]	@ (800307c <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x10c>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	699b      	ldr	r3, [r3, #24]
 8002fd2:	429a      	cmp	r2, r3
 8002fd4:	d244      	bcs.n	8003060 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0xf0>
			{
				(void)memset(& RecorderDataPtr->eventData[e*4], 0, (size_t) (4 + 4 * nDataEvents));
 8002fd6:	4b29      	ldr	r3, [pc, #164]	@ (800307c <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x10c>)
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	693b      	ldr	r3, [r7, #16]
 8002fdc:	009b      	lsls	r3, r3, #2
 8002fde:	f503 6315 	add.w	r3, r3, #2384	@ 0x950
 8002fe2:	4413      	add	r3, r2
 8002fe4:	1d18      	adds	r0, r3, #4
 8002fe6:	7bfb      	ldrb	r3, [r7, #15]
 8002fe8:	3301      	adds	r3, #1
 8002fea:	009b      	lsls	r3, r3, #2
 8002fec:	461a      	mov	r2, r3
 8002fee:	2100      	movs	r1, #0
 8002ff0:	f000 fbb2 	bl	8003758 <memset>
		{
 8002ff4:	e034      	b.n	8003060 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0xf0>
			}
		}
		else if (RecorderDataPtr->eventData[e*4] == DIV_XPS)
 8002ff6:	4b21      	ldr	r3, [pc, #132]	@ (800307c <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x10c>)
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	009b      	lsls	r3, r3, #2
 8002ffe:	4413      	add	r3, r2
 8003000:	f893 3954 	ldrb.w	r3, [r3, #2388]	@ 0x954
 8003004:	2b01      	cmp	r3, #1
 8003006:	d12c      	bne.n	8003062 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0xf2>
		{
			if ((e + 1) < RecorderDataPtr->maxEvents)
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	1c5a      	adds	r2, r3, #1
 800300c:	4b1b      	ldr	r3, [pc, #108]	@ (800307c <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x10c>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	699b      	ldr	r3, [r3, #24]
 8003012:	429a      	cmp	r2, r3
 8003014:	d20d      	bcs.n	8003032 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0xc2>
			{
				/* Clear 8 bytes */
				(void)memset(& RecorderDataPtr->eventData[e*4], 0, 4 + 4);
 8003016:	4b19      	ldr	r3, [pc, #100]	@ (800307c <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x10c>)
 8003018:	681a      	ldr	r2, [r3, #0]
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	009b      	lsls	r3, r3, #2
 800301e:	f503 6315 	add.w	r3, r3, #2384	@ 0x950
 8003022:	4413      	add	r3, r2
 8003024:	3304      	adds	r3, #4
 8003026:	2208      	movs	r2, #8
 8003028:	2100      	movs	r1, #0
 800302a:	4618      	mov	r0, r3
 800302c:	f000 fb94 	bl	8003758 <memset>
 8003030:	e017      	b.n	8003062 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0xf2>
			}
			else
			{
				/* Clear 8 bytes, 4 first and 4 last */
				(void)memset(& RecorderDataPtr->eventData[0], 0, 4);
 8003032:	4b12      	ldr	r3, [pc, #72]	@ (800307c <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x10c>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f603 1354 	addw	r3, r3, #2388	@ 0x954
 800303a:	2204      	movs	r2, #4
 800303c:	2100      	movs	r1, #0
 800303e:	4618      	mov	r0, r3
 8003040:	f000 fb8a 	bl	8003758 <memset>
				(void)memset(& RecorderDataPtr->eventData[e*4], 0, 4);
 8003044:	4b0d      	ldr	r3, [pc, #52]	@ (800307c <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x10c>)
 8003046:	681a      	ldr	r2, [r3, #0]
 8003048:	693b      	ldr	r3, [r7, #16]
 800304a:	009b      	lsls	r3, r3, #2
 800304c:	f503 6315 	add.w	r3, r3, #2384	@ 0x950
 8003050:	4413      	add	r3, r2
 8003052:	3304      	adds	r3, #4
 8003054:	2204      	movs	r2, #4
 8003056:	2100      	movs	r1, #0
 8003058:	4618      	mov	r0, r3
 800305a:	f000 fb7d 	bl	8003758 <memset>
 800305e:	e000      	b.n	8003062 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0xf2>
		{
 8003060:	bf00      	nop
			}
		}
		i++;
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	3301      	adds	r3, #1
 8003066:	617b      	str	r3, [r7, #20]
	while (i < nofEntriesToCheck)
 8003068:	79fb      	ldrb	r3, [r7, #7]
 800306a:	697a      	ldr	r2, [r7, #20]
 800306c:	429a      	cmp	r2, r3
 800306e:	d389      	bcc.n	8002f84 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x14>
	}
}
 8003070:	bf00      	nop
 8003072:	bf00      	nop
 8003074:	3718      	adds	r7, #24
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}
 800307a:	bf00      	nop
 800307c:	200057ac 	.word	0x200057ac

08003080 <prvTraceUpdateCounters>:
 * prvTraceUpdateCounters
 *
 * Updates the index of the event buffer.
 ******************************************************************************/
void prvTraceUpdateCounters(void)
{	
 8003080:	b580      	push	{r7, lr}
 8003082:	af00      	add	r7, sp, #0
	if (RecorderDataPtr->recorderActive == 0)
 8003084:	4b11      	ldr	r3, [pc, #68]	@ (80030cc <prvTraceUpdateCounters+0x4c>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800308a:	2b00      	cmp	r3, #0
 800308c:	d01b      	beq.n	80030c6 <prvTraceUpdateCounters+0x46>
	{
		return;
	}
	
	RecorderDataPtr->numEvents++;
 800308e:	4b0f      	ldr	r3, [pc, #60]	@ (80030cc <prvTraceUpdateCounters+0x4c>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	695a      	ldr	r2, [r3, #20]
 8003094:	3201      	adds	r2, #1
 8003096:	615a      	str	r2, [r3, #20]

	RecorderDataPtr->nextFreeIndex++;
 8003098:	4b0c      	ldr	r3, [pc, #48]	@ (80030cc <prvTraceUpdateCounters+0x4c>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	69da      	ldr	r2, [r3, #28]
 800309e:	3201      	adds	r2, #1
 80030a0:	61da      	str	r2, [r3, #28]

	if (RecorderDataPtr->nextFreeIndex >= (TRC_CFG_EVENT_BUFFER_SIZE))
 80030a2:	4b0a      	ldr	r3, [pc, #40]	@ (80030cc <prvTraceUpdateCounters+0x4c>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	69db      	ldr	r3, [r3, #28]
 80030a8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80030ac:	d307      	bcc.n	80030be <prvTraceUpdateCounters+0x3e>
	{
#if (TRC_CFG_SNAPSHOT_MODE == TRC_SNAPSHOT_MODE_RING_BUFFER)
		RecorderDataPtr->bufferIsFull = 1;
 80030ae:	4b07      	ldr	r3, [pc, #28]	@ (80030cc <prvTraceUpdateCounters+0x4c>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	2201      	movs	r2, #1
 80030b4:	621a      	str	r2, [r3, #32]
		RecorderDataPtr->nextFreeIndex = 0;
 80030b6:	4b05      	ldr	r3, [pc, #20]	@ (80030cc <prvTraceUpdateCounters+0x4c>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	2200      	movs	r2, #0
 80030bc:	61da      	str	r2, [r3, #28]
		vTraceStop();
#endif
	}

#if (TRC_CFG_SNAPSHOT_MODE == TRC_SNAPSHOT_MODE_RING_BUFFER)
	prvCheckDataToBeOverwrittenForMultiEntryEvents(1);
 80030be:	2001      	movs	r0, #1
 80030c0:	f7ff ff56 	bl	8002f70 <prvCheckDataToBeOverwrittenForMultiEntryEvents>
 80030c4:	e000      	b.n	80030c8 <prvTraceUpdateCounters+0x48>
		return;
 80030c6:	bf00      	nop
#endif
}
 80030c8:	bd80      	pop	{r7, pc}
 80030ca:	bf00      	nop
 80030cc:	200057ac 	.word	0x200057ac

080030d0 <prvTraceGetDTS>:
 *
 * The parameter param_maxDTS should be 0xFF for 8-bit dts or 0xFFFF for
 * events with 16-bit dts fields.
 *****************************************************************************/
uint16_t prvTraceGetDTS(uint16_t param_maxDTS)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b086      	sub	sp, #24
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	4603      	mov	r3, r0
 80030d8:	80fb      	strh	r3, [r7, #6]
	static uint32_t old_timestamp = 0;
	XTSEvent* xts = 0;
 80030da:	2300      	movs	r3, #0
 80030dc:	617b      	str	r3, [r7, #20]
	uint32_t dts = 0;
 80030de:	2300      	movs	r3, #0
 80030e0:	613b      	str	r3, [r7, #16]
	uint32_t timestamp = 0;
 80030e2:	2300      	movs	r3, #0
 80030e4:	60fb      	str	r3, [r7, #12]

	TRACE_ASSERT(param_maxDTS == 0xFF || param_maxDTS == 0xFFFF, "prvTraceGetDTS: Invalid value for param_maxDTS", 0);

	
	if (RecorderDataPtr->frequency == 0)
 80030e6:	4b58      	ldr	r3, [pc, #352]	@ (8003248 <prvTraceGetDTS+0x178>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d116      	bne.n	800311e <prvTraceGetDTS+0x4e>
	{	
		if (timestampFrequency != 0)
 80030f0:	4b56      	ldr	r3, [pc, #344]	@ (800324c <prvTraceGetDTS+0x17c>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d006      	beq.n	8003106 <prvTraceGetDTS+0x36>
		{
			/* If to override default TRC_HWTC_FREQ_HZ value with value set by vTraceSetFrequency */
			RecorderDataPtr->frequency = timestampFrequency / (TRC_HWTC_DIVISOR);
 80030f8:	4b54      	ldr	r3, [pc, #336]	@ (800324c <prvTraceGetDTS+0x17c>)
 80030fa:	681a      	ldr	r2, [r3, #0]
 80030fc:	4b52      	ldr	r3, [pc, #328]	@ (8003248 <prvTraceGetDTS+0x178>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	0892      	lsrs	r2, r2, #2
 8003102:	625a      	str	r2, [r3, #36]	@ 0x24
 8003104:	e00b      	b.n	800311e <prvTraceGetDTS+0x4e>
		} 
		else if (init_hwtc_count != (TRC_HWTC_COUNT))
 8003106:	4b52      	ldr	r3, [pc, #328]	@ (8003250 <prvTraceGetDTS+0x180>)
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	4b52      	ldr	r3, [pc, #328]	@ (8003254 <prvTraceGetDTS+0x184>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	429a      	cmp	r2, r3
 8003110:	d005      	beq.n	800311e <prvTraceGetDTS+0x4e>
			/* If using default value and timer has been started. 
			Note: If the default frequency value set here would be incorrect, e.g.,
			if the timer has actually not been configured yet, override this 
			with vTraceSetFrequency.
			*/
			RecorderDataPtr->frequency = (TRC_HWTC_FREQ_HZ) / (TRC_HWTC_DIVISOR);		
 8003112:	4b51      	ldr	r3, [pc, #324]	@ (8003258 <prvTraceGetDTS+0x188>)
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	4b4c      	ldr	r3, [pc, #304]	@ (8003248 <prvTraceGetDTS+0x178>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	0892      	lsrs	r2, r2, #2
 800311c:	625a      	str	r2, [r3, #36]	@ 0x24
	* The below statements read the timestamp from the timer port module.
	* If necessary, whole seconds are extracted using division while the rest
	* comes from the modulo operation.
	**************************************************************************/
	
	prvTracePortGetTimeStamp(&timestamp);	
 800311e:	f107 030c 	add.w	r3, r7, #12
 8003122:	4618      	mov	r0, r3
 8003124:	f000 f8d6 	bl	80032d4 <prvTracePortGetTimeStamp>
	
	/***************************************************************************
	* Since dts is unsigned the result will be correct even if timestamp has
	* wrapped around.
	***************************************************************************/
	dts = timestamp - old_timestamp;
 8003128:	68fa      	ldr	r2, [r7, #12]
 800312a:	4b4c      	ldr	r3, [pc, #304]	@ (800325c <prvTraceGetDTS+0x18c>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	1ad3      	subs	r3, r2, r3
 8003130:	613b      	str	r3, [r7, #16]
	old_timestamp = timestamp;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	4a49      	ldr	r2, [pc, #292]	@ (800325c <prvTraceGetDTS+0x18c>)
 8003136:	6013      	str	r3, [r2, #0]

	if (RecorderDataPtr->frequency > 0)
 8003138:	4b43      	ldr	r3, [pc, #268]	@ (8003248 <prvTraceGetDTS+0x178>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800313e:	2b00      	cmp	r3, #0
 8003140:	d043      	beq.n	80031ca <prvTraceGetDTS+0xfa>
	{
		/* Check if dts > 1 second */
		if (dts > RecorderDataPtr->frequency)
 8003142:	4b41      	ldr	r3, [pc, #260]	@ (8003248 <prvTraceGetDTS+0x178>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003148:	693a      	ldr	r2, [r7, #16]
 800314a:	429a      	cmp	r2, r3
 800314c:	d91d      	bls.n	800318a <prvTraceGetDTS+0xba>
		{
			/* More than 1 second has passed */
			RecorderDataPtr->absTimeLastEventSecond += dts / RecorderDataPtr->frequency;
 800314e:	4b3e      	ldr	r3, [pc, #248]	@ (8003248 <prvTraceGetDTS+0x178>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003154:	4b3c      	ldr	r3, [pc, #240]	@ (8003248 <prvTraceGetDTS+0x178>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800315a:	693a      	ldr	r2, [r7, #16]
 800315c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003160:	4b39      	ldr	r3, [pc, #228]	@ (8003248 <prvTraceGetDTS+0x178>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	440a      	add	r2, r1
 8003166:	62da      	str	r2, [r3, #44]	@ 0x2c
			/* The part that is not an entire second is added to absTimeLastEvent */
			RecorderDataPtr->absTimeLastEvent += dts % RecorderDataPtr->frequency;
 8003168:	4b37      	ldr	r3, [pc, #220]	@ (8003248 <prvTraceGetDTS+0x178>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800316e:	4b36      	ldr	r3, [pc, #216]	@ (8003248 <prvTraceGetDTS+0x178>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003174:	693b      	ldr	r3, [r7, #16]
 8003176:	fbb3 f0f2 	udiv	r0, r3, r2
 800317a:	fb00 f202 	mul.w	r2, r0, r2
 800317e:	1a9a      	subs	r2, r3, r2
 8003180:	4b31      	ldr	r3, [pc, #196]	@ (8003248 <prvTraceGetDTS+0x178>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	440a      	add	r2, r1
 8003186:	629a      	str	r2, [r3, #40]	@ 0x28
 8003188:	e007      	b.n	800319a <prvTraceGetDTS+0xca>
		}
		else
		{
			RecorderDataPtr->absTimeLastEvent += dts;
 800318a:	4b2f      	ldr	r3, [pc, #188]	@ (8003248 <prvTraceGetDTS+0x178>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8003190:	4b2d      	ldr	r3, [pc, #180]	@ (8003248 <prvTraceGetDTS+0x178>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	693a      	ldr	r2, [r7, #16]
 8003196:	440a      	add	r2, r1
 8003198:	629a      	str	r2, [r3, #40]	@ 0x28
		}

		/* Check if absTimeLastEvent >= 1 second */
		if (RecorderDataPtr->absTimeLastEvent >= RecorderDataPtr->frequency)
 800319a:	4b2b      	ldr	r3, [pc, #172]	@ (8003248 <prvTraceGetDTS+0x178>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80031a0:	4b29      	ldr	r3, [pc, #164]	@ (8003248 <prvTraceGetDTS+0x178>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a6:	429a      	cmp	r2, r3
 80031a8:	d313      	bcc.n	80031d2 <prvTraceGetDTS+0x102>
		{
			/* RecorderDataPtr->absTimeLastEvent is more than or equal to 1 second, but always less than 2 seconds */
			RecorderDataPtr->absTimeLastEventSecond++;
 80031aa:	4b27      	ldr	r3, [pc, #156]	@ (8003248 <prvTraceGetDTS+0x178>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031b0:	3201      	adds	r2, #1
 80031b2:	62da      	str	r2, [r3, #44]	@ 0x2c
			RecorderDataPtr->absTimeLastEvent -= RecorderDataPtr->frequency;
 80031b4:	4b24      	ldr	r3, [pc, #144]	@ (8003248 <prvTraceGetDTS+0x178>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80031ba:	4b23      	ldr	r3, [pc, #140]	@ (8003248 <prvTraceGetDTS+0x178>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80031c0:	4b21      	ldr	r3, [pc, #132]	@ (8003248 <prvTraceGetDTS+0x178>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	1a8a      	subs	r2, r1, r2
 80031c6:	629a      	str	r2, [r3, #40]	@ 0x28
 80031c8:	e003      	b.n	80031d2 <prvTraceGetDTS+0x102>
		}
	}
	else
	{
		/* Special case if the recorder has not yet started (frequency may be uninitialized, i.e., zero) */
		RecorderDataPtr->absTimeLastEvent = timestamp;
 80031ca:	4b1f      	ldr	r3, [pc, #124]	@ (8003248 <prvTraceGetDTS+0x178>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	68fa      	ldr	r2, [r7, #12]
 80031d0:	629a      	str	r2, [r3, #40]	@ 0x28
	}

	/* If the dts (time since last event) does not fit in event->dts (only 8 or 16 bits) */
	if (dts > param_maxDTS)
 80031d2:	88fb      	ldrh	r3, [r7, #6]
 80031d4:	693a      	ldr	r2, [r7, #16]
 80031d6:	429a      	cmp	r2, r3
 80031d8:	d92c      	bls.n	8003234 <prvTraceGetDTS+0x164>
	{
		/* Create an XTS event (eXtended TimeStamp) containing the higher dts bits*/
		xts = (XTSEvent*) prvTraceNextFreeEventBufferSlot();
 80031da:	f7ff fd25 	bl	8002c28 <prvTraceNextFreeEventBufferSlot>
 80031de:	6178      	str	r0, [r7, #20]

		if (xts != 0)
 80031e0:	697b      	ldr	r3, [r7, #20]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d026      	beq.n	8003234 <prvTraceGetDTS+0x164>
		{
			if (param_maxDTS == 0xFFFF)
 80031e6:	88fb      	ldrh	r3, [r7, #6]
 80031e8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d10b      	bne.n	8003208 <prvTraceGetDTS+0x138>
			{
				xts->type = XTS16;
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	22a9      	movs	r2, #169	@ 0xa9
 80031f4:	701a      	strb	r2, [r3, #0]
				xts->xts_16 = (uint16_t)((dts / 0x10000) & 0xFFFF);
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	0c1b      	lsrs	r3, r3, #16
 80031fa:	b29a      	uxth	r2, r3
 80031fc:	697b      	ldr	r3, [r7, #20]
 80031fe:	805a      	strh	r2, [r3, #2]
				xts->xts_8 = 0;
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	2200      	movs	r2, #0
 8003204:	705a      	strb	r2, [r3, #1]
 8003206:	e013      	b.n	8003230 <prvTraceGetDTS+0x160>
			}
			else if (param_maxDTS == 0xFF)
 8003208:	88fb      	ldrh	r3, [r7, #6]
 800320a:	2bff      	cmp	r3, #255	@ 0xff
 800320c:	d10d      	bne.n	800322a <prvTraceGetDTS+0x15a>
			{
				xts->type = XTS8;
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	22a8      	movs	r2, #168	@ 0xa8
 8003212:	701a      	strb	r2, [r3, #0]
				xts->xts_16 = (uint16_t)((dts / 0x100) & 0xFFFF);
 8003214:	693b      	ldr	r3, [r7, #16]
 8003216:	0a1b      	lsrs	r3, r3, #8
 8003218:	b29a      	uxth	r2, r3
 800321a:	697b      	ldr	r3, [r7, #20]
 800321c:	805a      	strh	r2, [r3, #2]
				xts->xts_8 = (uint8_t)((dts / 0x1000000) & 0xFF);
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	0e1b      	lsrs	r3, r3, #24
 8003222:	b2da      	uxtb	r2, r3
 8003224:	697b      	ldr	r3, [r7, #20]
 8003226:	705a      	strb	r2, [r3, #1]
 8003228:	e002      	b.n	8003230 <prvTraceGetDTS+0x160>
			}
			else
			{
				prvTraceError("Bad param_maxDTS in prvTraceGetDTS");
 800322a:	480d      	ldr	r0, [pc, #52]	@ (8003260 <prvTraceGetDTS+0x190>)
 800322c:	f7ff fe74 	bl	8002f18 <prvTraceError>
			}
			prvTraceUpdateCounters();
 8003230:	f7ff ff26 	bl	8003080 <prvTraceUpdateCounters>
		}
	}

	return (uint16_t)dts & param_maxDTS;
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	b29a      	uxth	r2, r3
 8003238:	88fb      	ldrh	r3, [r7, #6]
 800323a:	4013      	ands	r3, r2
 800323c:	b29b      	uxth	r3, r3
}
 800323e:	4618      	mov	r0, r3
 8003240:	3718      	adds	r7, #24
 8003242:	46bd      	mov	sp, r7
 8003244:	bd80      	pop	{r7, pc}
 8003246:	bf00      	nop
 8003248:	200057ac 	.word	0x200057ac
 800324c:	20003e00 	.word	0x20003e00
 8003250:	e0001004 	.word	0xe0001004
 8003254:	20003e0c 	.word	0x20003e0c
 8003258:	20000000 	.word	0x20000000
 800325c:	200057bc 	.word	0x200057bc
 8003260:	08004470 	.word	0x08004470

08003264 <xTraceHardwarePortInitCortexM>:

/* If using DWT timestamping (default on ARM Cortex-M3, M4 and M7), make sure the DWT unit is initialized. */
#ifndef TRC_CFG_ARM_CM_USE_SYSTICK
#if ((TRC_CFG_HARDWARE_PORT == TRC_HARDWARE_PORT_ARM_Cortex_M) && (defined (__CORTEX_M) && (__CORTEX_M >= 0x03)))
void xTraceHardwarePortInitCortexM()
{
 8003264:	b580      	push	{r7, lr}
 8003266:	af00      	add	r7, sp, #0
	/* Ensure that the DWT registers are unlocked and can be modified. */
	TRC_REG_ITM_LOCKACCESS = TRC_ITM_LOCKACCESS_UNLOCK;
 8003268:	4b13      	ldr	r3, [pc, #76]	@ (80032b8 <xTraceHardwarePortInitCortexM+0x54>)
 800326a:	4a14      	ldr	r2, [pc, #80]	@ (80032bc <xTraceHardwarePortInitCortexM+0x58>)
 800326c:	601a      	str	r2, [r3, #0]

	/* Make sure DWT is enabled, if supported */
	TRC_REG_DEMCR |= TRC_DEMCR_TRCENA;
 800326e:	4b14      	ldr	r3, [pc, #80]	@ (80032c0 <xTraceHardwarePortInitCortexM+0x5c>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a13      	ldr	r2, [pc, #76]	@ (80032c0 <xTraceHardwarePortInitCortexM+0x5c>)
 8003274:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003278:	6013      	str	r3, [r2, #0]

	do{
		/* Verify that DWT is supported */
		if (TRC_REG_DEMCR == 0)
 800327a:	4b11      	ldr	r3, [pc, #68]	@ (80032c0 <xTraceHardwarePortInitCortexM+0x5c>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d103      	bne.n	800328a <xTraceHardwarePortInitCortexM+0x26>
			In that case, define the macro TRC_CFG_ARM_CM_USE_SYSTICK in your build
			to use SysTick timestamping instead, or define your own timestamping by 
			setting TRC_CFG_HARDWARE_PORT to TRC_HARDWARE_PORT_APPLICATION_DEFINED
			and make the necessary definitions, as explained in trcHardwarePort.h.*/
			
			prvTraceError("DWT unit not available, see code comment.");
 8003282:	4810      	ldr	r0, [pc, #64]	@ (80032c4 <xTraceHardwarePortInitCortexM+0x60>)
 8003284:	f7ff fe48 	bl	8002f18 <prvTraceError>
			break;
 8003288:	e013      	b.n	80032b2 <xTraceHardwarePortInitCortexM+0x4e>
		}

		/* Verify that DWT_CYCCNT is supported */
		if (TRC_REG_DWT_CTRL & TRC_DWT_CTRL_NOCYCCNT)
 800328a:	4b0f      	ldr	r3, [pc, #60]	@ (80032c8 <xTraceHardwarePortInitCortexM+0x64>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003292:	2b00      	cmp	r3, #0
 8003294:	d003      	beq.n	800329e <xTraceHardwarePortInitCortexM+0x3a>
			In that case, define the macro TRC_CFG_ARM_CM_USE_SYSTICK in your build
			to use SysTick timestamping instead, or define your own timestamping by 
			setting TRC_CFG_HARDWARE_PORT to TRC_HARDWARE_PORT_APPLICATION_DEFINED
			and make the necessary definitions, as explained in trcHardwarePort.h.*/

			prvTraceError("DWT_CYCCNT not available, see code comment.");
 8003296:	480d      	ldr	r0, [pc, #52]	@ (80032cc <xTraceHardwarePortInitCortexM+0x68>)
 8003298:	f7ff fe3e 	bl	8002f18 <prvTraceError>
			break;
 800329c:	e009      	b.n	80032b2 <xTraceHardwarePortInitCortexM+0x4e>
		}

		/* Reset the cycle counter */
		TRC_REG_DWT_CYCCNT = 0;
 800329e:	4b0c      	ldr	r3, [pc, #48]	@ (80032d0 <xTraceHardwarePortInitCortexM+0x6c>)
 80032a0:	2200      	movs	r2, #0
 80032a2:	601a      	str	r2, [r3, #0]

		/* Enable the cycle counter */
		TRC_REG_DWT_CTRL |= TRC_DWT_CTRL_CYCCNTENA;
 80032a4:	4b08      	ldr	r3, [pc, #32]	@ (80032c8 <xTraceHardwarePortInitCortexM+0x64>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a07      	ldr	r2, [pc, #28]	@ (80032c8 <xTraceHardwarePortInitCortexM+0x64>)
 80032aa:	f043 0301 	orr.w	r3, r3, #1
 80032ae:	6013      	str	r3, [r2, #0]

	}while(0);	/* breaks above jump here */
}
 80032b0:	bf00      	nop
 80032b2:	bf00      	nop
 80032b4:	bd80      	pop	{r7, pc}
 80032b6:	bf00      	nop
 80032b8:	e0001fb0 	.word	0xe0001fb0
 80032bc:	c5acce55 	.word	0xc5acce55
 80032c0:	e000edfc 	.word	0xe000edfc
 80032c4:	080044dc 	.word	0x080044dc
 80032c8:	e0001000 	.word	0xe0001000
 80032cc:	08004508 	.word	0x08004508
 80032d0:	e0001004 	.word	0xe0001004

080032d4 <prvTracePortGetTimeStamp>:
 * or the trace recorder library. Typically you should not need to change
 * the code of prvTracePortGetTimeStamp if using the HWTC macros.
 *
 ******************************************************************************/
void prvTracePortGetTimeStamp(uint32_t *pTimestamp)
{
 80032d4:	b480      	push	{r7}
 80032d6:	b087      	sub	sp, #28
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
	static uint32_t last_hwtc_count = 0;
	uint32_t hwtc_count = 0;
 80032dc:	2300      	movs	r3, #0
 80032de:	617b      	str	r3, [r7, #20]
	static uint32_t last_traceTickCount = 0;
	uint32_t traceTickCount = 0;
#else /*TRC_HWTC_TYPE == TRC_OS_TIMER_INCR || TRC_HWTC_TYPE == TRC_OS_TIMER_DECR*/
	/* Free running timer */
	static uint32_t last_hwtc_rest = 0;
	uint32_t diff = 0;
 80032e0:	2300      	movs	r3, #0
 80032e2:	613b      	str	r3, [r7, #16]
	uint32_t diff_scaled = 0;
 80032e4:	2300      	movs	r3, #0
 80032e6:	60fb      	str	r3, [r7, #12]
#endif /*TRC_HWTC_TYPE == TRC_OS_TIMER_INCR || TRC_HWTC_TYPE == TRC_OS_TIMER_DECR*/

	if (trace_disable_timestamp == 1)
 80032e8:	4b1a      	ldr	r3, [pc, #104]	@ (8003354 <prvTracePortGetTimeStamp+0x80>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	2b01      	cmp	r3, #1
 80032ee:	d107      	bne.n	8003300 <prvTracePortGetTimeStamp+0x2c>
	{
		if (pTimestamp)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d028      	beq.n	8003348 <prvTracePortGetTimeStamp+0x74>
			*pTimestamp = last_timestamp;
 80032f6:	4b18      	ldr	r3, [pc, #96]	@ (8003358 <prvTracePortGetTimeStamp+0x84>)
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	601a      	str	r2, [r3, #0]
		return;
 80032fe:	e023      	b.n	8003348 <prvTracePortGetTimeStamp+0x74>
	}

	/* Retrieve TRC_HWTC_COUNT only once since the same value should be used all throughout this function. */
#if (TRC_HWTC_TYPE == TRC_OS_TIMER_INCR || TRC_HWTC_TYPE == TRC_FREE_RUNNING_32BIT_INCR)
	/* Get the increasing tick count */
	hwtc_count = (TRC_HWTC_COUNT);
 8003300:	4b16      	ldr	r3, [pc, #88]	@ (800335c <prvTracePortGetTimeStamp+0x88>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	617b      	str	r3, [r7, #20]
	/* This part handles free running clocks that can be scaled down to avoid too large DTS values.
	Without this, the scaled timestamp will incorrectly wrap at (2^32 / TRC_HWTC_DIVISOR) ticks.
	The scaled timestamp returned from this function is supposed to go from 0 -> 2^32, which in real time would represent (0 -> 2^32 * TRC_HWTC_DIVISOR) ticks. */
	
	/* First we see how long time has passed since the last timestamp call, and we also add the ticks that was lost when we scaled down the last time. */
	diff = (hwtc_count - last_hwtc_count) + last_hwtc_rest;
 8003306:	4b16      	ldr	r3, [pc, #88]	@ (8003360 <prvTracePortGetTimeStamp+0x8c>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	697a      	ldr	r2, [r7, #20]
 800330c:	1ad2      	subs	r2, r2, r3
 800330e:	4b15      	ldr	r3, [pc, #84]	@ (8003364 <prvTracePortGetTimeStamp+0x90>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4413      	add	r3, r2
 8003314:	613b      	str	r3, [r7, #16]
	
	/* Scale down the diff */
	diff_scaled = diff / (TRC_HWTC_DIVISOR);
 8003316:	693b      	ldr	r3, [r7, #16]
 8003318:	089b      	lsrs	r3, r3, #2
 800331a:	60fb      	str	r3, [r7, #12]
	
	/* Find out how many ticks were lost when scaling down, so we can add them the next time */
	last_hwtc_rest = diff % (TRC_HWTC_DIVISOR);
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	f003 0303 	and.w	r3, r3, #3
 8003322:	4a10      	ldr	r2, [pc, #64]	@ (8003364 <prvTracePortGetTimeStamp+0x90>)
 8003324:	6013      	str	r3, [r2, #0]

	/* We increase the scaled timestamp by the scaled amount */
	last_timestamp += diff_scaled;
 8003326:	4b0c      	ldr	r3, [pc, #48]	@ (8003358 <prvTracePortGetTimeStamp+0x84>)
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	4413      	add	r3, r2
 800332e:	4a0a      	ldr	r2, [pc, #40]	@ (8003358 <prvTracePortGetTimeStamp+0x84>)
 8003330:	6013      	str	r3, [r2, #0]
#endif /*(TRC_HWTC_TYPE == TRC_OS_TIMER_INCR || TRC_HWTC_TYPE == TRC_OS_TIMER_DECR)*/

	/* Is anyone interested in the results? */
	if (pTimestamp)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d003      	beq.n	8003340 <prvTracePortGetTimeStamp+0x6c>
		*pTimestamp = last_timestamp;
 8003338:	4b07      	ldr	r3, [pc, #28]	@ (8003358 <prvTracePortGetTimeStamp+0x84>)
 800333a:	681a      	ldr	r2, [r3, #0]
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	601a      	str	r2, [r3, #0]

	/* Store the previous value */
	last_hwtc_count = hwtc_count;
 8003340:	4a07      	ldr	r2, [pc, #28]	@ (8003360 <prvTracePortGetTimeStamp+0x8c>)
 8003342:	697b      	ldr	r3, [r7, #20]
 8003344:	6013      	str	r3, [r2, #0]
 8003346:	e000      	b.n	800334a <prvTracePortGetTimeStamp+0x76>
		return;
 8003348:	bf00      	nop
}
 800334a:	371c      	adds	r7, #28
 800334c:	46bd      	mov	sp, r7
 800334e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003352:	4770      	bx	lr
 8003354:	20003df0 	.word	0x20003df0
 8003358:	20003df4 	.word	0x20003df4
 800335c:	e0001004 	.word	0xe0001004
 8003360:	200057c0 	.word	0x200057c0
 8003364:	200057c4 	.word	0x200057c4

08003368 <std>:
 8003368:	2300      	movs	r3, #0
 800336a:	b510      	push	{r4, lr}
 800336c:	4604      	mov	r4, r0
 800336e:	e9c0 3300 	strd	r3, r3, [r0]
 8003372:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003376:	6083      	str	r3, [r0, #8]
 8003378:	8181      	strh	r1, [r0, #12]
 800337a:	6643      	str	r3, [r0, #100]	@ 0x64
 800337c:	81c2      	strh	r2, [r0, #14]
 800337e:	6183      	str	r3, [r0, #24]
 8003380:	4619      	mov	r1, r3
 8003382:	2208      	movs	r2, #8
 8003384:	305c      	adds	r0, #92	@ 0x5c
 8003386:	f000 f9e7 	bl	8003758 <memset>
 800338a:	4b0d      	ldr	r3, [pc, #52]	@ (80033c0 <std+0x58>)
 800338c:	6263      	str	r3, [r4, #36]	@ 0x24
 800338e:	4b0d      	ldr	r3, [pc, #52]	@ (80033c4 <std+0x5c>)
 8003390:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003392:	4b0d      	ldr	r3, [pc, #52]	@ (80033c8 <std+0x60>)
 8003394:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003396:	4b0d      	ldr	r3, [pc, #52]	@ (80033cc <std+0x64>)
 8003398:	6323      	str	r3, [r4, #48]	@ 0x30
 800339a:	4b0d      	ldr	r3, [pc, #52]	@ (80033d0 <std+0x68>)
 800339c:	6224      	str	r4, [r4, #32]
 800339e:	429c      	cmp	r4, r3
 80033a0:	d006      	beq.n	80033b0 <std+0x48>
 80033a2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80033a6:	4294      	cmp	r4, r2
 80033a8:	d002      	beq.n	80033b0 <std+0x48>
 80033aa:	33d0      	adds	r3, #208	@ 0xd0
 80033ac:	429c      	cmp	r4, r3
 80033ae:	d105      	bne.n	80033bc <std+0x54>
 80033b0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80033b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80033b8:	f000 baa4 	b.w	8003904 <__retarget_lock_init_recursive>
 80033bc:	bd10      	pop	{r4, pc}
 80033be:	bf00      	nop
 80033c0:	080035a9 	.word	0x080035a9
 80033c4:	080035cb 	.word	0x080035cb
 80033c8:	08003603 	.word	0x08003603
 80033cc:	08003627 	.word	0x08003627
 80033d0:	200057c8 	.word	0x200057c8

080033d4 <stdio_exit_handler>:
 80033d4:	4a02      	ldr	r2, [pc, #8]	@ (80033e0 <stdio_exit_handler+0xc>)
 80033d6:	4903      	ldr	r1, [pc, #12]	@ (80033e4 <stdio_exit_handler+0x10>)
 80033d8:	4803      	ldr	r0, [pc, #12]	@ (80033e8 <stdio_exit_handler+0x14>)
 80033da:	f000 b869 	b.w	80034b0 <_fwalk_sglue>
 80033de:	bf00      	nop
 80033e0:	2000000c 	.word	0x2000000c
 80033e4:	08003c05 	.word	0x08003c05
 80033e8:	2000001c 	.word	0x2000001c

080033ec <cleanup_stdio>:
 80033ec:	6841      	ldr	r1, [r0, #4]
 80033ee:	4b0c      	ldr	r3, [pc, #48]	@ (8003420 <cleanup_stdio+0x34>)
 80033f0:	4299      	cmp	r1, r3
 80033f2:	b510      	push	{r4, lr}
 80033f4:	4604      	mov	r4, r0
 80033f6:	d001      	beq.n	80033fc <cleanup_stdio+0x10>
 80033f8:	f000 fc04 	bl	8003c04 <_fflush_r>
 80033fc:	68a1      	ldr	r1, [r4, #8]
 80033fe:	4b09      	ldr	r3, [pc, #36]	@ (8003424 <cleanup_stdio+0x38>)
 8003400:	4299      	cmp	r1, r3
 8003402:	d002      	beq.n	800340a <cleanup_stdio+0x1e>
 8003404:	4620      	mov	r0, r4
 8003406:	f000 fbfd 	bl	8003c04 <_fflush_r>
 800340a:	68e1      	ldr	r1, [r4, #12]
 800340c:	4b06      	ldr	r3, [pc, #24]	@ (8003428 <cleanup_stdio+0x3c>)
 800340e:	4299      	cmp	r1, r3
 8003410:	d004      	beq.n	800341c <cleanup_stdio+0x30>
 8003412:	4620      	mov	r0, r4
 8003414:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003418:	f000 bbf4 	b.w	8003c04 <_fflush_r>
 800341c:	bd10      	pop	{r4, pc}
 800341e:	bf00      	nop
 8003420:	200057c8 	.word	0x200057c8
 8003424:	20005830 	.word	0x20005830
 8003428:	20005898 	.word	0x20005898

0800342c <global_stdio_init.part.0>:
 800342c:	b510      	push	{r4, lr}
 800342e:	4b0b      	ldr	r3, [pc, #44]	@ (800345c <global_stdio_init.part.0+0x30>)
 8003430:	4c0b      	ldr	r4, [pc, #44]	@ (8003460 <global_stdio_init.part.0+0x34>)
 8003432:	4a0c      	ldr	r2, [pc, #48]	@ (8003464 <global_stdio_init.part.0+0x38>)
 8003434:	601a      	str	r2, [r3, #0]
 8003436:	4620      	mov	r0, r4
 8003438:	2200      	movs	r2, #0
 800343a:	2104      	movs	r1, #4
 800343c:	f7ff ff94 	bl	8003368 <std>
 8003440:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003444:	2201      	movs	r2, #1
 8003446:	2109      	movs	r1, #9
 8003448:	f7ff ff8e 	bl	8003368 <std>
 800344c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003450:	2202      	movs	r2, #2
 8003452:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003456:	2112      	movs	r1, #18
 8003458:	f7ff bf86 	b.w	8003368 <std>
 800345c:	20005900 	.word	0x20005900
 8003460:	200057c8 	.word	0x200057c8
 8003464:	080033d5 	.word	0x080033d5

08003468 <__sfp_lock_acquire>:
 8003468:	4801      	ldr	r0, [pc, #4]	@ (8003470 <__sfp_lock_acquire+0x8>)
 800346a:	f000 ba4c 	b.w	8003906 <__retarget_lock_acquire_recursive>
 800346e:	bf00      	nop
 8003470:	20005909 	.word	0x20005909

08003474 <__sfp_lock_release>:
 8003474:	4801      	ldr	r0, [pc, #4]	@ (800347c <__sfp_lock_release+0x8>)
 8003476:	f000 ba47 	b.w	8003908 <__retarget_lock_release_recursive>
 800347a:	bf00      	nop
 800347c:	20005909 	.word	0x20005909

08003480 <__sinit>:
 8003480:	b510      	push	{r4, lr}
 8003482:	4604      	mov	r4, r0
 8003484:	f7ff fff0 	bl	8003468 <__sfp_lock_acquire>
 8003488:	6a23      	ldr	r3, [r4, #32]
 800348a:	b11b      	cbz	r3, 8003494 <__sinit+0x14>
 800348c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003490:	f7ff bff0 	b.w	8003474 <__sfp_lock_release>
 8003494:	4b04      	ldr	r3, [pc, #16]	@ (80034a8 <__sinit+0x28>)
 8003496:	6223      	str	r3, [r4, #32]
 8003498:	4b04      	ldr	r3, [pc, #16]	@ (80034ac <__sinit+0x2c>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d1f5      	bne.n	800348c <__sinit+0xc>
 80034a0:	f7ff ffc4 	bl	800342c <global_stdio_init.part.0>
 80034a4:	e7f2      	b.n	800348c <__sinit+0xc>
 80034a6:	bf00      	nop
 80034a8:	080033ed 	.word	0x080033ed
 80034ac:	20005900 	.word	0x20005900

080034b0 <_fwalk_sglue>:
 80034b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80034b4:	4607      	mov	r7, r0
 80034b6:	4688      	mov	r8, r1
 80034b8:	4614      	mov	r4, r2
 80034ba:	2600      	movs	r6, #0
 80034bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80034c0:	f1b9 0901 	subs.w	r9, r9, #1
 80034c4:	d505      	bpl.n	80034d2 <_fwalk_sglue+0x22>
 80034c6:	6824      	ldr	r4, [r4, #0]
 80034c8:	2c00      	cmp	r4, #0
 80034ca:	d1f7      	bne.n	80034bc <_fwalk_sglue+0xc>
 80034cc:	4630      	mov	r0, r6
 80034ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80034d2:	89ab      	ldrh	r3, [r5, #12]
 80034d4:	2b01      	cmp	r3, #1
 80034d6:	d907      	bls.n	80034e8 <_fwalk_sglue+0x38>
 80034d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80034dc:	3301      	adds	r3, #1
 80034de:	d003      	beq.n	80034e8 <_fwalk_sglue+0x38>
 80034e0:	4629      	mov	r1, r5
 80034e2:	4638      	mov	r0, r7
 80034e4:	47c0      	blx	r8
 80034e6:	4306      	orrs	r6, r0
 80034e8:	3568      	adds	r5, #104	@ 0x68
 80034ea:	e7e9      	b.n	80034c0 <_fwalk_sglue+0x10>

080034ec <_puts_r>:
 80034ec:	6a03      	ldr	r3, [r0, #32]
 80034ee:	b570      	push	{r4, r5, r6, lr}
 80034f0:	6884      	ldr	r4, [r0, #8]
 80034f2:	4605      	mov	r5, r0
 80034f4:	460e      	mov	r6, r1
 80034f6:	b90b      	cbnz	r3, 80034fc <_puts_r+0x10>
 80034f8:	f7ff ffc2 	bl	8003480 <__sinit>
 80034fc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80034fe:	07db      	lsls	r3, r3, #31
 8003500:	d405      	bmi.n	800350e <_puts_r+0x22>
 8003502:	89a3      	ldrh	r3, [r4, #12]
 8003504:	0598      	lsls	r0, r3, #22
 8003506:	d402      	bmi.n	800350e <_puts_r+0x22>
 8003508:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800350a:	f000 f9fc 	bl	8003906 <__retarget_lock_acquire_recursive>
 800350e:	89a3      	ldrh	r3, [r4, #12]
 8003510:	0719      	lsls	r1, r3, #28
 8003512:	d502      	bpl.n	800351a <_puts_r+0x2e>
 8003514:	6923      	ldr	r3, [r4, #16]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d135      	bne.n	8003586 <_puts_r+0x9a>
 800351a:	4621      	mov	r1, r4
 800351c:	4628      	mov	r0, r5
 800351e:	f000 f8c5 	bl	80036ac <__swsetup_r>
 8003522:	b380      	cbz	r0, 8003586 <_puts_r+0x9a>
 8003524:	f04f 35ff 	mov.w	r5, #4294967295
 8003528:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800352a:	07da      	lsls	r2, r3, #31
 800352c:	d405      	bmi.n	800353a <_puts_r+0x4e>
 800352e:	89a3      	ldrh	r3, [r4, #12]
 8003530:	059b      	lsls	r3, r3, #22
 8003532:	d402      	bmi.n	800353a <_puts_r+0x4e>
 8003534:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003536:	f000 f9e7 	bl	8003908 <__retarget_lock_release_recursive>
 800353a:	4628      	mov	r0, r5
 800353c:	bd70      	pop	{r4, r5, r6, pc}
 800353e:	2b00      	cmp	r3, #0
 8003540:	da04      	bge.n	800354c <_puts_r+0x60>
 8003542:	69a2      	ldr	r2, [r4, #24]
 8003544:	429a      	cmp	r2, r3
 8003546:	dc17      	bgt.n	8003578 <_puts_r+0x8c>
 8003548:	290a      	cmp	r1, #10
 800354a:	d015      	beq.n	8003578 <_puts_r+0x8c>
 800354c:	6823      	ldr	r3, [r4, #0]
 800354e:	1c5a      	adds	r2, r3, #1
 8003550:	6022      	str	r2, [r4, #0]
 8003552:	7019      	strb	r1, [r3, #0]
 8003554:	68a3      	ldr	r3, [r4, #8]
 8003556:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800355a:	3b01      	subs	r3, #1
 800355c:	60a3      	str	r3, [r4, #8]
 800355e:	2900      	cmp	r1, #0
 8003560:	d1ed      	bne.n	800353e <_puts_r+0x52>
 8003562:	2b00      	cmp	r3, #0
 8003564:	da11      	bge.n	800358a <_puts_r+0x9e>
 8003566:	4622      	mov	r2, r4
 8003568:	210a      	movs	r1, #10
 800356a:	4628      	mov	r0, r5
 800356c:	f000 f85f 	bl	800362e <__swbuf_r>
 8003570:	3001      	adds	r0, #1
 8003572:	d0d7      	beq.n	8003524 <_puts_r+0x38>
 8003574:	250a      	movs	r5, #10
 8003576:	e7d7      	b.n	8003528 <_puts_r+0x3c>
 8003578:	4622      	mov	r2, r4
 800357a:	4628      	mov	r0, r5
 800357c:	f000 f857 	bl	800362e <__swbuf_r>
 8003580:	3001      	adds	r0, #1
 8003582:	d1e7      	bne.n	8003554 <_puts_r+0x68>
 8003584:	e7ce      	b.n	8003524 <_puts_r+0x38>
 8003586:	3e01      	subs	r6, #1
 8003588:	e7e4      	b.n	8003554 <_puts_r+0x68>
 800358a:	6823      	ldr	r3, [r4, #0]
 800358c:	1c5a      	adds	r2, r3, #1
 800358e:	6022      	str	r2, [r4, #0]
 8003590:	220a      	movs	r2, #10
 8003592:	701a      	strb	r2, [r3, #0]
 8003594:	e7ee      	b.n	8003574 <_puts_r+0x88>
	...

08003598 <puts>:
 8003598:	4b02      	ldr	r3, [pc, #8]	@ (80035a4 <puts+0xc>)
 800359a:	4601      	mov	r1, r0
 800359c:	6818      	ldr	r0, [r3, #0]
 800359e:	f7ff bfa5 	b.w	80034ec <_puts_r>
 80035a2:	bf00      	nop
 80035a4:	20000018 	.word	0x20000018

080035a8 <__sread>:
 80035a8:	b510      	push	{r4, lr}
 80035aa:	460c      	mov	r4, r1
 80035ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035b0:	f000 f95a 	bl	8003868 <_read_r>
 80035b4:	2800      	cmp	r0, #0
 80035b6:	bfab      	itete	ge
 80035b8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80035ba:	89a3      	ldrhlt	r3, [r4, #12]
 80035bc:	181b      	addge	r3, r3, r0
 80035be:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80035c2:	bfac      	ite	ge
 80035c4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80035c6:	81a3      	strhlt	r3, [r4, #12]
 80035c8:	bd10      	pop	{r4, pc}

080035ca <__swrite>:
 80035ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035ce:	461f      	mov	r7, r3
 80035d0:	898b      	ldrh	r3, [r1, #12]
 80035d2:	05db      	lsls	r3, r3, #23
 80035d4:	4605      	mov	r5, r0
 80035d6:	460c      	mov	r4, r1
 80035d8:	4616      	mov	r6, r2
 80035da:	d505      	bpl.n	80035e8 <__swrite+0x1e>
 80035dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035e0:	2302      	movs	r3, #2
 80035e2:	2200      	movs	r2, #0
 80035e4:	f000 f92e 	bl	8003844 <_lseek_r>
 80035e8:	89a3      	ldrh	r3, [r4, #12]
 80035ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80035ee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80035f2:	81a3      	strh	r3, [r4, #12]
 80035f4:	4632      	mov	r2, r6
 80035f6:	463b      	mov	r3, r7
 80035f8:	4628      	mov	r0, r5
 80035fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80035fe:	f000 b945 	b.w	800388c <_write_r>

08003602 <__sseek>:
 8003602:	b510      	push	{r4, lr}
 8003604:	460c      	mov	r4, r1
 8003606:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800360a:	f000 f91b 	bl	8003844 <_lseek_r>
 800360e:	1c43      	adds	r3, r0, #1
 8003610:	89a3      	ldrh	r3, [r4, #12]
 8003612:	bf15      	itete	ne
 8003614:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003616:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800361a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800361e:	81a3      	strheq	r3, [r4, #12]
 8003620:	bf18      	it	ne
 8003622:	81a3      	strhne	r3, [r4, #12]
 8003624:	bd10      	pop	{r4, pc}

08003626 <__sclose>:
 8003626:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800362a:	f000 b89d 	b.w	8003768 <_close_r>

0800362e <__swbuf_r>:
 800362e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003630:	460e      	mov	r6, r1
 8003632:	4614      	mov	r4, r2
 8003634:	4605      	mov	r5, r0
 8003636:	b118      	cbz	r0, 8003640 <__swbuf_r+0x12>
 8003638:	6a03      	ldr	r3, [r0, #32]
 800363a:	b90b      	cbnz	r3, 8003640 <__swbuf_r+0x12>
 800363c:	f7ff ff20 	bl	8003480 <__sinit>
 8003640:	69a3      	ldr	r3, [r4, #24]
 8003642:	60a3      	str	r3, [r4, #8]
 8003644:	89a3      	ldrh	r3, [r4, #12]
 8003646:	071a      	lsls	r2, r3, #28
 8003648:	d501      	bpl.n	800364e <__swbuf_r+0x20>
 800364a:	6923      	ldr	r3, [r4, #16]
 800364c:	b943      	cbnz	r3, 8003660 <__swbuf_r+0x32>
 800364e:	4621      	mov	r1, r4
 8003650:	4628      	mov	r0, r5
 8003652:	f000 f82b 	bl	80036ac <__swsetup_r>
 8003656:	b118      	cbz	r0, 8003660 <__swbuf_r+0x32>
 8003658:	f04f 37ff 	mov.w	r7, #4294967295
 800365c:	4638      	mov	r0, r7
 800365e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003660:	6823      	ldr	r3, [r4, #0]
 8003662:	6922      	ldr	r2, [r4, #16]
 8003664:	1a98      	subs	r0, r3, r2
 8003666:	6963      	ldr	r3, [r4, #20]
 8003668:	b2f6      	uxtb	r6, r6
 800366a:	4283      	cmp	r3, r0
 800366c:	4637      	mov	r7, r6
 800366e:	dc05      	bgt.n	800367c <__swbuf_r+0x4e>
 8003670:	4621      	mov	r1, r4
 8003672:	4628      	mov	r0, r5
 8003674:	f000 fac6 	bl	8003c04 <_fflush_r>
 8003678:	2800      	cmp	r0, #0
 800367a:	d1ed      	bne.n	8003658 <__swbuf_r+0x2a>
 800367c:	68a3      	ldr	r3, [r4, #8]
 800367e:	3b01      	subs	r3, #1
 8003680:	60a3      	str	r3, [r4, #8]
 8003682:	6823      	ldr	r3, [r4, #0]
 8003684:	1c5a      	adds	r2, r3, #1
 8003686:	6022      	str	r2, [r4, #0]
 8003688:	701e      	strb	r6, [r3, #0]
 800368a:	6962      	ldr	r2, [r4, #20]
 800368c:	1c43      	adds	r3, r0, #1
 800368e:	429a      	cmp	r2, r3
 8003690:	d004      	beq.n	800369c <__swbuf_r+0x6e>
 8003692:	89a3      	ldrh	r3, [r4, #12]
 8003694:	07db      	lsls	r3, r3, #31
 8003696:	d5e1      	bpl.n	800365c <__swbuf_r+0x2e>
 8003698:	2e0a      	cmp	r6, #10
 800369a:	d1df      	bne.n	800365c <__swbuf_r+0x2e>
 800369c:	4621      	mov	r1, r4
 800369e:	4628      	mov	r0, r5
 80036a0:	f000 fab0 	bl	8003c04 <_fflush_r>
 80036a4:	2800      	cmp	r0, #0
 80036a6:	d0d9      	beq.n	800365c <__swbuf_r+0x2e>
 80036a8:	e7d6      	b.n	8003658 <__swbuf_r+0x2a>
	...

080036ac <__swsetup_r>:
 80036ac:	b538      	push	{r3, r4, r5, lr}
 80036ae:	4b29      	ldr	r3, [pc, #164]	@ (8003754 <__swsetup_r+0xa8>)
 80036b0:	4605      	mov	r5, r0
 80036b2:	6818      	ldr	r0, [r3, #0]
 80036b4:	460c      	mov	r4, r1
 80036b6:	b118      	cbz	r0, 80036c0 <__swsetup_r+0x14>
 80036b8:	6a03      	ldr	r3, [r0, #32]
 80036ba:	b90b      	cbnz	r3, 80036c0 <__swsetup_r+0x14>
 80036bc:	f7ff fee0 	bl	8003480 <__sinit>
 80036c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80036c4:	0719      	lsls	r1, r3, #28
 80036c6:	d422      	bmi.n	800370e <__swsetup_r+0x62>
 80036c8:	06da      	lsls	r2, r3, #27
 80036ca:	d407      	bmi.n	80036dc <__swsetup_r+0x30>
 80036cc:	2209      	movs	r2, #9
 80036ce:	602a      	str	r2, [r5, #0]
 80036d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80036d4:	81a3      	strh	r3, [r4, #12]
 80036d6:	f04f 30ff 	mov.w	r0, #4294967295
 80036da:	e033      	b.n	8003744 <__swsetup_r+0x98>
 80036dc:	0758      	lsls	r0, r3, #29
 80036de:	d512      	bpl.n	8003706 <__swsetup_r+0x5a>
 80036e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80036e2:	b141      	cbz	r1, 80036f6 <__swsetup_r+0x4a>
 80036e4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80036e8:	4299      	cmp	r1, r3
 80036ea:	d002      	beq.n	80036f2 <__swsetup_r+0x46>
 80036ec:	4628      	mov	r0, r5
 80036ee:	f000 f90d 	bl	800390c <_free_r>
 80036f2:	2300      	movs	r3, #0
 80036f4:	6363      	str	r3, [r4, #52]	@ 0x34
 80036f6:	89a3      	ldrh	r3, [r4, #12]
 80036f8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80036fc:	81a3      	strh	r3, [r4, #12]
 80036fe:	2300      	movs	r3, #0
 8003700:	6063      	str	r3, [r4, #4]
 8003702:	6923      	ldr	r3, [r4, #16]
 8003704:	6023      	str	r3, [r4, #0]
 8003706:	89a3      	ldrh	r3, [r4, #12]
 8003708:	f043 0308 	orr.w	r3, r3, #8
 800370c:	81a3      	strh	r3, [r4, #12]
 800370e:	6923      	ldr	r3, [r4, #16]
 8003710:	b94b      	cbnz	r3, 8003726 <__swsetup_r+0x7a>
 8003712:	89a3      	ldrh	r3, [r4, #12]
 8003714:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003718:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800371c:	d003      	beq.n	8003726 <__swsetup_r+0x7a>
 800371e:	4621      	mov	r1, r4
 8003720:	4628      	mov	r0, r5
 8003722:	f000 fabd 	bl	8003ca0 <__smakebuf_r>
 8003726:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800372a:	f013 0201 	ands.w	r2, r3, #1
 800372e:	d00a      	beq.n	8003746 <__swsetup_r+0x9a>
 8003730:	2200      	movs	r2, #0
 8003732:	60a2      	str	r2, [r4, #8]
 8003734:	6962      	ldr	r2, [r4, #20]
 8003736:	4252      	negs	r2, r2
 8003738:	61a2      	str	r2, [r4, #24]
 800373a:	6922      	ldr	r2, [r4, #16]
 800373c:	b942      	cbnz	r2, 8003750 <__swsetup_r+0xa4>
 800373e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003742:	d1c5      	bne.n	80036d0 <__swsetup_r+0x24>
 8003744:	bd38      	pop	{r3, r4, r5, pc}
 8003746:	0799      	lsls	r1, r3, #30
 8003748:	bf58      	it	pl
 800374a:	6962      	ldrpl	r2, [r4, #20]
 800374c:	60a2      	str	r2, [r4, #8]
 800374e:	e7f4      	b.n	800373a <__swsetup_r+0x8e>
 8003750:	2000      	movs	r0, #0
 8003752:	e7f7      	b.n	8003744 <__swsetup_r+0x98>
 8003754:	20000018 	.word	0x20000018

08003758 <memset>:
 8003758:	4402      	add	r2, r0
 800375a:	4603      	mov	r3, r0
 800375c:	4293      	cmp	r3, r2
 800375e:	d100      	bne.n	8003762 <memset+0xa>
 8003760:	4770      	bx	lr
 8003762:	f803 1b01 	strb.w	r1, [r3], #1
 8003766:	e7f9      	b.n	800375c <memset+0x4>

08003768 <_close_r>:
 8003768:	b538      	push	{r3, r4, r5, lr}
 800376a:	4d06      	ldr	r5, [pc, #24]	@ (8003784 <_close_r+0x1c>)
 800376c:	2300      	movs	r3, #0
 800376e:	4604      	mov	r4, r0
 8003770:	4608      	mov	r0, r1
 8003772:	602b      	str	r3, [r5, #0]
 8003774:	f7fc fe0d 	bl	8000392 <_close>
 8003778:	1c43      	adds	r3, r0, #1
 800377a:	d102      	bne.n	8003782 <_close_r+0x1a>
 800377c:	682b      	ldr	r3, [r5, #0]
 800377e:	b103      	cbz	r3, 8003782 <_close_r+0x1a>
 8003780:	6023      	str	r3, [r4, #0]
 8003782:	bd38      	pop	{r3, r4, r5, pc}
 8003784:	20005904 	.word	0x20005904

08003788 <_reclaim_reent>:
 8003788:	4b2d      	ldr	r3, [pc, #180]	@ (8003840 <_reclaim_reent+0xb8>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4283      	cmp	r3, r0
 800378e:	b570      	push	{r4, r5, r6, lr}
 8003790:	4604      	mov	r4, r0
 8003792:	d053      	beq.n	800383c <_reclaim_reent+0xb4>
 8003794:	69c3      	ldr	r3, [r0, #28]
 8003796:	b31b      	cbz	r3, 80037e0 <_reclaim_reent+0x58>
 8003798:	68db      	ldr	r3, [r3, #12]
 800379a:	b163      	cbz	r3, 80037b6 <_reclaim_reent+0x2e>
 800379c:	2500      	movs	r5, #0
 800379e:	69e3      	ldr	r3, [r4, #28]
 80037a0:	68db      	ldr	r3, [r3, #12]
 80037a2:	5959      	ldr	r1, [r3, r5]
 80037a4:	b9b1      	cbnz	r1, 80037d4 <_reclaim_reent+0x4c>
 80037a6:	3504      	adds	r5, #4
 80037a8:	2d80      	cmp	r5, #128	@ 0x80
 80037aa:	d1f8      	bne.n	800379e <_reclaim_reent+0x16>
 80037ac:	69e3      	ldr	r3, [r4, #28]
 80037ae:	4620      	mov	r0, r4
 80037b0:	68d9      	ldr	r1, [r3, #12]
 80037b2:	f000 f8ab 	bl	800390c <_free_r>
 80037b6:	69e3      	ldr	r3, [r4, #28]
 80037b8:	6819      	ldr	r1, [r3, #0]
 80037ba:	b111      	cbz	r1, 80037c2 <_reclaim_reent+0x3a>
 80037bc:	4620      	mov	r0, r4
 80037be:	f000 f8a5 	bl	800390c <_free_r>
 80037c2:	69e3      	ldr	r3, [r4, #28]
 80037c4:	689d      	ldr	r5, [r3, #8]
 80037c6:	b15d      	cbz	r5, 80037e0 <_reclaim_reent+0x58>
 80037c8:	4629      	mov	r1, r5
 80037ca:	4620      	mov	r0, r4
 80037cc:	682d      	ldr	r5, [r5, #0]
 80037ce:	f000 f89d 	bl	800390c <_free_r>
 80037d2:	e7f8      	b.n	80037c6 <_reclaim_reent+0x3e>
 80037d4:	680e      	ldr	r6, [r1, #0]
 80037d6:	4620      	mov	r0, r4
 80037d8:	f000 f898 	bl	800390c <_free_r>
 80037dc:	4631      	mov	r1, r6
 80037de:	e7e1      	b.n	80037a4 <_reclaim_reent+0x1c>
 80037e0:	6961      	ldr	r1, [r4, #20]
 80037e2:	b111      	cbz	r1, 80037ea <_reclaim_reent+0x62>
 80037e4:	4620      	mov	r0, r4
 80037e6:	f000 f891 	bl	800390c <_free_r>
 80037ea:	69e1      	ldr	r1, [r4, #28]
 80037ec:	b111      	cbz	r1, 80037f4 <_reclaim_reent+0x6c>
 80037ee:	4620      	mov	r0, r4
 80037f0:	f000 f88c 	bl	800390c <_free_r>
 80037f4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80037f6:	b111      	cbz	r1, 80037fe <_reclaim_reent+0x76>
 80037f8:	4620      	mov	r0, r4
 80037fa:	f000 f887 	bl	800390c <_free_r>
 80037fe:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003800:	b111      	cbz	r1, 8003808 <_reclaim_reent+0x80>
 8003802:	4620      	mov	r0, r4
 8003804:	f000 f882 	bl	800390c <_free_r>
 8003808:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800380a:	b111      	cbz	r1, 8003812 <_reclaim_reent+0x8a>
 800380c:	4620      	mov	r0, r4
 800380e:	f000 f87d 	bl	800390c <_free_r>
 8003812:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8003814:	b111      	cbz	r1, 800381c <_reclaim_reent+0x94>
 8003816:	4620      	mov	r0, r4
 8003818:	f000 f878 	bl	800390c <_free_r>
 800381c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800381e:	b111      	cbz	r1, 8003826 <_reclaim_reent+0x9e>
 8003820:	4620      	mov	r0, r4
 8003822:	f000 f873 	bl	800390c <_free_r>
 8003826:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8003828:	b111      	cbz	r1, 8003830 <_reclaim_reent+0xa8>
 800382a:	4620      	mov	r0, r4
 800382c:	f000 f86e 	bl	800390c <_free_r>
 8003830:	6a23      	ldr	r3, [r4, #32]
 8003832:	b11b      	cbz	r3, 800383c <_reclaim_reent+0xb4>
 8003834:	4620      	mov	r0, r4
 8003836:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800383a:	4718      	bx	r3
 800383c:	bd70      	pop	{r4, r5, r6, pc}
 800383e:	bf00      	nop
 8003840:	20000018 	.word	0x20000018

08003844 <_lseek_r>:
 8003844:	b538      	push	{r3, r4, r5, lr}
 8003846:	4d07      	ldr	r5, [pc, #28]	@ (8003864 <_lseek_r+0x20>)
 8003848:	4604      	mov	r4, r0
 800384a:	4608      	mov	r0, r1
 800384c:	4611      	mov	r1, r2
 800384e:	2200      	movs	r2, #0
 8003850:	602a      	str	r2, [r5, #0]
 8003852:	461a      	mov	r2, r3
 8003854:	f7fc fdc4 	bl	80003e0 <_lseek>
 8003858:	1c43      	adds	r3, r0, #1
 800385a:	d102      	bne.n	8003862 <_lseek_r+0x1e>
 800385c:	682b      	ldr	r3, [r5, #0]
 800385e:	b103      	cbz	r3, 8003862 <_lseek_r+0x1e>
 8003860:	6023      	str	r3, [r4, #0]
 8003862:	bd38      	pop	{r3, r4, r5, pc}
 8003864:	20005904 	.word	0x20005904

08003868 <_read_r>:
 8003868:	b538      	push	{r3, r4, r5, lr}
 800386a:	4d07      	ldr	r5, [pc, #28]	@ (8003888 <_read_r+0x20>)
 800386c:	4604      	mov	r4, r0
 800386e:	4608      	mov	r0, r1
 8003870:	4611      	mov	r1, r2
 8003872:	2200      	movs	r2, #0
 8003874:	602a      	str	r2, [r5, #0]
 8003876:	461a      	mov	r2, r3
 8003878:	f7fc fd52 	bl	8000320 <_read>
 800387c:	1c43      	adds	r3, r0, #1
 800387e:	d102      	bne.n	8003886 <_read_r+0x1e>
 8003880:	682b      	ldr	r3, [r5, #0]
 8003882:	b103      	cbz	r3, 8003886 <_read_r+0x1e>
 8003884:	6023      	str	r3, [r4, #0]
 8003886:	bd38      	pop	{r3, r4, r5, pc}
 8003888:	20005904 	.word	0x20005904

0800388c <_write_r>:
 800388c:	b538      	push	{r3, r4, r5, lr}
 800388e:	4d07      	ldr	r5, [pc, #28]	@ (80038ac <_write_r+0x20>)
 8003890:	4604      	mov	r4, r0
 8003892:	4608      	mov	r0, r1
 8003894:	4611      	mov	r1, r2
 8003896:	2200      	movs	r2, #0
 8003898:	602a      	str	r2, [r5, #0]
 800389a:	461a      	mov	r2, r3
 800389c:	f7fc fd5d 	bl	800035a <_write>
 80038a0:	1c43      	adds	r3, r0, #1
 80038a2:	d102      	bne.n	80038aa <_write_r+0x1e>
 80038a4:	682b      	ldr	r3, [r5, #0]
 80038a6:	b103      	cbz	r3, 80038aa <_write_r+0x1e>
 80038a8:	6023      	str	r3, [r4, #0]
 80038aa:	bd38      	pop	{r3, r4, r5, pc}
 80038ac:	20005904 	.word	0x20005904

080038b0 <__errno>:
 80038b0:	4b01      	ldr	r3, [pc, #4]	@ (80038b8 <__errno+0x8>)
 80038b2:	6818      	ldr	r0, [r3, #0]
 80038b4:	4770      	bx	lr
 80038b6:	bf00      	nop
 80038b8:	20000018 	.word	0x20000018

080038bc <__libc_init_array>:
 80038bc:	b570      	push	{r4, r5, r6, lr}
 80038be:	4d0d      	ldr	r5, [pc, #52]	@ (80038f4 <__libc_init_array+0x38>)
 80038c0:	4c0d      	ldr	r4, [pc, #52]	@ (80038f8 <__libc_init_array+0x3c>)
 80038c2:	1b64      	subs	r4, r4, r5
 80038c4:	10a4      	asrs	r4, r4, #2
 80038c6:	2600      	movs	r6, #0
 80038c8:	42a6      	cmp	r6, r4
 80038ca:	d109      	bne.n	80038e0 <__libc_init_array+0x24>
 80038cc:	4d0b      	ldr	r5, [pc, #44]	@ (80038fc <__libc_init_array+0x40>)
 80038ce:	4c0c      	ldr	r4, [pc, #48]	@ (8003900 <__libc_init_array+0x44>)
 80038d0:	f000 fa54 	bl	8003d7c <_init>
 80038d4:	1b64      	subs	r4, r4, r5
 80038d6:	10a4      	asrs	r4, r4, #2
 80038d8:	2600      	movs	r6, #0
 80038da:	42a6      	cmp	r6, r4
 80038dc:	d105      	bne.n	80038ea <__libc_init_array+0x2e>
 80038de:	bd70      	pop	{r4, r5, r6, pc}
 80038e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80038e4:	4798      	blx	r3
 80038e6:	3601      	adds	r6, #1
 80038e8:	e7ee      	b.n	80038c8 <__libc_init_array+0xc>
 80038ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80038ee:	4798      	blx	r3
 80038f0:	3601      	adds	r6, #1
 80038f2:	e7f2      	b.n	80038da <__libc_init_array+0x1e>
 80038f4:	08004538 	.word	0x08004538
 80038f8:	08004538 	.word	0x08004538
 80038fc:	08004538 	.word	0x08004538
 8003900:	0800453c 	.word	0x0800453c

08003904 <__retarget_lock_init_recursive>:
 8003904:	4770      	bx	lr

08003906 <__retarget_lock_acquire_recursive>:
 8003906:	4770      	bx	lr

08003908 <__retarget_lock_release_recursive>:
 8003908:	4770      	bx	lr
	...

0800390c <_free_r>:
 800390c:	b538      	push	{r3, r4, r5, lr}
 800390e:	4605      	mov	r5, r0
 8003910:	2900      	cmp	r1, #0
 8003912:	d041      	beq.n	8003998 <_free_r+0x8c>
 8003914:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003918:	1f0c      	subs	r4, r1, #4
 800391a:	2b00      	cmp	r3, #0
 800391c:	bfb8      	it	lt
 800391e:	18e4      	addlt	r4, r4, r3
 8003920:	f000 f8e0 	bl	8003ae4 <__malloc_lock>
 8003924:	4a1d      	ldr	r2, [pc, #116]	@ (800399c <_free_r+0x90>)
 8003926:	6813      	ldr	r3, [r2, #0]
 8003928:	b933      	cbnz	r3, 8003938 <_free_r+0x2c>
 800392a:	6063      	str	r3, [r4, #4]
 800392c:	6014      	str	r4, [r2, #0]
 800392e:	4628      	mov	r0, r5
 8003930:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003934:	f000 b8dc 	b.w	8003af0 <__malloc_unlock>
 8003938:	42a3      	cmp	r3, r4
 800393a:	d908      	bls.n	800394e <_free_r+0x42>
 800393c:	6820      	ldr	r0, [r4, #0]
 800393e:	1821      	adds	r1, r4, r0
 8003940:	428b      	cmp	r3, r1
 8003942:	bf01      	itttt	eq
 8003944:	6819      	ldreq	r1, [r3, #0]
 8003946:	685b      	ldreq	r3, [r3, #4]
 8003948:	1809      	addeq	r1, r1, r0
 800394a:	6021      	streq	r1, [r4, #0]
 800394c:	e7ed      	b.n	800392a <_free_r+0x1e>
 800394e:	461a      	mov	r2, r3
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	b10b      	cbz	r3, 8003958 <_free_r+0x4c>
 8003954:	42a3      	cmp	r3, r4
 8003956:	d9fa      	bls.n	800394e <_free_r+0x42>
 8003958:	6811      	ldr	r1, [r2, #0]
 800395a:	1850      	adds	r0, r2, r1
 800395c:	42a0      	cmp	r0, r4
 800395e:	d10b      	bne.n	8003978 <_free_r+0x6c>
 8003960:	6820      	ldr	r0, [r4, #0]
 8003962:	4401      	add	r1, r0
 8003964:	1850      	adds	r0, r2, r1
 8003966:	4283      	cmp	r3, r0
 8003968:	6011      	str	r1, [r2, #0]
 800396a:	d1e0      	bne.n	800392e <_free_r+0x22>
 800396c:	6818      	ldr	r0, [r3, #0]
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	6053      	str	r3, [r2, #4]
 8003972:	4408      	add	r0, r1
 8003974:	6010      	str	r0, [r2, #0]
 8003976:	e7da      	b.n	800392e <_free_r+0x22>
 8003978:	d902      	bls.n	8003980 <_free_r+0x74>
 800397a:	230c      	movs	r3, #12
 800397c:	602b      	str	r3, [r5, #0]
 800397e:	e7d6      	b.n	800392e <_free_r+0x22>
 8003980:	6820      	ldr	r0, [r4, #0]
 8003982:	1821      	adds	r1, r4, r0
 8003984:	428b      	cmp	r3, r1
 8003986:	bf04      	itt	eq
 8003988:	6819      	ldreq	r1, [r3, #0]
 800398a:	685b      	ldreq	r3, [r3, #4]
 800398c:	6063      	str	r3, [r4, #4]
 800398e:	bf04      	itt	eq
 8003990:	1809      	addeq	r1, r1, r0
 8003992:	6021      	streq	r1, [r4, #0]
 8003994:	6054      	str	r4, [r2, #4]
 8003996:	e7ca      	b.n	800392e <_free_r+0x22>
 8003998:	bd38      	pop	{r3, r4, r5, pc}
 800399a:	bf00      	nop
 800399c:	20005910 	.word	0x20005910

080039a0 <sbrk_aligned>:
 80039a0:	b570      	push	{r4, r5, r6, lr}
 80039a2:	4e0f      	ldr	r6, [pc, #60]	@ (80039e0 <sbrk_aligned+0x40>)
 80039a4:	460c      	mov	r4, r1
 80039a6:	6831      	ldr	r1, [r6, #0]
 80039a8:	4605      	mov	r5, r0
 80039aa:	b911      	cbnz	r1, 80039b2 <sbrk_aligned+0x12>
 80039ac:	f000 f9d6 	bl	8003d5c <_sbrk_r>
 80039b0:	6030      	str	r0, [r6, #0]
 80039b2:	4621      	mov	r1, r4
 80039b4:	4628      	mov	r0, r5
 80039b6:	f000 f9d1 	bl	8003d5c <_sbrk_r>
 80039ba:	1c43      	adds	r3, r0, #1
 80039bc:	d103      	bne.n	80039c6 <sbrk_aligned+0x26>
 80039be:	f04f 34ff 	mov.w	r4, #4294967295
 80039c2:	4620      	mov	r0, r4
 80039c4:	bd70      	pop	{r4, r5, r6, pc}
 80039c6:	1cc4      	adds	r4, r0, #3
 80039c8:	f024 0403 	bic.w	r4, r4, #3
 80039cc:	42a0      	cmp	r0, r4
 80039ce:	d0f8      	beq.n	80039c2 <sbrk_aligned+0x22>
 80039d0:	1a21      	subs	r1, r4, r0
 80039d2:	4628      	mov	r0, r5
 80039d4:	f000 f9c2 	bl	8003d5c <_sbrk_r>
 80039d8:	3001      	adds	r0, #1
 80039da:	d1f2      	bne.n	80039c2 <sbrk_aligned+0x22>
 80039dc:	e7ef      	b.n	80039be <sbrk_aligned+0x1e>
 80039de:	bf00      	nop
 80039e0:	2000590c 	.word	0x2000590c

080039e4 <_malloc_r>:
 80039e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80039e8:	1ccd      	adds	r5, r1, #3
 80039ea:	f025 0503 	bic.w	r5, r5, #3
 80039ee:	3508      	adds	r5, #8
 80039f0:	2d0c      	cmp	r5, #12
 80039f2:	bf38      	it	cc
 80039f4:	250c      	movcc	r5, #12
 80039f6:	2d00      	cmp	r5, #0
 80039f8:	4606      	mov	r6, r0
 80039fa:	db01      	blt.n	8003a00 <_malloc_r+0x1c>
 80039fc:	42a9      	cmp	r1, r5
 80039fe:	d904      	bls.n	8003a0a <_malloc_r+0x26>
 8003a00:	230c      	movs	r3, #12
 8003a02:	6033      	str	r3, [r6, #0]
 8003a04:	2000      	movs	r0, #0
 8003a06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003a0a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003ae0 <_malloc_r+0xfc>
 8003a0e:	f000 f869 	bl	8003ae4 <__malloc_lock>
 8003a12:	f8d8 3000 	ldr.w	r3, [r8]
 8003a16:	461c      	mov	r4, r3
 8003a18:	bb44      	cbnz	r4, 8003a6c <_malloc_r+0x88>
 8003a1a:	4629      	mov	r1, r5
 8003a1c:	4630      	mov	r0, r6
 8003a1e:	f7ff ffbf 	bl	80039a0 <sbrk_aligned>
 8003a22:	1c43      	adds	r3, r0, #1
 8003a24:	4604      	mov	r4, r0
 8003a26:	d158      	bne.n	8003ada <_malloc_r+0xf6>
 8003a28:	f8d8 4000 	ldr.w	r4, [r8]
 8003a2c:	4627      	mov	r7, r4
 8003a2e:	2f00      	cmp	r7, #0
 8003a30:	d143      	bne.n	8003aba <_malloc_r+0xd6>
 8003a32:	2c00      	cmp	r4, #0
 8003a34:	d04b      	beq.n	8003ace <_malloc_r+0xea>
 8003a36:	6823      	ldr	r3, [r4, #0]
 8003a38:	4639      	mov	r1, r7
 8003a3a:	4630      	mov	r0, r6
 8003a3c:	eb04 0903 	add.w	r9, r4, r3
 8003a40:	f000 f98c 	bl	8003d5c <_sbrk_r>
 8003a44:	4581      	cmp	r9, r0
 8003a46:	d142      	bne.n	8003ace <_malloc_r+0xea>
 8003a48:	6821      	ldr	r1, [r4, #0]
 8003a4a:	1a6d      	subs	r5, r5, r1
 8003a4c:	4629      	mov	r1, r5
 8003a4e:	4630      	mov	r0, r6
 8003a50:	f7ff ffa6 	bl	80039a0 <sbrk_aligned>
 8003a54:	3001      	adds	r0, #1
 8003a56:	d03a      	beq.n	8003ace <_malloc_r+0xea>
 8003a58:	6823      	ldr	r3, [r4, #0]
 8003a5a:	442b      	add	r3, r5
 8003a5c:	6023      	str	r3, [r4, #0]
 8003a5e:	f8d8 3000 	ldr.w	r3, [r8]
 8003a62:	685a      	ldr	r2, [r3, #4]
 8003a64:	bb62      	cbnz	r2, 8003ac0 <_malloc_r+0xdc>
 8003a66:	f8c8 7000 	str.w	r7, [r8]
 8003a6a:	e00f      	b.n	8003a8c <_malloc_r+0xa8>
 8003a6c:	6822      	ldr	r2, [r4, #0]
 8003a6e:	1b52      	subs	r2, r2, r5
 8003a70:	d420      	bmi.n	8003ab4 <_malloc_r+0xd0>
 8003a72:	2a0b      	cmp	r2, #11
 8003a74:	d917      	bls.n	8003aa6 <_malloc_r+0xc2>
 8003a76:	1961      	adds	r1, r4, r5
 8003a78:	42a3      	cmp	r3, r4
 8003a7a:	6025      	str	r5, [r4, #0]
 8003a7c:	bf18      	it	ne
 8003a7e:	6059      	strne	r1, [r3, #4]
 8003a80:	6863      	ldr	r3, [r4, #4]
 8003a82:	bf08      	it	eq
 8003a84:	f8c8 1000 	streq.w	r1, [r8]
 8003a88:	5162      	str	r2, [r4, r5]
 8003a8a:	604b      	str	r3, [r1, #4]
 8003a8c:	4630      	mov	r0, r6
 8003a8e:	f000 f82f 	bl	8003af0 <__malloc_unlock>
 8003a92:	f104 000b 	add.w	r0, r4, #11
 8003a96:	1d23      	adds	r3, r4, #4
 8003a98:	f020 0007 	bic.w	r0, r0, #7
 8003a9c:	1ac2      	subs	r2, r0, r3
 8003a9e:	bf1c      	itt	ne
 8003aa0:	1a1b      	subne	r3, r3, r0
 8003aa2:	50a3      	strne	r3, [r4, r2]
 8003aa4:	e7af      	b.n	8003a06 <_malloc_r+0x22>
 8003aa6:	6862      	ldr	r2, [r4, #4]
 8003aa8:	42a3      	cmp	r3, r4
 8003aaa:	bf0c      	ite	eq
 8003aac:	f8c8 2000 	streq.w	r2, [r8]
 8003ab0:	605a      	strne	r2, [r3, #4]
 8003ab2:	e7eb      	b.n	8003a8c <_malloc_r+0xa8>
 8003ab4:	4623      	mov	r3, r4
 8003ab6:	6864      	ldr	r4, [r4, #4]
 8003ab8:	e7ae      	b.n	8003a18 <_malloc_r+0x34>
 8003aba:	463c      	mov	r4, r7
 8003abc:	687f      	ldr	r7, [r7, #4]
 8003abe:	e7b6      	b.n	8003a2e <_malloc_r+0x4a>
 8003ac0:	461a      	mov	r2, r3
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	42a3      	cmp	r3, r4
 8003ac6:	d1fb      	bne.n	8003ac0 <_malloc_r+0xdc>
 8003ac8:	2300      	movs	r3, #0
 8003aca:	6053      	str	r3, [r2, #4]
 8003acc:	e7de      	b.n	8003a8c <_malloc_r+0xa8>
 8003ace:	230c      	movs	r3, #12
 8003ad0:	6033      	str	r3, [r6, #0]
 8003ad2:	4630      	mov	r0, r6
 8003ad4:	f000 f80c 	bl	8003af0 <__malloc_unlock>
 8003ad8:	e794      	b.n	8003a04 <_malloc_r+0x20>
 8003ada:	6005      	str	r5, [r0, #0]
 8003adc:	e7d6      	b.n	8003a8c <_malloc_r+0xa8>
 8003ade:	bf00      	nop
 8003ae0:	20005910 	.word	0x20005910

08003ae4 <__malloc_lock>:
 8003ae4:	4801      	ldr	r0, [pc, #4]	@ (8003aec <__malloc_lock+0x8>)
 8003ae6:	f7ff bf0e 	b.w	8003906 <__retarget_lock_acquire_recursive>
 8003aea:	bf00      	nop
 8003aec:	20005908 	.word	0x20005908

08003af0 <__malloc_unlock>:
 8003af0:	4801      	ldr	r0, [pc, #4]	@ (8003af8 <__malloc_unlock+0x8>)
 8003af2:	f7ff bf09 	b.w	8003908 <__retarget_lock_release_recursive>
 8003af6:	bf00      	nop
 8003af8:	20005908 	.word	0x20005908

08003afc <__sflush_r>:
 8003afc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003b00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b04:	0716      	lsls	r6, r2, #28
 8003b06:	4605      	mov	r5, r0
 8003b08:	460c      	mov	r4, r1
 8003b0a:	d454      	bmi.n	8003bb6 <__sflush_r+0xba>
 8003b0c:	684b      	ldr	r3, [r1, #4]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	dc02      	bgt.n	8003b18 <__sflush_r+0x1c>
 8003b12:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	dd48      	ble.n	8003baa <__sflush_r+0xae>
 8003b18:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003b1a:	2e00      	cmp	r6, #0
 8003b1c:	d045      	beq.n	8003baa <__sflush_r+0xae>
 8003b1e:	2300      	movs	r3, #0
 8003b20:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003b24:	682f      	ldr	r7, [r5, #0]
 8003b26:	6a21      	ldr	r1, [r4, #32]
 8003b28:	602b      	str	r3, [r5, #0]
 8003b2a:	d030      	beq.n	8003b8e <__sflush_r+0x92>
 8003b2c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003b2e:	89a3      	ldrh	r3, [r4, #12]
 8003b30:	0759      	lsls	r1, r3, #29
 8003b32:	d505      	bpl.n	8003b40 <__sflush_r+0x44>
 8003b34:	6863      	ldr	r3, [r4, #4]
 8003b36:	1ad2      	subs	r2, r2, r3
 8003b38:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003b3a:	b10b      	cbz	r3, 8003b40 <__sflush_r+0x44>
 8003b3c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003b3e:	1ad2      	subs	r2, r2, r3
 8003b40:	2300      	movs	r3, #0
 8003b42:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003b44:	6a21      	ldr	r1, [r4, #32]
 8003b46:	4628      	mov	r0, r5
 8003b48:	47b0      	blx	r6
 8003b4a:	1c43      	adds	r3, r0, #1
 8003b4c:	89a3      	ldrh	r3, [r4, #12]
 8003b4e:	d106      	bne.n	8003b5e <__sflush_r+0x62>
 8003b50:	6829      	ldr	r1, [r5, #0]
 8003b52:	291d      	cmp	r1, #29
 8003b54:	d82b      	bhi.n	8003bae <__sflush_r+0xb2>
 8003b56:	4a2a      	ldr	r2, [pc, #168]	@ (8003c00 <__sflush_r+0x104>)
 8003b58:	40ca      	lsrs	r2, r1
 8003b5a:	07d6      	lsls	r6, r2, #31
 8003b5c:	d527      	bpl.n	8003bae <__sflush_r+0xb2>
 8003b5e:	2200      	movs	r2, #0
 8003b60:	6062      	str	r2, [r4, #4]
 8003b62:	04d9      	lsls	r1, r3, #19
 8003b64:	6922      	ldr	r2, [r4, #16]
 8003b66:	6022      	str	r2, [r4, #0]
 8003b68:	d504      	bpl.n	8003b74 <__sflush_r+0x78>
 8003b6a:	1c42      	adds	r2, r0, #1
 8003b6c:	d101      	bne.n	8003b72 <__sflush_r+0x76>
 8003b6e:	682b      	ldr	r3, [r5, #0]
 8003b70:	b903      	cbnz	r3, 8003b74 <__sflush_r+0x78>
 8003b72:	6560      	str	r0, [r4, #84]	@ 0x54
 8003b74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003b76:	602f      	str	r7, [r5, #0]
 8003b78:	b1b9      	cbz	r1, 8003baa <__sflush_r+0xae>
 8003b7a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003b7e:	4299      	cmp	r1, r3
 8003b80:	d002      	beq.n	8003b88 <__sflush_r+0x8c>
 8003b82:	4628      	mov	r0, r5
 8003b84:	f7ff fec2 	bl	800390c <_free_r>
 8003b88:	2300      	movs	r3, #0
 8003b8a:	6363      	str	r3, [r4, #52]	@ 0x34
 8003b8c:	e00d      	b.n	8003baa <__sflush_r+0xae>
 8003b8e:	2301      	movs	r3, #1
 8003b90:	4628      	mov	r0, r5
 8003b92:	47b0      	blx	r6
 8003b94:	4602      	mov	r2, r0
 8003b96:	1c50      	adds	r0, r2, #1
 8003b98:	d1c9      	bne.n	8003b2e <__sflush_r+0x32>
 8003b9a:	682b      	ldr	r3, [r5, #0]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d0c6      	beq.n	8003b2e <__sflush_r+0x32>
 8003ba0:	2b1d      	cmp	r3, #29
 8003ba2:	d001      	beq.n	8003ba8 <__sflush_r+0xac>
 8003ba4:	2b16      	cmp	r3, #22
 8003ba6:	d11e      	bne.n	8003be6 <__sflush_r+0xea>
 8003ba8:	602f      	str	r7, [r5, #0]
 8003baa:	2000      	movs	r0, #0
 8003bac:	e022      	b.n	8003bf4 <__sflush_r+0xf8>
 8003bae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003bb2:	b21b      	sxth	r3, r3
 8003bb4:	e01b      	b.n	8003bee <__sflush_r+0xf2>
 8003bb6:	690f      	ldr	r7, [r1, #16]
 8003bb8:	2f00      	cmp	r7, #0
 8003bba:	d0f6      	beq.n	8003baa <__sflush_r+0xae>
 8003bbc:	0793      	lsls	r3, r2, #30
 8003bbe:	680e      	ldr	r6, [r1, #0]
 8003bc0:	bf08      	it	eq
 8003bc2:	694b      	ldreq	r3, [r1, #20]
 8003bc4:	600f      	str	r7, [r1, #0]
 8003bc6:	bf18      	it	ne
 8003bc8:	2300      	movne	r3, #0
 8003bca:	eba6 0807 	sub.w	r8, r6, r7
 8003bce:	608b      	str	r3, [r1, #8]
 8003bd0:	f1b8 0f00 	cmp.w	r8, #0
 8003bd4:	dde9      	ble.n	8003baa <__sflush_r+0xae>
 8003bd6:	6a21      	ldr	r1, [r4, #32]
 8003bd8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003bda:	4643      	mov	r3, r8
 8003bdc:	463a      	mov	r2, r7
 8003bde:	4628      	mov	r0, r5
 8003be0:	47b0      	blx	r6
 8003be2:	2800      	cmp	r0, #0
 8003be4:	dc08      	bgt.n	8003bf8 <__sflush_r+0xfc>
 8003be6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003bea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003bee:	81a3      	strh	r3, [r4, #12]
 8003bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8003bf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003bf8:	4407      	add	r7, r0
 8003bfa:	eba8 0800 	sub.w	r8, r8, r0
 8003bfe:	e7e7      	b.n	8003bd0 <__sflush_r+0xd4>
 8003c00:	20400001 	.word	0x20400001

08003c04 <_fflush_r>:
 8003c04:	b538      	push	{r3, r4, r5, lr}
 8003c06:	690b      	ldr	r3, [r1, #16]
 8003c08:	4605      	mov	r5, r0
 8003c0a:	460c      	mov	r4, r1
 8003c0c:	b913      	cbnz	r3, 8003c14 <_fflush_r+0x10>
 8003c0e:	2500      	movs	r5, #0
 8003c10:	4628      	mov	r0, r5
 8003c12:	bd38      	pop	{r3, r4, r5, pc}
 8003c14:	b118      	cbz	r0, 8003c1e <_fflush_r+0x1a>
 8003c16:	6a03      	ldr	r3, [r0, #32]
 8003c18:	b90b      	cbnz	r3, 8003c1e <_fflush_r+0x1a>
 8003c1a:	f7ff fc31 	bl	8003480 <__sinit>
 8003c1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d0f3      	beq.n	8003c0e <_fflush_r+0xa>
 8003c26:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003c28:	07d0      	lsls	r0, r2, #31
 8003c2a:	d404      	bmi.n	8003c36 <_fflush_r+0x32>
 8003c2c:	0599      	lsls	r1, r3, #22
 8003c2e:	d402      	bmi.n	8003c36 <_fflush_r+0x32>
 8003c30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003c32:	f7ff fe68 	bl	8003906 <__retarget_lock_acquire_recursive>
 8003c36:	4628      	mov	r0, r5
 8003c38:	4621      	mov	r1, r4
 8003c3a:	f7ff ff5f 	bl	8003afc <__sflush_r>
 8003c3e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003c40:	07da      	lsls	r2, r3, #31
 8003c42:	4605      	mov	r5, r0
 8003c44:	d4e4      	bmi.n	8003c10 <_fflush_r+0xc>
 8003c46:	89a3      	ldrh	r3, [r4, #12]
 8003c48:	059b      	lsls	r3, r3, #22
 8003c4a:	d4e1      	bmi.n	8003c10 <_fflush_r+0xc>
 8003c4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003c4e:	f7ff fe5b 	bl	8003908 <__retarget_lock_release_recursive>
 8003c52:	e7dd      	b.n	8003c10 <_fflush_r+0xc>

08003c54 <__swhatbuf_r>:
 8003c54:	b570      	push	{r4, r5, r6, lr}
 8003c56:	460c      	mov	r4, r1
 8003c58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c5c:	2900      	cmp	r1, #0
 8003c5e:	b096      	sub	sp, #88	@ 0x58
 8003c60:	4615      	mov	r5, r2
 8003c62:	461e      	mov	r6, r3
 8003c64:	da0d      	bge.n	8003c82 <__swhatbuf_r+0x2e>
 8003c66:	89a3      	ldrh	r3, [r4, #12]
 8003c68:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003c6c:	f04f 0100 	mov.w	r1, #0
 8003c70:	bf14      	ite	ne
 8003c72:	2340      	movne	r3, #64	@ 0x40
 8003c74:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003c78:	2000      	movs	r0, #0
 8003c7a:	6031      	str	r1, [r6, #0]
 8003c7c:	602b      	str	r3, [r5, #0]
 8003c7e:	b016      	add	sp, #88	@ 0x58
 8003c80:	bd70      	pop	{r4, r5, r6, pc}
 8003c82:	466a      	mov	r2, sp
 8003c84:	f000 f848 	bl	8003d18 <_fstat_r>
 8003c88:	2800      	cmp	r0, #0
 8003c8a:	dbec      	blt.n	8003c66 <__swhatbuf_r+0x12>
 8003c8c:	9901      	ldr	r1, [sp, #4]
 8003c8e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003c92:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003c96:	4259      	negs	r1, r3
 8003c98:	4159      	adcs	r1, r3
 8003c9a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003c9e:	e7eb      	b.n	8003c78 <__swhatbuf_r+0x24>

08003ca0 <__smakebuf_r>:
 8003ca0:	898b      	ldrh	r3, [r1, #12]
 8003ca2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003ca4:	079d      	lsls	r5, r3, #30
 8003ca6:	4606      	mov	r6, r0
 8003ca8:	460c      	mov	r4, r1
 8003caa:	d507      	bpl.n	8003cbc <__smakebuf_r+0x1c>
 8003cac:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003cb0:	6023      	str	r3, [r4, #0]
 8003cb2:	6123      	str	r3, [r4, #16]
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	6163      	str	r3, [r4, #20]
 8003cb8:	b003      	add	sp, #12
 8003cba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003cbc:	ab01      	add	r3, sp, #4
 8003cbe:	466a      	mov	r2, sp
 8003cc0:	f7ff ffc8 	bl	8003c54 <__swhatbuf_r>
 8003cc4:	9f00      	ldr	r7, [sp, #0]
 8003cc6:	4605      	mov	r5, r0
 8003cc8:	4639      	mov	r1, r7
 8003cca:	4630      	mov	r0, r6
 8003ccc:	f7ff fe8a 	bl	80039e4 <_malloc_r>
 8003cd0:	b948      	cbnz	r0, 8003ce6 <__smakebuf_r+0x46>
 8003cd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003cd6:	059a      	lsls	r2, r3, #22
 8003cd8:	d4ee      	bmi.n	8003cb8 <__smakebuf_r+0x18>
 8003cda:	f023 0303 	bic.w	r3, r3, #3
 8003cde:	f043 0302 	orr.w	r3, r3, #2
 8003ce2:	81a3      	strh	r3, [r4, #12]
 8003ce4:	e7e2      	b.n	8003cac <__smakebuf_r+0xc>
 8003ce6:	89a3      	ldrh	r3, [r4, #12]
 8003ce8:	6020      	str	r0, [r4, #0]
 8003cea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003cee:	81a3      	strh	r3, [r4, #12]
 8003cf0:	9b01      	ldr	r3, [sp, #4]
 8003cf2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003cf6:	b15b      	cbz	r3, 8003d10 <__smakebuf_r+0x70>
 8003cf8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003cfc:	4630      	mov	r0, r6
 8003cfe:	f000 f81d 	bl	8003d3c <_isatty_r>
 8003d02:	b128      	cbz	r0, 8003d10 <__smakebuf_r+0x70>
 8003d04:	89a3      	ldrh	r3, [r4, #12]
 8003d06:	f023 0303 	bic.w	r3, r3, #3
 8003d0a:	f043 0301 	orr.w	r3, r3, #1
 8003d0e:	81a3      	strh	r3, [r4, #12]
 8003d10:	89a3      	ldrh	r3, [r4, #12]
 8003d12:	431d      	orrs	r5, r3
 8003d14:	81a5      	strh	r5, [r4, #12]
 8003d16:	e7cf      	b.n	8003cb8 <__smakebuf_r+0x18>

08003d18 <_fstat_r>:
 8003d18:	b538      	push	{r3, r4, r5, lr}
 8003d1a:	4d07      	ldr	r5, [pc, #28]	@ (8003d38 <_fstat_r+0x20>)
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	4604      	mov	r4, r0
 8003d20:	4608      	mov	r0, r1
 8003d22:	4611      	mov	r1, r2
 8003d24:	602b      	str	r3, [r5, #0]
 8003d26:	f7fc fb40 	bl	80003aa <_fstat>
 8003d2a:	1c43      	adds	r3, r0, #1
 8003d2c:	d102      	bne.n	8003d34 <_fstat_r+0x1c>
 8003d2e:	682b      	ldr	r3, [r5, #0]
 8003d30:	b103      	cbz	r3, 8003d34 <_fstat_r+0x1c>
 8003d32:	6023      	str	r3, [r4, #0]
 8003d34:	bd38      	pop	{r3, r4, r5, pc}
 8003d36:	bf00      	nop
 8003d38:	20005904 	.word	0x20005904

08003d3c <_isatty_r>:
 8003d3c:	b538      	push	{r3, r4, r5, lr}
 8003d3e:	4d06      	ldr	r5, [pc, #24]	@ (8003d58 <_isatty_r+0x1c>)
 8003d40:	2300      	movs	r3, #0
 8003d42:	4604      	mov	r4, r0
 8003d44:	4608      	mov	r0, r1
 8003d46:	602b      	str	r3, [r5, #0]
 8003d48:	f7fc fb3f 	bl	80003ca <_isatty>
 8003d4c:	1c43      	adds	r3, r0, #1
 8003d4e:	d102      	bne.n	8003d56 <_isatty_r+0x1a>
 8003d50:	682b      	ldr	r3, [r5, #0]
 8003d52:	b103      	cbz	r3, 8003d56 <_isatty_r+0x1a>
 8003d54:	6023      	str	r3, [r4, #0]
 8003d56:	bd38      	pop	{r3, r4, r5, pc}
 8003d58:	20005904 	.word	0x20005904

08003d5c <_sbrk_r>:
 8003d5c:	b538      	push	{r3, r4, r5, lr}
 8003d5e:	4d06      	ldr	r5, [pc, #24]	@ (8003d78 <_sbrk_r+0x1c>)
 8003d60:	2300      	movs	r3, #0
 8003d62:	4604      	mov	r4, r0
 8003d64:	4608      	mov	r0, r1
 8003d66:	602b      	str	r3, [r5, #0]
 8003d68:	f7fc fb48 	bl	80003fc <_sbrk>
 8003d6c:	1c43      	adds	r3, r0, #1
 8003d6e:	d102      	bne.n	8003d76 <_sbrk_r+0x1a>
 8003d70:	682b      	ldr	r3, [r5, #0]
 8003d72:	b103      	cbz	r3, 8003d76 <_sbrk_r+0x1a>
 8003d74:	6023      	str	r3, [r4, #0]
 8003d76:	bd38      	pop	{r3, r4, r5, pc}
 8003d78:	20005904 	.word	0x20005904

08003d7c <_init>:
 8003d7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d7e:	bf00      	nop
 8003d80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d82:	bc08      	pop	{r3}
 8003d84:	469e      	mov	lr, r3
 8003d86:	4770      	bx	lr

08003d88 <_fini>:
 8003d88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d8a:	bf00      	nop
 8003d8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d8e:	bc08      	pop	{r3}
 8003d90:	469e      	mov	lr, r3
 8003d92:	4770      	bx	lr
