{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1476570180675 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476570180676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 15 18:23:00 2016 " "Processing started: Sat Oct 15 18:23:00 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476570180676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1476570180676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off clap -c clap " "Command: quartus_eda --read_settings_files=off --write_settings_files=off clap -c clap" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1476570180676 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clap_6_1200mv_85c_slow.vo /opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/quartus/simulation/modelsim/ simulation " "Generated file clap_6_1200mv_85c_slow.vo in folder \"/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1476570181066 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clap_6_1200mv_0c_slow.vo /opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/quartus/simulation/modelsim/ simulation " "Generated file clap_6_1200mv_0c_slow.vo in folder \"/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1476570181096 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clap_min_1200mv_0c_fast.vo /opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/quartus/simulation/modelsim/ simulation " "Generated file clap_min_1200mv_0c_fast.vo in folder \"/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1476570181126 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clap.vo /opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/quartus/simulation/modelsim/ simulation " "Generated file clap.vo in folder \"/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1476570181156 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clap_6_1200mv_85c_v_slow.sdo /opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/quartus/simulation/modelsim/ simulation " "Generated file clap_6_1200mv_85c_v_slow.sdo in folder \"/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1476570181185 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clap_6_1200mv_0c_v_slow.sdo /opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/quartus/simulation/modelsim/ simulation " "Generated file clap_6_1200mv_0c_v_slow.sdo in folder \"/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1476570181211 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clap_min_1200mv_0c_v_fast.sdo /opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/quartus/simulation/modelsim/ simulation " "Generated file clap_min_1200mv_0c_v_fast.sdo in folder \"/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1476570181236 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clap_v.sdo /opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/quartus/simulation/modelsim/ simulation " "Generated file clap_v.sdo in folder \"/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1476570181264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1316 " "Peak virtual memory: 1316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476570181290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 15 18:23:01 2016 " "Processing ended: Sat Oct 15 18:23:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476570181290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476570181290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476570181290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1476570181290 ""}
