{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570473420102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570473420118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 13:36:59 2019 " "Processing started: Mon Oct 07 13:36:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570473420118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570473420118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part1 -c Part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part1 -c Part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570473420118 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570473421493 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570473421493 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c Part1.v(82) " "Verilog HDL Declaration information at Part1.v(82): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "Part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part1/Part1.v" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570473433784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 4 4 " "Found 4 design units, including 4 entities, in source file part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Part1 " "Found entity 1: Part1" {  } { { "Part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part1/Part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570473433799 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder " "Found entity 2: decoder" {  } { { "Part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part1/Part1.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570473433799 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder " "Found entity 3: adder" {  } { { "Part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part1/Part1.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570473433799 ""} { "Info" "ISGN_ENTITY_NAME" "4 DFlipFlop " "Found entity 4: DFlipFlop" {  } { { "Part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part1/Part1.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570473433799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570473433799 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "q packed Part1.v(106) " "Verilog HDL Port Declaration warning at Part1.v(106): data type declaration for \"q\" declares packed dimensions but the port declaration declaration does not" {  } { { "Part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part1/Part1.v" 106 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1570473433799 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "q Part1.v(104) " "HDL info at Part1.v(104): see declaration for object \"q\"" {  } { { "Part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part1/Part1.v" 104 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570473433799 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part1.v(15) " "Verilog HDL Instantiation warning at Part1.v(15): instance has no name" {  } { { "Part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part1/Part1.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1570473433799 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1570473433846 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1570473433846 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1570473433846 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part1 " "Elaborating entity \"Part1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570473433862 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "C Part1.v(16) " "Verilog HDL Port Connection error at Part1.v(16): output or inout port \"C\" must be connected to a structural net expression" {  } { { "Part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part1/Part1.v" 16 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1570473433877 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570473433877 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part1/output_files/Part1.map.smsg " "Generated suppressed messages file E:/Masters/Computer Hardware Design/Lab/Lab 6/Part1/output_files/Part1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570473433909 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570473433971 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 07 13:37:13 2019 " "Processing ended: Mon Oct 07 13:37:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570473433971 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570473433971 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570473433971 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570473433971 ""}
