Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 68240899d3ce4ab58a6db930690e74eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clkdiv_tb_vhdl_func_synth xil_defaultlib.clkdiv_tb_vhdl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1360] signal cannot be unconstrained [C:/Users/lauer/WSU-CPTE/Project5.3_VHDL/Project5.3_VHDL.srcs/sim_1/new/clkdiv_tb_vhdl.vhd:42]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit clkdiv_tb_vhdl in library work failed.
