Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\alteraLabs\ptsuits\lab3\DE2_115\Lab1_POVS\niosII.qsys --block-symbol-file --output-directory=E:\alteraLabs\ptsuits\lab3\DE2_115\Lab1_POVS\niosII --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading Lab1_POVS/niosII.qsys
Progress: Reading input file
Progress: Adding buttons [altera_avalon_pio 15.0]
Progress: Parameterizing module buttons
Progress: Adding clk [clock_source 15.0]
Progress: Parameterizing module clk
Progress: Adding countones [countones_ci 1.0]
Progress: Parameterizing module countones
Progress: Adding cpu [altera_nios2_gen2 15.0]
Progress: Parameterizing module cpu
Progress: Adding ext_flash_bus [altera_tristate_conduit_bridge 15.0]
Progress: Parameterizing module ext_flash_bus
Progress: Adding ext_flash_ctl [altera_generic_tristate_controller 15.0]
Progress: Parameterizing module ext_flash_ctl
Progress: Adding ext_ram_bus [altera_tristate_conduit_bridge 15.0]
Progress: Parameterizing module ext_ram_bus
Progress: Adding ext_ram_ctl [altera_generic_tristate_controller 15.0]
Progress: Parameterizing module ext_ram_ctl
Progress: Adding green_led [altera_avalon_pio 15.0]
Progress: Parameterizing module green_led
Progress: Adding high_res_timer [altera_avalon_timer 15.0]
Progress: Parameterizing module high_res_timer
Progress: Adding instruction_tcm [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module instruction_tcm
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart
Progress: Adding my_pwm [avalon_pwm 1.0]
Progress: Parameterizing module my_pwm
Progress: Adding performance_counter_0 [altera_avalon_performance_counter 15.0]
Progress: Parameterizing module performance_counter_0
Progress: Adding seven_seg [altera_avalon_pio 15.0]
Progress: Parameterizing module seven_seg
Progress: Adding sys_clk_timer [altera_avalon_timer 15.0]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid
Progress: Adding task2 [task2_ci 1.0]
Progress: Parameterizing module task2
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosII.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: niosII.ext_flash_ctl: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Warning: niosII.ext_ram_ctl: Properties (isMemoryDevice) have been set on interface uas - in composed mode these are ignored
Info: niosII.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: niosII.sysid: Time stamp will be automatically updated when this component is generated.
Warning: niosII.task2.nios_custom_instruction_slave: Signal result[2] of type result must have width [32]
Warning: niosII.high_res_timer: Interrupt sender high_res_timer.irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\alteraLabs\ptsuits\lab3\DE2_115\Lab1_POVS\niosII.qsys --synthesis=VERILOG --output-directory=E:\alteraLabs\ptsuits\lab3\DE2_115\Lab1_POVS\niosII\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading Lab1_POVS/niosII.qsys
Progress: Reading input file
Progress: Adding buttons [altera_avalon_pio 15.0]
Progress: Parameterizing module buttons
Progress: Adding clk [clock_source 15.0]
Progress: Parameterizing module clk
Progress: Adding countones [countones_ci 1.0]
Progress: Parameterizing module countones
Progress: Adding cpu [altera_nios2_gen2 15.0]
Progress: Parameterizing module cpu
Progress: Adding ext_flash_bus [altera_tristate_conduit_bridge 15.0]
Progress: Parameterizing module ext_flash_bus
Progress: Adding ext_flash_ctl [altera_generic_tristate_controller 15.0]
Progress: Parameterizing module ext_flash_ctl
Progress: Adding ext_ram_bus [altera_tristate_conduit_bridge 15.0]
Progress: Parameterizing module ext_ram_bus
Progress: Adding ext_ram_ctl [altera_generic_tristate_controller 15.0]
Progress: Parameterizing module ext_ram_ctl
Progress: Adding green_led [altera_avalon_pio 15.0]
Progress: Parameterizing module green_led
Progress: Adding high_res_timer [altera_avalon_timer 15.0]
Progress: Parameterizing module high_res_timer
Progress: Adding instruction_tcm [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module instruction_tcm
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart
Progress: Adding my_pwm [avalon_pwm 1.0]
Progress: Parameterizing module my_pwm
Progress: Adding performance_counter_0 [altera_avalon_performance_counter 15.0]
Progress: Parameterizing module performance_counter_0
Progress: Adding seven_seg [altera_avalon_pio 15.0]
Progress: Parameterizing module seven_seg
Progress: Adding sys_clk_timer [altera_avalon_timer 15.0]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid
Progress: Adding task2 [task2_ci 1.0]
Progress: Parameterizing module task2
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosII.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: niosII.ext_flash_ctl: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Warning: niosII.ext_ram_ctl: Properties (isMemoryDevice) have been set on interface uas - in composed mode these are ignored
Info: niosII.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: niosII.sysid: Time stamp will be automatically updated when this component is generated.
Warning: niosII.task2.nios_custom_instruction_slave: Signal result[2] of type result must have width [32]
Warning: niosII.high_res_timer: Interrupt sender high_res_timer.irq is not connected to an interrupt receiver
Info: niosII: Generating niosII "niosII" for QUARTUS_SYNTH
Info: Interconnect is inserted between master cpu.tightly_coupled_instruction_master_0 and slave instruction_tcm.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master cpu.tightly_coupled_instruction_master_0 and slave instruction_tcm.s1 because the master has address signal 26 bit wide, but the slave is 12 bit wide.
Info: Interconnect is inserted between master cpu.tightly_coupled_instruction_master_0 and slave instruction_tcm.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master cpu.tightly_coupled_instruction_master_0 and slave instruction_tcm.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: buttons: Starting RTL generation for module 'niosII_buttons'
Info: buttons:   Generation command is [exec E:/altera/quartus/bin64/perl/bin/perl.exe -I E:/altera/quartus/bin64/perl/lib -I E:/altera/quartus/sopc_builder/bin/europa -I E:/altera/quartus/sopc_builder/bin/perl_lib -I E:/altera/quartus/sopc_builder/bin -I E:/altera/quartus/../ip/altera/sopc_builder_ip/common -I E:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosII_buttons --dir=C:/Users/MARTIN~1/AppData/Local/Temp/alt6768_8484338691984295244.dir/0002_buttons_gen/ --quartus_dir=E:/altera/quartus --verilog --config=C:/Users/MARTIN~1/AppData/Local/Temp/alt6768_8484338691984295244.dir/0002_buttons_gen//niosII_buttons_component_configuration.pl  --do_build_sim=0  ]
Info: buttons: Done RTL generation for module 'niosII_buttons'
Info: buttons: "niosII" instantiated altera_avalon_pio "buttons"
Info: cpu: "niosII" instantiated altera_nios2_gen2 "cpu"
Info: ext_flash_bus: "niosII" instantiated altera_tristate_conduit_bridge "ext_flash_bus"
Info: ext_flash_ctl: "niosII" instantiated altera_generic_tristate_controller "ext_flash_ctl"
Info: ext_ram_bus: "niosII" instantiated altera_tristate_conduit_bridge "ext_ram_bus"
Info: ext_ram_ctl: "niosII" instantiated altera_generic_tristate_controller "ext_ram_ctl"
Info: high_res_timer: Starting RTL generation for module 'niosII_high_res_timer'
Info: high_res_timer:   Generation command is [exec E:/altera/quartus/bin64//perl/bin/perl.exe -I E:/altera/quartus/bin64//perl/lib -I E:/altera/quartus/sopc_builder/bin/europa -I E:/altera/quartus/sopc_builder/bin/perl_lib -I E:/altera/quartus/sopc_builder/bin -I E:/altera/quartus/../ip/altera/sopc_builder_ip/common -I E:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- E:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=niosII_high_res_timer --dir=C:/Users/MARTIN~1/AppData/Local/Temp/alt6768_8484338691984295244.dir/0005_high_res_timer_gen/ --quartus_dir=E:/altera/quartus --verilog --config=C:/Users/MARTIN~1/AppData/Local/Temp/alt6768_8484338691984295244.dir/0005_high_res_timer_gen//niosII_high_res_timer_component_configuration.pl  --do_build_sim=0  ]
Info: high_res_timer: Done RTL generation for module 'niosII_high_res_timer'
Info: high_res_timer: "niosII" instantiated altera_avalon_timer "high_res_timer"
Info: instruction_tcm: Starting RTL generation for module 'niosII_instruction_tcm'
Info: instruction_tcm:   Generation command is [exec E:/altera/quartus/bin64/perl/bin/perl.exe -I E:/altera/quartus/bin64/perl/lib -I E:/altera/quartus/sopc_builder/bin/europa -I E:/altera/quartus/sopc_builder/bin/perl_lib -I E:/altera/quartus/sopc_builder/bin -I E:/altera/quartus/../ip/altera/sopc_builder_ip/common -I E:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- E:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosII_instruction_tcm --dir=C:/Users/MARTIN~1/AppData/Local/Temp/alt6768_8484338691984295244.dir/0006_instruction_tcm_gen/ --quartus_dir=E:/altera/quartus --verilog --config=C:/Users/MARTIN~1/AppData/Local/Temp/alt6768_8484338691984295244.dir/0006_instruction_tcm_gen//niosII_instruction_tcm_component_configuration.pl  --do_build_sim=0  ]
Info: instruction_tcm: Done RTL generation for module 'niosII_instruction_tcm'
Info: instruction_tcm: "niosII" instantiated altera_avalon_onchip_memory2 "instruction_tcm"
Info: jtag_uart: Starting RTL generation for module 'niosII_jtag_uart'
Info: jtag_uart:   Generation command is [exec E:/altera/quartus/bin64/perl/bin/perl.exe -I E:/altera/quartus/bin64/perl/lib -I E:/altera/quartus/sopc_builder/bin/europa -I E:/altera/quartus/sopc_builder/bin/perl_lib -I E:/altera/quartus/sopc_builder/bin -I E:/altera/quartus/../ip/altera/sopc_builder_ip/common -I E:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- E:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosII_jtag_uart --dir=C:/Users/MARTIN~1/AppData/Local/Temp/alt6768_8484338691984295244.dir/0007_jtag_uart_gen/ --quartus_dir=E:/altera/quartus --verilog --config=C:/Users/MARTIN~1/AppData/Local/Temp/alt6768_8484338691984295244.dir/0007_jtag_uart_gen//niosII_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'niosII_jtag_uart'
Info: jtag_uart: "niosII" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: my_pwm: "niosII" instantiated avalon_pwm "my_pwm"
Info: performance_counter_0: Starting RTL generation for module 'niosII_performance_counter_0'
Info: performance_counter_0:   Generation command is [exec E:/altera/quartus/bin64/perl/bin/perl.exe -I E:/altera/quartus/bin64/perl/lib -I E:/altera/quartus/sopc_builder/bin/europa -I E:/altera/quartus/sopc_builder/bin/perl_lib -I E:/altera/quartus/sopc_builder/bin -I E:/altera/quartus/../ip/altera/sopc_builder_ip/common -I E:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- E:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=niosII_performance_counter_0 --dir=C:/Users/MARTIN~1/AppData/Local/Temp/alt6768_8484338691984295244.dir/0009_performance_counter_0_gen/ --quartus_dir=E:/altera/quartus --verilog --config=C:/Users/MARTIN~1/AppData/Local/Temp/alt6768_8484338691984295244.dir/0009_performance_counter_0_gen//niosII_performance_counter_0_component_configuration.pl  --do_build_sim=0  ]
Info: performance_counter_0: Done RTL generation for module 'niosII_performance_counter_0'
Info: performance_counter_0: "niosII" instantiated altera_avalon_performance_counter "performance_counter_0"
Info: seven_seg: Starting RTL generation for module 'niosII_seven_seg'
Info: seven_seg:   Generation command is [exec E:/altera/quartus/bin64/perl/bin/perl.exe -I E:/altera/quartus/bin64/perl/lib -I E:/altera/quartus/sopc_builder/bin/europa -I E:/altera/quartus/sopc_builder/bin/perl_lib -I E:/altera/quartus/sopc_builder/bin -I E:/altera/quartus/../ip/altera/sopc_builder_ip/common -I E:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosII_seven_seg --dir=C:/Users/MARTIN~1/AppData/Local/Temp/alt6768_8484338691984295244.dir/0010_seven_seg_gen/ --quartus_dir=E:/altera/quartus --verilog --config=C:/Users/MARTIN~1/AppData/Local/Temp/alt6768_8484338691984295244.dir/0010_seven_seg_gen//niosII_seven_seg_component_configuration.pl  --do_build_sim=0  ]
Info: seven_seg: Done RTL generation for module 'niosII_seven_seg'
Info: seven_seg: "niosII" instantiated altera_avalon_pio "seven_seg"
Info: sys_clk_timer: Starting RTL generation for module 'niosII_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec E:/altera/quartus/bin64//perl/bin/perl.exe -I E:/altera/quartus/bin64//perl/lib -I E:/altera/quartus/sopc_builder/bin/europa -I E:/altera/quartus/sopc_builder/bin/perl_lib -I E:/altera/quartus/sopc_builder/bin -I E:/altera/quartus/../ip/altera/sopc_builder_ip/common -I E:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- E:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=niosII_sys_clk_timer --dir=C:/Users/MARTIN~1/AppData/Local/Temp/alt6768_8484338691984295244.dir/0011_sys_clk_timer_gen/ --quartus_dir=E:/altera/quartus --verilog --config=C:/Users/MARTIN~1/AppData/Local/Temp/alt6768_8484338691984295244.dir/0011_sys_clk_timer_gen//niosII_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk_timer: Done RTL generation for module 'niosII_sys_clk_timer'
Info: sys_clk_timer: "niosII" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: "niosII" instantiated altera_avalon_sysid_qsys "sysid"
Info: task2: "niosII" instantiated task2_ci "task2"
Info: cpu_custom_instruction_master_translator: "niosII" instantiated altera_customins_master_translator "cpu_custom_instruction_master_translator"
Info: cpu_custom_instruction_master_comb_xconnect: "niosII" instantiated altera_customins_xconnect "cpu_custom_instruction_master_comb_xconnect"
Info: cpu_custom_instruction_master_comb_slave_translator0: "niosII" instantiated altera_customins_slave_translator "cpu_custom_instruction_master_comb_slave_translator0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "niosII" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: mm_interconnect_1: "niosII" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "niosII" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "niosII" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'niosII_cpu_cpu'
Info: cpu:   Generation command is [exec E:/altera/quartus/bin64/eperlcmd.exe -I E:/altera/quartus/bin64/perl/lib -I E:/altera/quartus/sopc_builder/bin/europa -I E:/altera/quartus/sopc_builder/bin/perl_lib -I E:/altera/quartus/sopc_builder/bin -I E:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I E:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I E:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I E:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- E:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosII_cpu_cpu --dir=C:/Users/MARTIN~1/AppData/Local/Temp/alt6768_8484338691984295244.dir/0017_cpu_gen/ --quartus_bindir=E:/altera/quartus/bin64 --verilog --config=C:/Users/MARTIN~1/AppData/Local/Temp/alt6768_8484338691984295244.dir/0017_cpu_gen//niosII_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2015.11.29 19:07:06 (*) Starting Nios II generation
Info: cpu: # 2015.11.29 19:07:06 (*)   Checking for plaintext license.
Info: cpu: # 2015.11.29 19:07:08 (*)   Couldn't query license setup in Quartus directory E:/altera/quartus/bin64
Info: cpu: # 2015.11.29 19:07:08 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2015.11.29 19:07:08 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2015.11.29 19:07:08 (*)   Plaintext license not found.
Info: cpu: # 2015.11.29 19:07:08 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2015.11.29 19:07:09 (*)   Couldn't query license setup in Quartus directory E:/altera/quartus/bin64
Info: cpu: # 2015.11.29 19:07:09 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2015.11.29 19:07:09 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2015.11.29 19:07:09 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2015.11.29 19:07:09 (*)   Elaborating CPU configuration settings
Info: cpu: # 2015.11.29 19:07:09 (*)   Creating all objects for CPU
Info: cpu: # 2015.11.29 19:07:09 (*)     Testbench
Info: cpu: # 2015.11.29 19:07:10 (*)     Instruction decoding
Info: cpu: # 2015.11.29 19:07:10 (*)       Instruction fields
Info: cpu: # 2015.11.29 19:07:10 (*)       Instruction decodes
Info: cpu: # 2015.11.29 19:07:10 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2015.11.29 19:07:11 (*)       Instruction controls
Info: cpu: # 2015.11.29 19:07:11 (*)     Pipeline frontend
Info: cpu: # 2015.11.29 19:07:11 (*)     Pipeline backend
Info: cpu: # 2015.11.29 19:07:14 (*)   Generating RTL from CPU objects
Info: cpu: # 2015.11.29 19:07:16 (*)   Creating encrypted RTL
Info: cpu: # 2015.11.29 19:07:17 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'niosII_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: tdt: "ext_flash_ctl" instantiated altera_tristate_controller_translator "tdt"
Info: slave_translator: "ext_flash_ctl" instantiated altera_merlin_slave_translator "slave_translator"
Info: tda: "ext_flash_ctl" instantiated altera_tristate_controller_aggregator "tda"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info: router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file E:/alteraLabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_avalon_sc_fifo.v
Info: ext_ram_ctl_uas_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "ext_ram_ctl_uas_burst_adapter"
Info: Reusing file E:/alteraLabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file E:/alteraLabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/alteraLabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file E:/alteraLabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_arbitrator.sv
Info: ext_ram_ctl_uas_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "ext_ram_ctl_uas_rsp_width_adapter"
Info: Reusing file E:/alteraLabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file E:/alteraLabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_010: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_010"
Info: avalon_st_adapter_011: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_011"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_010" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_011" instantiated error_adapter "error_adapter_0"
Info: niosII: Done "niosII" with 54 modules, 82 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
