

================================================================
== Vivado HLS Report for 'estimate_FR'
================================================================
* Date:           Tue Jun 29 18:15:40 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        msc_prj_fix
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.615|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2413|  2413|  2413|  2413|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |              |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1      |   148|   148|         2|          -|          -|    74|    no    |
        |- FiringRate  |  2263|  2263|        31|          -|          -|    73|    no    |
        +--------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    158|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     311|    188|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    232|    -|
|Register         |        -|      -|      87|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     398|    578|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+-----+
    |                 Instance                 |                 Module                | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+-----+
    |estimate_FR_sdiv_25ns_17s_25_29_seq_1_U1  |estimate_FR_sdiv_25ns_17s_25_29_seq_1  |        0|      0|  311|  188|    0|
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+-----+
    |Total                                     |                                       |        0|      0|  311|  188|    0|
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln16_fu_208_p2     |     +    |      0|  0|  15|           7|           2|
    |add_ln703_fu_264_p2    |     +    |      0|  0|  24|          17|          17|
    |i_fu_155_p2            |     +    |      0|  0|  15|           7|           1|
    |j_fu_270_p2            |     +    |      0|  0|  15|           7|           1|
    |ISI_V_d0               |     -    |      0|  0|  24|          17|          17|
    |ret_V_fu_238_p2        |     -    |      0|  0|  25|          18|          18|
    |icmp_ln10_fu_149_p2    |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln1494_fu_244_p2  |   icmp   |      0|  0|  18|          18|          10|
    |icmp_ln14_fu_186_p2    |   icmp   |      0|  0|  11|           7|           7|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 158|         105|          80|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+-----+-----------+-----+-----------+
    |      Name      | LUT | Input Size| Bits| Total Bits|
    +----------------+-----+-----------+-----+-----------+
    |FR_V_address0   |   21|          4|    7|         28|
    |FR_V_d0         |   21|          4|   17|         68|
    |ISI_V_address0  |   15|          3|    7|         21|
    |ap_NS_fsm       |  157|         35|    1|         35|
    |i_0_reg_126     |    9|          2|    7|         14|
    |j_0_reg_137     |    9|          2|    7|         14|
    +----------------+-----+-----------+-----+-----------+
    |Total           |  232|         50|   46|        180|
    +----------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |FR_V_addr_1_reg_307  |   7|   0|    7|          0|
    |add_ln703_reg_326    |  17|   0|   17|          0|
    |ap_CS_fsm            |  34|   0|   34|          0|
    |i_0_reg_126          |   7|   0|    7|          0|
    |i_reg_279            |   7|   0|    7|          0|
    |icmp_ln1494_reg_322  |   1|   0|    1|          0|
    |j_0_reg_137          |   7|   0|    7|          0|
    |zext_ln11_reg_284    |   7|   0|   64|         57|
    +---------------------+----+----+-----+-----------+
    |Total                |  87|   0|  144|         57|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |  estimate_FR | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |  estimate_FR | return value |
|ap_start             |  in |    1| ap_ctrl_hs |  estimate_FR | return value |
|ap_done              | out |    1| ap_ctrl_hs |  estimate_FR | return value |
|ap_idle              | out |    1| ap_ctrl_hs |  estimate_FR | return value |
|ap_ready             | out |    1| ap_ctrl_hs |  estimate_FR | return value |
|spksTime_V_address0  | out |    7|  ap_memory |  spksTime_V  |     array    |
|spksTime_V_ce0       | out |    1|  ap_memory |  spksTime_V  |     array    |
|spksTime_V_q0        |  in |   20|  ap_memory |  spksTime_V  |     array    |
|spksTime_V_address1  | out |    7|  ap_memory |  spksTime_V  |     array    |
|spksTime_V_ce1       | out |    1|  ap_memory |  spksTime_V  |     array    |
|spksTime_V_q1        |  in |   20|  ap_memory |  spksTime_V  |     array    |
|FR_V_address0        | out |    7|  ap_memory |     FR_V     |     array    |
|FR_V_ce0             | out |    1|  ap_memory |     FR_V     |     array    |
|FR_V_we0             | out |    1|  ap_memory |     FR_V     |     array    |
|FR_V_d0              | out |   17|  ap_memory |     FR_V     |     array    |
|FR_V_q0              |  in |   17|  ap_memory |     FR_V     |     array    |
|ISI_V_address0       | out |    7|  ap_memory |     ISI_V    |     array    |
|ISI_V_ce0            | out |    1|  ap_memory |     ISI_V    |     array    |
|ISI_V_we0            | out |    1|  ap_memory |     ISI_V    |     array    |
|ISI_V_d0             | out |   17|  ap_memory |     ISI_V    |     array    |
|ISI_V_q0             |  in |   17|  ap_memory |     ISI_V    |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

