{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 14:34:47 2024 " "Info: Processing started: Sat May 11 14:34:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off machine_v1 -c machine_v1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off machine_v1 -c machine_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_parallel_8b.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU_parallel_8b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_parallel_8b " "Info: Found entity 1: ALU_parallel_8b" {  } { { "ALU_parallel_8b.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/ALU_parallel_8b.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machine_v1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file machine_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 machine_v1 " "Info: Found entity 1: machine_v1" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "machine_v1 " "Info: Elaborating entity \"machine_v1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst5 " "Warning: Block or symbol \"NOT\" of instance \"inst5\" overlaps another block or symbol" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1784 -232 -184 -1752 "inst5" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "24_decoder.bdf 1 1 " "Warning: Using design file 24_decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 24_decoder " "Info: Found entity 1: 24_decoder" {  } { { "24_decoder.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/24_decoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "24_decoder 24_decoder:inst2 " "Info: Elaborating entity \"24_decoder\" for hierarchy \"24_decoder:inst2\"" {  } { { "machine_v1.bdf" "inst2" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1816 -352 -256 -1688 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "register-8_with_CLR.bdf 1 1 " "Warning: Using design file register-8_with_CLR.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register-8_with_CLR " "Info: Found entity 1: register-8_with_CLR" {  } { { "register-8_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-8_with_CLR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register-8_with_CLR register-8_with_CLR:MAR " "Info: Elaborating entity \"register-8_with_CLR\" for hierarchy \"register-8_with_CLR:MAR\"" {  } { { "machine_v1.bdf" "MAR" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -968 2368 2592 -872 "MAR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "register-4_with_CLR.bdf 1 1 " "Warning: Using design file register-4_with_CLR.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register-4_with_CLR " "Info: Found entity 1: register-4_with_CLR" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register-4_with_CLR register-8_with_CLR:MAR\|register-4_with_CLR:inst2 " "Info: Elaborating entity \"register-4_with_CLR\" for hierarchy \"register-8_with_CLR:MAR\|register-4_with_CLR:inst2\"" {  } { { "register-8_with_CLR.bdf" "inst2" { Schematic "G:/Project/machine_v2온췼卵/register-8_with_CLR.bdf" { { 8 272 368 168 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "38_decoder.bdf 1 1 " "Warning: Using design file 38_decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 38_decoder " "Info: Found entity 1: 38_decoder" {  } { { "38_decoder.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/38_decoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "38_decoder 38_decoder:inst11 " "Info: Elaborating entity \"38_decoder\" for hierarchy \"38_decoder:inst11\"" {  } { { "machine_v1.bdf" "inst11" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1664 1624 1816 -1568 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_parallel_8b ALU_parallel_8b:inst4 " "Info: Elaborating entity \"ALU_parallel_8b\" for hierarchy \"ALU_parallel_8b:inst4\"" {  } { { "machine_v1.bdf" "inst4" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -960 744 1160 -864 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU_parallel_8b:inst4\|74181:inst " "Info: Elaborating entity \"74181\" for hierarchy \"ALU_parallel_8b:inst4\|74181:inst\"" {  } { { "ALU_parallel_8b.bdf" "inst" { Schematic "G:/Project/machine_v2온췼卵/ALU_parallel_8b.bdf" { { 80 408 528 336 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_parallel_8b:inst4\|74181:inst " "Info: Elaborated megafunction instantiation \"ALU_parallel_8b:inst4\|74181:inst\"" {  } { { "ALU_parallel_8b.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/ALU_parallel_8b.bdf" { { 80 408 528 336 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74182 ALU_parallel_8b:inst4\|74182:inst2 " "Info: Elaborating entity \"74182\" for hierarchy \"ALU_parallel_8b:inst4\|74182:inst2\"" {  } { { "ALU_parallel_8b.bdf" "inst2" { Schematic "G:/Project/machine_v2온췼卵/ALU_parallel_8b.bdf" { { 296 624 728 472 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_parallel_8b:inst4\|74182:inst2 " "Info: Elaborated megafunction instantiation \"ALU_parallel_8b:inst4\|74182:inst2\"" {  } { { "ALU_parallel_8b.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/ALU_parallel_8b.bdf" { { 296 624 728 472 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "mux2-8.bdf 1 1 " "Warning: Using design file mux2-8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2-8 " "Info: Found entity 1: mux2-8" {  } { { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux2-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2-8 mux2-8:A_selector " "Info: Elaborating entity \"mux2-8\" for hierarchy \"mux2-8:A_selector\"" {  } { { "machine_v1.bdf" "A_selector" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -464 536 888 -368 "A_selector" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "ripple_counter_256_advanced.bdf 1 1 " "Warning: Using design file ripple_counter_256_advanced.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_counter_256_advanced " "Info: Found entity 1: ripple_counter_256_advanced" {  } { { "ripple_counter_256_advanced.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/ripple_counter_256_advanced.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_counter_256_advanced ripple_counter_256_advanced:pc " "Info: Elaborating entity \"ripple_counter_256_advanced\" for hierarchy \"ripple_counter_256_advanced:pc\"" {  } { { "machine_v1.bdf" "pc" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -968 1720 1976 -872 "pc" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 ripple_counter_256_advanced:pc\|74161:inst1 " "Info: Elaborating entity \"74161\" for hierarchy \"ripple_counter_256_advanced:pc\|74161:inst1\"" {  } { { "ripple_counter_256_advanced.bdf" "inst1" { Schematic "G:/Project/machine_v2온췼卵/ripple_counter_256_advanced.bdf" { { 256 272 392 440 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ripple_counter_256_advanced:pc\|74161:inst1 " "Info: Elaborated megafunction instantiation \"ripple_counter_256_advanced:pc\|74161:inst1\"" {  } { { "ripple_counter_256_advanced.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/ripple_counter_256_advanced.bdf" { { 256 272 392 440 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 ripple_counter_256_advanced:pc\|74161:inst1\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"ripple_counter_256_advanced:pc\|74161:inst1\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera/81/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ripple_counter_256_advanced:pc\|74161:inst1\|f74161:sub ripple_counter_256_advanced:pc\|74161:inst1 " "Info: Elaborated megafunction instantiation \"ripple_counter_256_advanced:pc\|74161:inst1\|f74161:sub\", which is child of megafunction instantiation \"ripple_counter_256_advanced:pc\|74161:inst1\"" {  } { { "74161.tdf" "" { Text "c:/altera/81/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "ripple_counter_256_advanced.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/ripple_counter_256_advanced.bdf" { { 256 272 392 440 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 ripple_counter_256_advanced:pc\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"ripple_counter_256_advanced:pc\|74161:inst\"" {  } { { "ripple_counter_256_advanced.bdf" "inst" { Schematic "G:/Project/machine_v2온췼卵/ripple_counter_256_advanced.bdf" { { 40 272 392 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ripple_counter_256_advanced:pc\|74161:inst " "Info: Elaborated megafunction instantiation \"ripple_counter_256_advanced:pc\|74161:inst\"" {  } { { "ripple_counter_256_advanced.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/ripple_counter_256_advanced.bdf" { { 40 272 392 224 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "register_4x.bdf 1 1 " "Warning: Using design file register_4x.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register_4x " "Info: Found entity 1: register_4x" {  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_4x register_4x:inst8 " "Info: Elaborating entity \"register_4x\" for hierarchy \"register_4x:inst8\"" {  } { { "machine_v1.bdf" "inst8" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -968 1336 1656 -808 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "mux4-8.bdf 1 1 " "Warning: Using design file mux4-8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux4-8 " "Info: Found entity 1: mux4-8" {  } { { "mux4-8.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux4-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4-8 register_4x:inst8\|mux4-8:inst6 " "Info: Elaborating entity \"mux4-8\" for hierarchy \"register_4x:inst8\|mux4-8:inst6\"" {  } { { "register_4x.bdf" "inst6" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 440 2112 2208 1048 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "MBR_NEW.bdf 1 1 " "Warning: Using design file MBR_NEW.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MBR_NEW " "Info: Found entity 1: MBR_NEW" {  } { { "MBR_NEW.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/MBR_NEW.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR_NEW MBR_NEW:MDR " "Info: Elaborating entity \"MBR_NEW\" for hierarchy \"MBR_NEW:MDR\"" {  } { { "machine_v1.bdf" "MDR" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -944 2848 3168 -808 "MDR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "micro_address_generator.bdf 1 1 " "Warning: Using design file micro_address_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 micro_address_generator " "Info: Found entity 1: micro_address_generator" {  } { { "micro_address_generator.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/micro_address_generator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro_address_generator micro_address_generator:inst22 " "Info: Elaborating entity \"micro_address_generator\" for hierarchy \"micro_address_generator:inst22\"" {  } { { "machine_v1.bdf" "inst22" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { 256 2328 2456 640 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "mux4-8_4inputs.bdf 1 1 " "Warning: Using design file mux4-8_4inputs.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux4-8_4inputs " "Info: Found entity 1: mux4-8_4inputs" {  } { { "mux4-8_4inputs.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux4-8_4inputs.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4-8_4inputs micro_address_generator:inst22\|mux4-8_4inputs:inst23 " "Info: Elaborating entity \"mux4-8_4inputs\" for hierarchy \"micro_address_generator:inst22\|mux4-8_4inputs:inst23\"" {  } { { "micro_address_generator.bdf" "inst23" { Schematic "G:/Project/machine_v2온췼卵/micro_address_generator.bdf" { { -216 2624 2720 424 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "46 " "Info: Ignored 46 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "16 " "Info: Ignored 16 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 0} { "Info" "IOPT_MLS_IGNORED_SOFT" "30 " "Info: Ignored 30 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "275 " "Info: Implemented 275 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Info: Implemented 60 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "188 " "Info: Implemented 188 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 14:34:54 2024 " "Info: Processing ended: Sat May 11 14:34:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 14:34:55 2024 " "Info: Processing started: Sat May 11 14:34:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "machine_v1 EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"machine_v1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "START (placed in PIN 132 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node START (placed in PIN 132 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst17 " "Info: Destination node inst17" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1384 2392 2440 -1320 "inst17" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst17 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst16 " "Info: Destination node inst16" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst16 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst18 " "Info: Destination node inst18" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1384 2872 2920 -1320 "inst18" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst18 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "38_decoder:inst11\|inst11~107 " "Info: Destination node 38_decoder:inst11\|inst11~107" {  } { { "38_decoder.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/38_decoder.bdf" { { 320 424 488 368 "inst11" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 38_decoder:inst11|inst11~107 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst15 " "Info: Destination node inst15" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1384 1736 1784 -1320 "inst15" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_4x:inst8\|inst5 " "Info: Destination node register_4x:inst8\|inst5" {  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|inst5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uRD " "Info: Destination node uRD" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { uRD } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uRD" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1552 -152 24 -1536 "uRD" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uRD } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPuIR " "Info: Destination node CPuIR" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { CPuIR } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPuIR" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1536 -152 24 -1520 "CPuIR" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPuIR } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { START } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1448 -552 -384 -1432 "START" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst15  " "Info: Automatically promoted node inst15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1384 1736 1784 -1320 "inst15" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst17  " "Info: Automatically promoted node inst17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1384 2392 2440 -1320 "inst17" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst17 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst18  " "Info: Automatically promoted node inst18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1384 2872 2920 -1320 "inst18" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst18 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_4x:inst8\|inst5  " "Info: Automatically promoted node register_4x:inst8\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|inst5 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_4x:inst8\|inst7  " "Info: Automatically promoted node register_4x:inst8\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|inst7 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_4x:inst8\|inst8  " "Info: Automatically promoted node register_4x:inst8\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|inst8 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_4x:inst8\|inst9  " "Info: Automatically promoted node register_4x:inst8\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 424 856 920 472 "inst9" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|inst9 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLR " "Warning: Node \"CLR\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLR" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CP " "Warning: Node \"CP\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HALT " "Warning: Node \"HALT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "HALT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "load_lr " "Warning: Node \"load_lr\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "load_lr" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "14.569 ns register register " "Info: Estimated most critical path is register to register delay of 14.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2 1 REG LAB_X33_Y8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X33_Y8; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.536 ns) + CELL(0.647 ns) 1.183 ns mux2-8:B_sclector\|inst24~126 2 COMB LAB_X32_Y8 1 " "Info: 2: + IC(0.536 ns) + CELL(0.647 ns) = 1.183 ns; Loc. = LAB_X32_Y8; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst24~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst24~126 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 1.994 ns mux2-8:B_sclector\|inst24~127 3 COMB LAB_X32_Y8 1 " "Info: 3: + IC(0.605 ns) + CELL(0.206 ns) = 1.994 ns; Loc. = LAB_X32_Y8; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst24~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { mux2-8:B_sclector|inst24~126 mux2-8:B_sclector|inst24~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 2.805 ns mux2-8:B_sclector\|inst24~128 4 COMB LAB_X32_Y8 3 " "Info: 4: + IC(0.187 ns) + CELL(0.624 ns) = 2.805 ns; Loc. = LAB_X32_Y8; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst24~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { mux2-8:B_sclector|inst24~127 mux2-8:B_sclector|inst24~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 3.923 ns ALU_parallel_8b:inst4\|74181:inst\|44~121 5 COMB LAB_X33_Y8 3 " "Info: 5: + IC(0.912 ns) + CELL(0.206 ns) = 3.923 ns; Loc. = LAB_X33_Y8; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|44~121'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { mux2-8:B_sclector|inst24~128 ALU_parallel_8b:inst4|74181:inst|44~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.624 ns) 5.461 ns ALU_parallel_8b:inst4\|74182:inst2\|31~163 6 COMB LAB_X32_Y10 3 " "Info: 6: + IC(0.914 ns) + CELL(0.624 ns) = 5.461 ns; Loc. = LAB_X32_Y10; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~163'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74182:inst2|31~163 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 6.272 ns ALU_parallel_8b:inst4\|74182:inst2\|31~164 7 COMB LAB_X32_Y10 3 " "Info: 7: + IC(0.441 ns) + CELL(0.370 ns) = 6.272 ns; Loc. = LAB_X32_Y10; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~164'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.624 ns) 7.390 ns ALU_parallel_8b:inst4\|74181:inst1\|78~83 8 COMB LAB_X31_Y10 2 " "Info: 8: + IC(0.494 ns) + CELL(0.624 ns) = 7.390 ns; Loc. = LAB_X31_Y10; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|78~83'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 8.201 ns ALU_parallel_8b:inst4\|74181:inst1\|78~84 9 COMB LAB_X31_Y10 1 " "Info: 9: + IC(0.160 ns) + CELL(0.651 ns) = 8.201 ns; Loc. = LAB_X31_Y10; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|78~84'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|78~84 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 9.012 ns ALU_parallel_8b:inst4\|74181:inst1\|78~85 10 COMB LAB_X31_Y10 1 " "Info: 10: + IC(0.160 ns) + CELL(0.651 ns) = 9.012 ns; Loc. = LAB_X31_Y10; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|78~85'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU_parallel_8b:inst4|74181:inst1|78~84 ALU_parallel_8b:inst4|74181:inst1|78~85 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.624 ns) 10.130 ns micro_address_generator:inst22\|inst10~33 11 COMB LAB_X32_Y10 2 " "Info: 11: + IC(0.494 ns) + CELL(0.624 ns) = 10.130 ns; Loc. = LAB_X32_Y10; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|inst10~33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { ALU_parallel_8b:inst4|74181:inst1|78~85 micro_address_generator:inst22|inst10~33 } "NODE_NAME" } } { "micro_address_generator.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/micro_address_generator.bdf" { { 768 928 992 848 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 10.941 ns micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~17 12 COMB LAB_X32_Y10 2 " "Info: 12: + IC(0.605 ns) + CELL(0.206 ns) = 10.941 ns; Loc. = LAB_X32_Y10; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { micro_address_generator:inst22|inst10~33 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux4-8_4inputs.bdf" { { 288 872 936 336 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.085 ns) + CELL(0.624 ns) 13.650 ns micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst4~46 13 COMB LAB_X26_Y15 2 " "Info: 13: + IC(2.085 ns) + CELL(0.624 ns) = 13.650 ns; Loc. = LAB_X26_Y15; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst4~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.709 ns" { micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux4-8_4inputs.bdf" { { 240 872 936 288 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 14.461 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|109~98 14 COMB LAB_X26_Y15 1 " "Info: 14: + IC(0.160 ns) + CELL(0.651 ns) = 14.461 ns; Loc. = LAB_X26_Y15; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|109~98'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|109~98 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 528 592 792 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 14.569 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|110 15 REG LAB_X26_Y15 3 " "Info: 15: + IC(0.000 ns) + CELL(0.108 ns) = 14.569 ns; Loc. = LAB_X26_Y15; Fanout = 3; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|109~98 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.816 ns ( 46.78 % ) " "Info: Total cell delay = 6.816 ns ( 46.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.753 ns ( 53.22 % ) " "Info: Total interconnect delay = 7.753 ns ( 53.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.569 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst24~126 mux2-8:B_sclector|inst24~127 mux2-8:B_sclector|inst24~128 ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|78~84 ALU_parallel_8b:inst4|74181:inst1|78~85 micro_address_generator:inst22|inst10~33 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|109~98 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "2 614 " "Info: 2 (of 614) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X23_Y10 X34_Y19 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X23_Y10 to location X34_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "68 " "Warning: Found 68 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D7 0 " "Info: Pin \"D7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D6 0 " "Info: Pin \"D6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D5 0 " "Info: Pin \"D5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D4 0 " "Info: Pin \"D4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D3 0 " "Info: Pin \"D3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D2 0 " "Info: Pin \"D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D1 0 " "Info: Pin \"D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D0 0 " "Info: Pin \"D0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD_OUT 0 " "Info: Pin \"RD_OUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WE_OUT 0 " "Info: Pin \"WE_OUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A0 0 " "Info: Pin \"A0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A1 0 " "Info: Pin \"A1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A2 0 " "Info: Pin \"A2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A3 0 " "Info: Pin \"A3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A4 0 " "Info: Pin \"A4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A5 0 " "Info: Pin \"A5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A6 0 " "Info: Pin \"A6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A7 0 " "Info: Pin \"A7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD0 0 " "Info: Pin \"AD0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD1 0 " "Info: Pin \"AD1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD2 0 " "Info: Pin \"AD2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD3 0 " "Info: Pin \"AD3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD4 0 " "Info: Pin \"AD4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD5 0 " "Info: Pin \"AD5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD6 0 " "Info: Pin \"AD6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD7 0 " "Info: Pin \"AD7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR8 0 " "Info: Pin \"LR8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR9 0 " "Info: Pin \"LR9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR10 0 " "Info: Pin \"LR10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR11 0 " "Info: Pin \"LR11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR12 0 " "Info: Pin \"LR12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR13 0 " "Info: Pin \"LR13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR14 0 " "Info: Pin \"LR14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR15 0 " "Info: Pin \"LR15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD0 0 " "Info: Pin \"LD0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD1 0 " "Info: Pin \"LD1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD2 0 " "Info: Pin \"LD2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD3 0 " "Info: Pin \"LD3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD4 0 " "Info: Pin \"LD4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD5 0 " "Info: Pin \"LD5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD6 0 " "Info: Pin \"LD6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD7 0 " "Info: Pin \"LD7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD8 0 " "Info: Pin \"LD8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD9 0 " "Info: Pin \"LD9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD10 0 " "Info: Pin \"LD10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD11 0 " "Info: Pin \"LD11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD12 0 " "Info: Pin \"LD12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD13 0 " "Info: Pin \"LD13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD14 0 " "Info: Pin \"LD14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD15 0 " "Info: Pin \"LD15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA8 0 " "Info: Pin \"LA8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA9 0 " "Info: Pin \"LA9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA10 0 " "Info: Pin \"LA10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA11 0 " "Info: Pin \"LA11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA12 0 " "Info: Pin \"LA12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA13 0 " "Info: Pin \"LA13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA14 0 " "Info: Pin \"LA14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA15 0 " "Info: Pin \"LA15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR0 0 " "Info: Pin \"LR0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR1 0 " "Info: Pin \"LR1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR2 0 " "Info: Pin \"LR2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR3 0 " "Info: Pin \"LR3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR4 0 " "Info: Pin \"LR4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR5 0 " "Info: Pin \"LR5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR6 0 " "Info: Pin \"LR6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR7 0 " "Info: Pin \"LR7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uRD 0 " "Info: Pin \"uRD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPuIR 0 " "Info: Pin \"CPuIR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "EN " "Info: Following pins have the same output enable: EN" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D7 3.3-V LVTTL " "Info: Type bi-directional pin D7 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D7 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D7" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -528 2872 2888 -352 "D7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D6 3.3-V LVTTL " "Info: Type bi-directional pin D6 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D6 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D6" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -528 2904 2920 -352 "D6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D5 3.3-V LVTTL " "Info: Type bi-directional pin D5 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D5 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D5" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -528 2936 2952 -352 "D5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D5 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D4 3.3-V LVTTL " "Info: Type bi-directional pin D4 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D4 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D4" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -528 2968 2984 -352 "D4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D4 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D3 3.3-V LVTTL " "Info: Type bi-directional pin D3 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D3 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D3" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -528 3000 3016 -352 "D3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D3 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D2 3.3-V LVTTL " "Info: Type bi-directional pin D2 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D2 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D2" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -528 3032 3048 -352 "D2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D2 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D1 3.3-V LVTTL " "Info: Type bi-directional pin D1 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D1 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D1" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -528 3064 3080 -352 "D1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D1 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D0 3.3-V LVTTL " "Info: Type bi-directional pin D0 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D0 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D0" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -528 3096 3112 -352 "D0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Info: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 14:34:59 2024 " "Info: Processing ended: Sat May 11 14:34:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 14:35:00 2024 " "Info: Processing started: Sat May 11 14:35:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 14:35:02 2024 " "Info: Processing ended: Sat May 11 14:35:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 14:35:03 2024 " "Info: Processing started: Sat May 11 14:35:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR6 " "Info: Assuming node \"uIR6\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR6" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR4 " "Info: Assuming node \"uIR4\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "START " "Info: Assuming node \"START\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1448 -552 -384 -1432 "START" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR5 " "Info: Assuming node \"uIR5\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR5" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "12 " "Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "38_decoder:inst11\|inst11~107 " "Info: Detected gated clock \"38_decoder:inst11\|inst11~107\" as buffer" {  } { { "38_decoder.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/38_decoder.bdf" { { 320 424 488 368 "inst11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "38_decoder:inst11\|inst11~107" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst5~28 " "Info: Detected gated clock \"register_4x:inst8\|inst5~28\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst5~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst7 " "Info: Detected gated clock \"register_4x:inst8\|inst7\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst9 " "Info: Detected gated clock \"register_4x:inst8\|inst9\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 424 856 920 472 "inst9" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst8 " "Info: Detected gated clock \"register_4x:inst8\|inst8\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst18 " "Info: Detected gated clock \"inst18\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1384 2872 2920 -1320 "inst18" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst5 " "Info: Detected gated clock \"register_4x:inst8\|inst5\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst15 " "Info: Detected gated clock \"inst15\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1384 1736 1784 -1320 "inst15" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst16 " "Info: Detected gated clock \"inst16\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 " "Info: Detected ripple clock \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2\" as buffer" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 " "Info: Detected ripple clock \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" as buffer" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst17 " "Info: Detected gated clock \"inst17\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1384 2392 2440 -1320 "inst17" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR6 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 register register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst1 69.48 MHz 14.392 ns Internal " "Info: Clock \"uIR6\" has Internal fmax of 69.48 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" and destination register \"register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst1\" (period= 14.392 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.757 ns + Longest register register " "Info: + Longest register to register delay is 8.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X33_Y8_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y8_N17; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.206 ns) 0.978 ns mux2-8:B_sclector\|inst25~150 2 COMB LCCOMB_X33_Y8_N20 1 " "Info: 2: + IC(0.772 ns) + CELL(0.206 ns) = 0.978 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~150'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.370 ns) 1.725 ns mux2-8:B_sclector\|inst25~152 3 COMB LCCOMB_X33_Y8_N14 3 " "Info: 3: + IC(0.377 ns) + CELL(0.370 ns) = 1.725 ns; Loc. = LCCOMB_X33_Y8_N14; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst25~152'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.370 ns) 2.487 ns ALU_parallel_8b:inst4\|74181:inst\|46~196 4 COMB LCCOMB_X33_Y8_N26 2 " "Info: 4: + IC(0.392 ns) + CELL(0.370 ns) = 2.487 ns; Loc. = LCCOMB_X33_Y8_N26; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|46~196'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|46~196 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.366 ns) 3.909 ns ALU_parallel_8b:inst4\|74182:inst2\|31~162 5 COMB LCCOMB_X32_Y10_N8 3 " "Info: 5: + IC(1.056 ns) + CELL(0.366 ns) = 3.909 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~162'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { ALU_parallel_8b:inst4|74181:inst|46~196 ALU_parallel_8b:inst4|74182:inst2|31~162 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.366 ns) 4.660 ns ALU_parallel_8b:inst4\|74182:inst2\|31~163 6 COMB LCCOMB_X32_Y10_N18 3 " "Info: 6: + IC(0.385 ns) + CELL(0.366 ns) = 4.660 ns; Loc. = LCCOMB_X32_Y10_N18; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~163'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { ALU_parallel_8b:inst4|74182:inst2|31~162 ALU_parallel_8b:inst4|74182:inst2|31~163 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.577 ns) 5.624 ns ALU_parallel_8b:inst4\|74181:inst1\|69~5 7 COMB LCCOMB_X32_Y10_N0 2 " "Info: 7: + IC(0.387 ns) + CELL(0.577 ns) = 5.624 ns; Loc. = LCCOMB_X32_Y10_N0; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.964 ns" { ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74181:inst1|69~5 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.206 ns) 6.216 ns ALU_parallel_8b:inst4\|74181:inst1\|75 8 COMB LCCOMB_X32_Y10_N28 1 " "Info: 8: + IC(0.386 ns) + CELL(0.206 ns) = 6.216 ns; Loc. = LCCOMB_X32_Y10_N28; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|75'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 6.796 ns ALU_parallel_8b:inst4\|74181:inst1\|82 9 COMB LCCOMB_X32_Y10_N30 8 " "Info: 9: + IC(0.374 ns) + CELL(0.206 ns) = 6.796 ns; Loc. = LCCOMB_X32_Y10_N30; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.501 ns) + CELL(0.460 ns) 8.757 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst1 10 REG LCFF_X29_Y8_N25 1 " "Info: 10: + IC(1.501 ns) + CELL(0.460 ns) = 8.757 ns; Loc. = LCFF_X29_Y8_N25; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.961 ns" { ALU_parallel_8b:inst4|74181:inst1|82 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.127 ns ( 35.71 % ) " "Info: Total cell delay = 3.127 ns ( 35.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.630 ns ( 64.29 % ) " "Info: Total interconnect delay = 5.630 ns ( 64.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.757 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|46~196 ALU_parallel_8b:inst4|74182:inst2|31~162 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.757 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~150 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|46~196 {} ALU_parallel_8b:inst4|74182:inst2|31~162 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74181:inst1|69~5 {} ALU_parallel_8b:inst4|74181:inst1|75 {} ALU_parallel_8b:inst4|74181:inst1|82 {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.772ns 0.377ns 0.392ns 1.056ns 0.385ns 0.387ns 0.386ns 0.374ns 1.501ns } { 0.000ns 0.206ns 0.370ns 0.370ns 0.366ns 0.366ns 0.577ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.371 ns - Smallest " "Info: - Smallest clock skew is -5.371 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 destination 7.193 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR6\" to destination register is 7.193 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.893 ns) + CELL(0.202 ns) 3.089 ns register_4x:inst8\|inst7 2 COMB LCCOMB_X29_Y8_N12 1 " "Info: 2: + IC(1.893 ns) + CELL(0.202 ns) = 3.089 ns; Loc. = LCCOMB_X29_Y8_N12; Fanout = 1; COMB Node = 'register_4x:inst8\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.095 ns" { uIR6 register_4x:inst8|inst7 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.539 ns) + CELL(0.000 ns) 5.628 ns register_4x:inst8\|inst7~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.539 ns) + CELL(0.000 ns) = 5.628 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst7~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.539 ns" { register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.666 ns) 7.193 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst1 4 REG LCFF_X29_Y8_N25 1 " "Info: 4: + IC(0.899 ns) + CELL(0.666 ns) = 7.193 ns; Loc. = LCFF_X29_Y8_N25; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.862 ns ( 25.89 % ) " "Info: Total cell delay = 1.862 ns ( 25.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.331 ns ( 74.11 % ) " "Info: Total interconnect delay = 5.331 ns ( 74.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.193 ns" { uIR6 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.193 ns" { uIR6 {} uIR6~combout {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.893ns 2.539ns 0.899ns } { 0.000ns 0.994ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 source 12.564 ns - Longest register " "Info: - Longest clock path from clock \"uIR6\" to source register is 12.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.354 ns) + CELL(0.370 ns) 3.718 ns inst16 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(2.354 ns) + CELL(0.370 ns) = 3.718 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.724 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.970 ns) 5.727 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X33_Y9_N17 20 " "Info: 3: + IC(1.039 ns) + CELL(0.970 ns) = 5.727 ns; Loc. = LCFF_X33_Y9_N17; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.009 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.615 ns) 7.602 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X33_Y10_N12 1 " "Info: 4: + IC(1.260 ns) + CELL(0.615 ns) = 7.602 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 8.172 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X33_Y10_N14 1 " "Info: 5: + IC(0.364 ns) + CELL(0.206 ns) = 8.172 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.826 ns) + CELL(0.000 ns) 10.998 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G3 8 " "Info: 6: + IC(2.826 ns) + CELL(0.000 ns) = 10.998 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 12.564 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 7 REG LCFF_X33_Y8_N17 2 " "Info: 7: + IC(0.900 ns) + CELL(0.666 ns) = 12.564 ns; Loc. = LCFF_X33_Y8_N17; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.821 ns ( 30.41 % ) " "Info: Total cell delay = 3.821 ns ( 30.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.743 ns ( 69.59 % ) " "Info: Total interconnect delay = 8.743 ns ( 69.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.564 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.564 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.354ns 1.039ns 1.260ns 0.364ns 2.826ns 0.900ns } { 0.000ns 0.994ns 0.370ns 0.970ns 0.615ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.193 ns" { uIR6 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.193 ns" { uIR6 {} uIR6~combout {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.893ns 2.539ns 0.899ns } { 0.000ns 0.994ns 0.202ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.564 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.564 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.354ns 1.039ns 1.260ns 0.364ns 2.826ns 0.900ns } { 0.000ns 0.994ns 0.370ns 0.970ns 0.615ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.757 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|46~196 ALU_parallel_8b:inst4|74182:inst2|31~162 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.757 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~150 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|46~196 {} ALU_parallel_8b:inst4|74182:inst2|31~162 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74181:inst1|69~5 {} ALU_parallel_8b:inst4|74181:inst1|75 {} ALU_parallel_8b:inst4|74181:inst1|82 {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.772ns 0.377ns 0.392ns 1.056ns 0.385ns 0.387ns 0.386ns 0.374ns 1.501ns } { 0.000ns 0.206ns 0.370ns 0.370ns 0.366ns 0.366ns 0.577ns 0.206ns 0.206ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.193 ns" { uIR6 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.193 ns" { uIR6 {} uIR6~combout {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.893ns 2.539ns 0.899ns } { 0.000ns 0.994ns 0.202ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.564 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.564 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.354ns 1.039ns 1.260ns 0.364ns 2.826ns 0.900ns } { 0.000ns 0.994ns 0.370ns 0.970ns 0.615ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR4 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 register register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst1 74.37 MHz 13.447 ns Internal " "Info: Clock \"uIR4\" has Internal fmax of 74.37 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" and destination register \"register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst1\" (period= 13.447 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.757 ns + Longest register register " "Info: + Longest register to register delay is 8.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X33_Y8_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y8_N17; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.206 ns) 0.978 ns mux2-8:B_sclector\|inst25~150 2 COMB LCCOMB_X33_Y8_N20 1 " "Info: 2: + IC(0.772 ns) + CELL(0.206 ns) = 0.978 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~150'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.370 ns) 1.725 ns mux2-8:B_sclector\|inst25~152 3 COMB LCCOMB_X33_Y8_N14 3 " "Info: 3: + IC(0.377 ns) + CELL(0.370 ns) = 1.725 ns; Loc. = LCCOMB_X33_Y8_N14; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst25~152'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.370 ns) 2.487 ns ALU_parallel_8b:inst4\|74181:inst\|46~196 4 COMB LCCOMB_X33_Y8_N26 2 " "Info: 4: + IC(0.392 ns) + CELL(0.370 ns) = 2.487 ns; Loc. = LCCOMB_X33_Y8_N26; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|46~196'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|46~196 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.366 ns) 3.909 ns ALU_parallel_8b:inst4\|74182:inst2\|31~162 5 COMB LCCOMB_X32_Y10_N8 3 " "Info: 5: + IC(1.056 ns) + CELL(0.366 ns) = 3.909 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~162'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { ALU_parallel_8b:inst4|74181:inst|46~196 ALU_parallel_8b:inst4|74182:inst2|31~162 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.366 ns) 4.660 ns ALU_parallel_8b:inst4\|74182:inst2\|31~163 6 COMB LCCOMB_X32_Y10_N18 3 " "Info: 6: + IC(0.385 ns) + CELL(0.366 ns) = 4.660 ns; Loc. = LCCOMB_X32_Y10_N18; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~163'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { ALU_parallel_8b:inst4|74182:inst2|31~162 ALU_parallel_8b:inst4|74182:inst2|31~163 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.577 ns) 5.624 ns ALU_parallel_8b:inst4\|74181:inst1\|69~5 7 COMB LCCOMB_X32_Y10_N0 2 " "Info: 7: + IC(0.387 ns) + CELL(0.577 ns) = 5.624 ns; Loc. = LCCOMB_X32_Y10_N0; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.964 ns" { ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74181:inst1|69~5 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.206 ns) 6.216 ns ALU_parallel_8b:inst4\|74181:inst1\|75 8 COMB LCCOMB_X32_Y10_N28 1 " "Info: 8: + IC(0.386 ns) + CELL(0.206 ns) = 6.216 ns; Loc. = LCCOMB_X32_Y10_N28; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|75'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 6.796 ns ALU_parallel_8b:inst4\|74181:inst1\|82 9 COMB LCCOMB_X32_Y10_N30 8 " "Info: 9: + IC(0.374 ns) + CELL(0.206 ns) = 6.796 ns; Loc. = LCCOMB_X32_Y10_N30; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.501 ns) + CELL(0.460 ns) 8.757 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst1 10 REG LCFF_X29_Y8_N25 1 " "Info: 10: + IC(1.501 ns) + CELL(0.460 ns) = 8.757 ns; Loc. = LCFF_X29_Y8_N25; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.961 ns" { ALU_parallel_8b:inst4|74181:inst1|82 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.127 ns ( 35.71 % ) " "Info: Total cell delay = 3.127 ns ( 35.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.630 ns ( 64.29 % ) " "Info: Total interconnect delay = 5.630 ns ( 64.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.757 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|46~196 ALU_parallel_8b:inst4|74182:inst2|31~162 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.757 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~150 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|46~196 {} ALU_parallel_8b:inst4|74182:inst2|31~162 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74181:inst1|69~5 {} ALU_parallel_8b:inst4|74181:inst1|75 {} ALU_parallel_8b:inst4|74181:inst1|82 {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.772ns 0.377ns 0.392ns 1.056ns 0.385ns 0.387ns 0.386ns 0.374ns 1.501ns } { 0.000ns 0.206ns 0.370ns 0.370ns 0.366ns 0.366ns 0.577ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.426 ns - Smallest " "Info: - Smallest clock skew is -4.426 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 destination 7.886 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR4\" to destination register is 7.886 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.844 ns) + CELL(0.202 ns) 3.030 ns 38_decoder:inst11\|inst11~107 2 COMB LCCOMB_X29_Y8_N8 3 " "Info: 2: + IC(1.844 ns) + CELL(0.202 ns) = 3.030 ns; Loc. = LCCOMB_X29_Y8_N8; Fanout = 3; COMB Node = '38_decoder:inst11\|inst11~107'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { uIR4 38_decoder:inst11|inst11~107 } "NODE_NAME" } } { "38_decoder.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/38_decoder.bdf" { { 320 424 488 368 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.370 ns) 3.782 ns register_4x:inst8\|inst7 3 COMB LCCOMB_X29_Y8_N12 1 " "Info: 3: + IC(0.382 ns) + CELL(0.370 ns) = 3.782 ns; Loc. = LCCOMB_X29_Y8_N12; Fanout = 1; COMB Node = 'register_4x:inst8\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { 38_decoder:inst11|inst11~107 register_4x:inst8|inst7 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.539 ns) + CELL(0.000 ns) 6.321 ns register_4x:inst8\|inst7~clkctrl 4 COMB CLKCTRL_G2 8 " "Info: 4: + IC(2.539 ns) + CELL(0.000 ns) = 6.321 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst7~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.539 ns" { register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.666 ns) 7.886 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst1 5 REG LCFF_X29_Y8_N25 1 " "Info: 5: + IC(0.899 ns) + CELL(0.666 ns) = 7.886 ns; Loc. = LCFF_X29_Y8_N25; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.222 ns ( 28.18 % ) " "Info: Total cell delay = 2.222 ns ( 28.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.664 ns ( 71.82 % ) " "Info: Total interconnect delay = 5.664 ns ( 71.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.886 ns" { uIR4 38_decoder:inst11|inst11~107 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.886 ns" { uIR4 {} uIR4~combout {} 38_decoder:inst11|inst11~107 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.844ns 0.382ns 2.539ns 0.899ns } { 0.000ns 0.984ns 0.202ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 source 12.312 ns - Longest register " "Info: - Longest clock path from clock \"uIR4\" to source register is 12.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.280 ns) + CELL(0.202 ns) 3.466 ns inst16 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(2.280 ns) + CELL(0.202 ns) = 3.466 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.970 ns) 5.475 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X33_Y9_N17 20 " "Info: 3: + IC(1.039 ns) + CELL(0.970 ns) = 5.475 ns; Loc. = LCFF_X33_Y9_N17; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.009 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.615 ns) 7.350 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X33_Y10_N12 1 " "Info: 4: + IC(1.260 ns) + CELL(0.615 ns) = 7.350 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 7.920 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X33_Y10_N14 1 " "Info: 5: + IC(0.364 ns) + CELL(0.206 ns) = 7.920 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.826 ns) + CELL(0.000 ns) 10.746 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G3 8 " "Info: 6: + IC(2.826 ns) + CELL(0.000 ns) = 10.746 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 12.312 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 7 REG LCFF_X33_Y8_N17 2 " "Info: 7: + IC(0.900 ns) + CELL(0.666 ns) = 12.312 ns; Loc. = LCFF_X33_Y8_N17; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.643 ns ( 29.59 % ) " "Info: Total cell delay = 3.643 ns ( 29.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.669 ns ( 70.41 % ) " "Info: Total interconnect delay = 8.669 ns ( 70.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.312 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.312 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.280ns 1.039ns 1.260ns 0.364ns 2.826ns 0.900ns } { 0.000ns 0.984ns 0.202ns 0.970ns 0.615ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.886 ns" { uIR4 38_decoder:inst11|inst11~107 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.886 ns" { uIR4 {} uIR4~combout {} 38_decoder:inst11|inst11~107 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.844ns 0.382ns 2.539ns 0.899ns } { 0.000ns 0.984ns 0.202ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.312 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.312 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.280ns 1.039ns 1.260ns 0.364ns 2.826ns 0.900ns } { 0.000ns 0.984ns 0.202ns 0.970ns 0.615ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.757 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|46~196 ALU_parallel_8b:inst4|74182:inst2|31~162 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.757 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~150 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|46~196 {} ALU_parallel_8b:inst4|74182:inst2|31~162 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74181:inst1|69~5 {} ALU_parallel_8b:inst4|74181:inst1|75 {} ALU_parallel_8b:inst4|74181:inst1|82 {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.772ns 0.377ns 0.392ns 1.056ns 0.385ns 0.387ns 0.386ns 0.374ns 1.501ns } { 0.000ns 0.206ns 0.370ns 0.370ns 0.366ns 0.366ns 0.577ns 0.206ns 0.206ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.886 ns" { uIR4 38_decoder:inst11|inst11~107 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.886 ns" { uIR4 {} uIR4~combout {} 38_decoder:inst11|inst11~107 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.844ns 0.382ns 2.539ns 0.899ns } { 0.000ns 0.984ns 0.202ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.312 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.312 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.280ns 1.039ns 1.260ns 0.364ns 2.826ns 0.900ns } { 0.000ns 0.984ns 0.202ns 0.970ns 0.615ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "START register register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst register ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|110 46.85 MHz 21.346 ns Internal " "Info: Clock \"START\" has Internal fmax of 46.85 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst\" and destination register \"ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|110\" (period= 21.346 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.308 ns + Longest register register " "Info: + Longest register to register delay is 13.308 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst 1 REG LCFF_X29_Y8_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y8_N1; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.206 ns) 0.629 ns mux2-8:B_sclector\|inst18~145 2 COMB LCCOMB_X29_Y8_N10 1 " "Info: 2: + IC(0.423 ns) + CELL(0.206 ns) = 0.629 ns; Loc. = LCCOMB_X29_Y8_N10; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst18~145'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~145 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.206 ns) 2.220 ns mux2-8:B_sclector\|inst18~146 3 COMB LCCOMB_X33_Y10_N0 1 " "Info: 3: + IC(1.385 ns) + CELL(0.206 ns) = 2.220 ns; Loc. = LCCOMB_X33_Y10_N0; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst18~146'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { mux2-8:B_sclector|inst18~145 mux2-8:B_sclector|inst18~146 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.206 ns) 3.530 ns mux2-8:B_sclector\|inst18~147 4 COMB LCCOMB_X32_Y8_N6 3 " "Info: 4: + IC(1.104 ns) + CELL(0.206 ns) = 3.530 ns; Loc. = LCCOMB_X32_Y8_N6; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst18~147'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.206 ns) 4.120 ns ALU_parallel_8b:inst4\|74181:inst\|52~197 5 COMB LCCOMB_X32_Y8_N28 4 " "Info: 5: + IC(0.384 ns) + CELL(0.206 ns) = 4.120 ns; Loc. = LCCOMB_X32_Y8_N28; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|52~197'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 216 504 568 256 "52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.651 ns) 5.873 ns ALU_parallel_8b:inst4\|74182:inst2\|31~164 6 COMB LCCOMB_X32_Y10_N4 3 " "Info: 6: + IC(1.102 ns) + CELL(0.651 ns) = 5.873 ns; Loc. = LCCOMB_X32_Y10_N4; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~164'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74182:inst2|31~164 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.206 ns) 6.783 ns ALU_parallel_8b:inst4\|74181:inst1\|78~83 7 COMB LCCOMB_X31_Y10_N2 2 " "Info: 7: + IC(0.704 ns) + CELL(0.206 ns) = 6.783 ns; Loc. = LCCOMB_X31_Y10_N2; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|78~83'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 7.366 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 8 COMB LCCOMB_X31_Y10_N26 8 " "Info: 8: + IC(0.377 ns) + CELL(0.206 ns) = 7.366 ns; Loc. = LCCOMB_X31_Y10_N26; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.624 ns) 8.690 ns inst10~107 9 COMB LCCOMB_X32_Y10_N14 1 " "Info: 9: + IC(0.700 ns) + CELL(0.624 ns) = 8.690 ns; Loc. = LCCOMB_X32_Y10_N14; Fanout = 1; COMB Node = 'inst10~107'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 inst10~107 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1120 320 384 -976 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.370 ns) 9.436 ns micro_address_generator:inst22\|inst10~33 10 COMB LCCOMB_X32_Y10_N24 2 " "Info: 10: + IC(0.376 ns) + CELL(0.370 ns) = 9.436 ns; Loc. = LCCOMB_X32_Y10_N24; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|inst10~33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { inst10~107 micro_address_generator:inst22|inst10~33 } "NODE_NAME" } } { "micro_address_generator.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/micro_address_generator.bdf" { { 768 928 992 848 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.370 ns) 10.186 ns micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~17 11 COMB LCCOMB_X32_Y10_N10 2 " "Info: 11: + IC(0.380 ns) + CELL(0.370 ns) = 10.186 ns; Loc. = LCCOMB_X32_Y10_N10; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { micro_address_generator:inst22|inst10~33 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux4-8_4inputs.bdf" { { 288 872 936 336 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.218 ns) + CELL(0.206 ns) 12.610 ns micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst4~46 12 COMB LCCOMB_X26_Y15_N18 2 " "Info: 12: + IC(2.218 ns) + CELL(0.206 ns) = 12.610 ns; Loc. = LCCOMB_X26_Y15_N18; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst4~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux4-8_4inputs.bdf" { { 240 872 936 288 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.206 ns) 13.200 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|109~98 13 COMB LCCOMB_X26_Y15_N12 1 " "Info: 13: + IC(0.384 ns) + CELL(0.206 ns) = 13.200 ns; Loc. = LCCOMB_X26_Y15_N12; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|109~98'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|109~98 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 528 592 792 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 13.308 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|110 14 REG LCFF_X26_Y15_N13 3 " "Info: 14: + IC(0.000 ns) + CELL(0.108 ns) = 13.308 ns; Loc. = LCFF_X26_Y15_N13; Fanout = 3; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|109~98 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.771 ns ( 28.34 % ) " "Info: Total cell delay = 3.771 ns ( 28.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.537 ns ( 71.66 % ) " "Info: Total interconnect delay = 9.537 ns ( 71.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.308 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~145 mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 inst10~107 micro_address_generator:inst22|inst10~33 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|109~98 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.308 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} mux2-8:B_sclector|inst18~145 {} mux2-8:B_sclector|inst18~146 {} mux2-8:B_sclector|inst18~147 {} ALU_parallel_8b:inst4|74181:inst|52~197 {} ALU_parallel_8b:inst4|74182:inst2|31~164 {} ALU_parallel_8b:inst4|74181:inst1|78~83 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} inst10~107 {} micro_address_generator:inst22|inst10~33 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|109~98 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 {} } { 0.000ns 0.423ns 1.385ns 1.104ns 0.384ns 1.102ns 0.704ns 0.377ns 0.700ns 0.376ns 0.380ns 2.218ns 0.384ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.651ns 0.206ns 0.206ns 0.624ns 0.370ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.774 ns - Smallest " "Info: - Smallest clock skew is -7.774 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 2.872 ns + Shortest register " "Info: + Shortest clock path from clock \"START\" to destination register is 2.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 9 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 9; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1448 -552 -384 -1432 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns START~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'START~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { START START~clkctrl } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1448 -552 -384 -1432 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.666 ns) 2.872 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|110 3 REG LCFF_X26_Y15_N13 3 " "Info: 3: + IC(0.917 ns) + CELL(0.666 ns) = 2.872 ns; Loc. = LCFF_X26_Y15_N13; Fanout = 3; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { START~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.23 % ) " "Info: Total cell delay = 1.816 ns ( 63.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.056 ns ( 36.77 % ) " "Info: Total interconnect delay = 1.056 ns ( 36.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.872 ns" { START START~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.872 ns" { START {} START~combout {} START~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.139ns 0.917ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 10.646 ns - Longest register " "Info: - Longest clock path from clock \"START\" to source register is 10.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 9 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 9; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1448 -552 -384 -1432 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.616 ns) 2.388 ns inst16 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(0.622 ns) + CELL(0.616 ns) = 2.388 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.238 ns" { START inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.970 ns) 4.397 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X33_Y9_N19 18 " "Info: 3: + IC(1.039 ns) + CELL(0.970 ns) = 4.397 ns; Loc. = LCFF_X33_Y9_N19; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.009 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.495 ns) + CELL(0.650 ns) 6.542 ns register_4x:inst8\|inst7 4 COMB LCCOMB_X29_Y8_N12 1 " "Info: 4: + IC(1.495 ns) + CELL(0.650 ns) = 6.542 ns; Loc. = LCCOMB_X29_Y8_N12; Fanout = 1; COMB Node = 'register_4x:inst8\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.145 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.539 ns) + CELL(0.000 ns) 9.081 ns register_4x:inst8\|inst7~clkctrl 5 COMB CLKCTRL_G2 8 " "Info: 5: + IC(2.539 ns) + CELL(0.000 ns) = 9.081 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst7~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.539 ns" { register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.666 ns) 10.646 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst 6 REG LCFF_X29_Y8_N1 1 " "Info: 6: + IC(0.899 ns) + CELL(0.666 ns) = 10.646 ns; Loc. = LCFF_X29_Y8_N1; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.052 ns ( 38.06 % ) " "Info: Total cell delay = 4.052 ns ( 38.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.594 ns ( 61.94 % ) " "Info: Total interconnect delay = 6.594 ns ( 61.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.646 ns" { START inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.646 ns" { START {} START~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 0.622ns 1.039ns 1.495ns 2.539ns 0.899ns } { 0.000ns 1.150ns 0.616ns 0.970ns 0.650ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.872 ns" { START START~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.872 ns" { START {} START~combout {} START~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.139ns 0.917ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.646 ns" { START inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.646 ns" { START {} START~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 0.622ns 1.039ns 1.495ns 2.539ns 0.899ns } { 0.000ns 1.150ns 0.616ns 0.970ns 0.650ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.308 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~145 mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 inst10~107 micro_address_generator:inst22|inst10~33 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|109~98 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.308 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} mux2-8:B_sclector|inst18~145 {} mux2-8:B_sclector|inst18~146 {} mux2-8:B_sclector|inst18~147 {} ALU_parallel_8b:inst4|74181:inst|52~197 {} ALU_parallel_8b:inst4|74182:inst2|31~164 {} ALU_parallel_8b:inst4|74181:inst1|78~83 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} inst10~107 {} micro_address_generator:inst22|inst10~33 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|109~98 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 {} } { 0.000ns 0.423ns 1.385ns 1.104ns 0.384ns 1.102ns 0.704ns 0.377ns 0.700ns 0.376ns 0.380ns 2.218ns 0.384ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.651ns 0.206ns 0.206ns 0.624ns 0.370ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.872 ns" { START START~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.872 ns" { START {} START~combout {} START~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.139ns 0.917ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.646 ns" { START inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.646 ns" { START {} START~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 0.622ns 1.039ns 1.495ns 2.539ns 0.899ns } { 0.000ns 1.150ns 0.616ns 0.970ns 0.650ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR5 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 register register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 75.19 MHz 13.299 ns Internal " "Info: Clock \"uIR5\" has Internal fmax of 75.19 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" and destination register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2\" (period= 13.299 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.894 ns + Longest register register " "Info: + Longest register to register delay is 5.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X33_Y8_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y8_N17; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.206 ns) 0.978 ns mux2-8:B_sclector\|inst25~150 2 COMB LCCOMB_X33_Y8_N20 1 " "Info: 2: + IC(0.772 ns) + CELL(0.206 ns) = 0.978 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~150'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.370 ns) 1.725 ns mux2-8:B_sclector\|inst25~152 3 COMB LCCOMB_X33_Y8_N14 3 " "Info: 3: + IC(0.377 ns) + CELL(0.370 ns) = 1.725 ns; Loc. = LCCOMB_X33_Y8_N14; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst25~152'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.370 ns) 2.487 ns ALU_parallel_8b:inst4\|74181:inst\|46~196 4 COMB LCCOMB_X33_Y8_N26 2 " "Info: 4: + IC(0.392 ns) + CELL(0.370 ns) = 2.487 ns; Loc. = LCCOMB_X33_Y8_N26; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|46~196'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|46~196 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.366 ns) 3.909 ns ALU_parallel_8b:inst4\|74182:inst2\|31~162 5 COMB LCCOMB_X32_Y10_N8 3 " "Info: 5: + IC(1.056 ns) + CELL(0.366 ns) = 3.909 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~162'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { ALU_parallel_8b:inst4|74181:inst|46~196 ALU_parallel_8b:inst4|74182:inst2|31~162 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.206 ns) 5.205 ns ALU_parallel_8b:inst4\|74181:inst\|81~13 6 COMB LCCOMB_X33_Y9_N0 8 " "Info: 6: + IC(1.090 ns) + CELL(0.206 ns) = 5.205 ns; Loc. = LCCOMB_X33_Y9_N0; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|81~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { ALU_parallel_8b:inst4|74182:inst2|31~162 ALU_parallel_8b:inst4|74181:inst|81~13 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 5.786 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2~feeder 7 COMB LCCOMB_X33_Y9_N18 1 " "Info: 7: + IC(0.375 ns) + CELL(0.206 ns) = 5.786 ns; Loc. = LCCOMB_X33_Y9_N18; Fanout = 1; COMB Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { ALU_parallel_8b:inst4|74181:inst|81~13 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~feeder } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.894 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 8 REG LCFF_X33_Y9_N19 18 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 5.894 ns; Loc. = LCFF_X33_Y9_N19; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~feeder register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.832 ns ( 31.08 % ) " "Info: Total cell delay = 1.832 ns ( 31.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.062 ns ( 68.92 % ) " "Info: Total interconnect delay = 4.062 ns ( 68.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.894 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|46~196 ALU_parallel_8b:inst4|74182:inst2|31~162 ALU_parallel_8b:inst4|74181:inst|81~13 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~feeder register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.894 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~150 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|46~196 {} ALU_parallel_8b:inst4|74182:inst2|31~162 {} ALU_parallel_8b:inst4|74181:inst|81~13 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~feeder {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.772ns 0.377ns 0.392ns 1.056ns 1.090ns 0.375ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.370ns 0.366ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.141 ns - Smallest " "Info: - Smallest clock skew is -7.141 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 destination 5.172 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR5\" to destination register is 5.172 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.946 ns) + CELL(0.537 ns) 3.467 ns inst16 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(1.946 ns) + CELL(0.537 ns) = 3.467 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.666 ns) 5.172 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X33_Y9_N19 18 " "Info: 3: + IC(1.039 ns) + CELL(0.666 ns) = 5.172 ns; Loc. = LCFF_X33_Y9_N19; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.187 ns ( 42.29 % ) " "Info: Total cell delay = 2.187 ns ( 42.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.985 ns ( 57.71 % ) " "Info: Total interconnect delay = 2.985 ns ( 57.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.172 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.172 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 1.946ns 1.039ns } { 0.000ns 0.984ns 0.537ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 source 12.313 ns - Longest register " "Info: - Longest clock path from clock \"uIR5\" to source register is 12.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.946 ns) + CELL(0.537 ns) 3.467 ns inst16 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(1.946 ns) + CELL(0.537 ns) = 3.467 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.970 ns) 5.476 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X33_Y9_N17 20 " "Info: 3: + IC(1.039 ns) + CELL(0.970 ns) = 5.476 ns; Loc. = LCFF_X33_Y9_N17; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.009 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.615 ns) 7.351 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X33_Y10_N12 1 " "Info: 4: + IC(1.260 ns) + CELL(0.615 ns) = 7.351 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 7.921 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X33_Y10_N14 1 " "Info: 5: + IC(0.364 ns) + CELL(0.206 ns) = 7.921 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.826 ns) + CELL(0.000 ns) 10.747 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G3 8 " "Info: 6: + IC(2.826 ns) + CELL(0.000 ns) = 10.747 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 12.313 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 7 REG LCFF_X33_Y8_N17 2 " "Info: 7: + IC(0.900 ns) + CELL(0.666 ns) = 12.313 ns; Loc. = LCFF_X33_Y8_N17; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.978 ns ( 32.31 % ) " "Info: Total cell delay = 3.978 ns ( 32.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.335 ns ( 67.69 % ) " "Info: Total interconnect delay = 8.335 ns ( 67.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.313 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.313 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.946ns 1.039ns 1.260ns 0.364ns 2.826ns 0.900ns } { 0.000ns 0.984ns 0.537ns 0.970ns 0.615ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.172 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.172 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 1.946ns 1.039ns } { 0.000ns 0.984ns 0.537ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.313 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.313 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.946ns 1.039ns 1.260ns 0.364ns 2.826ns 0.900ns } { 0.000ns 0.984ns 0.537ns 0.970ns 0.615ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.894 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|46~196 ALU_parallel_8b:inst4|74182:inst2|31~162 ALU_parallel_8b:inst4|74181:inst|81~13 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~feeder register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.894 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~150 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|46~196 {} ALU_parallel_8b:inst4|74182:inst2|31~162 {} ALU_parallel_8b:inst4|74181:inst|81~13 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~feeder {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.772ns 0.377ns 0.392ns 1.056ns 1.090ns 0.375ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.370ns 0.366ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.172 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.172 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 1.946ns 1.039ns } { 0.000ns 0.984ns 0.537ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.313 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.313 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.946ns 1.039ns 1.260ns 0.364ns 2.826ns 0.900ns } { 0.000ns 0.984ns 0.537ns 0.970ns 0.615ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR6 85 " "Warning: Circuit may not operate. Detected 85 non-operational path(s) clocked by clock \"uIR6\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 uIR6 1.844 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" and destination pin or register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" for clock \"uIR6\" (Hold time is 1.844 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.141 ns + Largest " "Info: + Largest clock skew is 7.141 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 destination 12.564 ns + Longest register " "Info: + Longest clock path from clock \"uIR6\" to destination register is 12.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.354 ns) + CELL(0.370 ns) 3.718 ns inst16 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(2.354 ns) + CELL(0.370 ns) = 3.718 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.724 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.970 ns) 5.727 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X33_Y9_N17 20 " "Info: 3: + IC(1.039 ns) + CELL(0.970 ns) = 5.727 ns; Loc. = LCFF_X33_Y9_N17; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.009 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.615 ns) 7.602 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X33_Y10_N12 1 " "Info: 4: + IC(1.260 ns) + CELL(0.615 ns) = 7.602 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 8.172 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X33_Y10_N14 1 " "Info: 5: + IC(0.364 ns) + CELL(0.206 ns) = 8.172 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.826 ns) + CELL(0.000 ns) 10.998 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G3 8 " "Info: 6: + IC(2.826 ns) + CELL(0.000 ns) = 10.998 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 12.564 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 7 REG LCFF_X33_Y8_N17 2 " "Info: 7: + IC(0.900 ns) + CELL(0.666 ns) = 12.564 ns; Loc. = LCFF_X33_Y8_N17; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.821 ns ( 30.41 % ) " "Info: Total cell delay = 3.821 ns ( 30.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.743 ns ( 69.59 % ) " "Info: Total interconnect delay = 8.743 ns ( 69.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.564 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.564 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.354ns 1.039ns 1.260ns 0.364ns 2.826ns 0.900ns } { 0.000ns 0.994ns 0.370ns 0.970ns 0.615ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 source 5.423 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR6\" to source register is 5.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.354 ns) + CELL(0.370 ns) 3.718 ns inst16 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(2.354 ns) + CELL(0.370 ns) = 3.718 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.724 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.666 ns) 5.423 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X33_Y9_N17 20 " "Info: 3: + IC(1.039 ns) + CELL(0.666 ns) = 5.423 ns; Loc. = LCFF_X33_Y9_N17; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.030 ns ( 37.43 % ) " "Info: Total cell delay = 2.030 ns ( 37.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.393 ns ( 62.57 % ) " "Info: Total interconnect delay = 3.393 ns ( 62.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.423 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.423 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.354ns 1.039ns } { 0.000ns 0.994ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.564 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.564 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.354ns 1.039ns 1.260ns 0.364ns 2.826ns 0.900ns } { 0.000ns 0.994ns 0.370ns 0.970ns 0.615ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.423 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.423 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.354ns 1.039ns } { 0.000ns 0.994ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.299 ns - Shortest register register " "Info: - Shortest register to register delay is 5.299 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X33_Y9_N17 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y9_N17; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.807 ns) + CELL(0.537 ns) 1.344 ns mux2-8:B_sclector\|inst25~150 2 COMB LCCOMB_X33_Y8_N20 1 " "Info: 2: + IC(0.807 ns) + CELL(0.537 ns) = 1.344 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~150'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.370 ns) 2.091 ns mux2-8:B_sclector\|inst25~152 3 COMB LCCOMB_X33_Y8_N14 3 " "Info: 3: + IC(0.377 ns) + CELL(0.370 ns) = 2.091 ns; Loc. = LCCOMB_X33_Y8_N14; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst25~152'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.366 ns) 2.849 ns ALU_parallel_8b:inst4\|74181:inst\|43~121 4 COMB LCCOMB_X33_Y8_N0 2 " "Info: 4: + IC(0.392 ns) + CELL(0.366 ns) = 2.849 ns; Loc. = LCCOMB_X33_Y8_N0; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~121'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.206 ns) 3.721 ns ALU_parallel_8b:inst4\|74181:inst\|80 5 COMB LCCOMB_X33_Y9_N10 8 " "Info: 5: + IC(0.666 ns) + CELL(0.206 ns) = 3.721 ns; Loc. = LCCOMB_X33_Y9_N10; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|80'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.460 ns) 5.299 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 6 REG LCFF_X33_Y8_N17 2 " "Info: 6: + IC(1.118 ns) + CELL(0.460 ns) = 5.299 ns; Loc. = LCFF_X33_Y8_N17; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { ALU_parallel_8b:inst4|74181:inst|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.939 ns ( 36.59 % ) " "Info: Total cell delay = 1.939 ns ( 36.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.360 ns ( 63.41 % ) " "Info: Total interconnect delay = 3.360 ns ( 63.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.299 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.299 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~150 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74181:inst|80 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.807ns 0.377ns 0.392ns 0.666ns 1.118ns } { 0.000ns 0.537ns 0.370ns 0.366ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.564 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.564 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.354ns 1.039ns 1.260ns 0.364ns 2.826ns 0.900ns } { 0.000ns 0.994ns 0.370ns 0.970ns 0.615ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.423 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.423 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.354ns 1.039ns } { 0.000ns 0.994ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.299 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.299 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~150 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74181:inst|80 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.807ns 0.377ns 0.392ns 0.666ns 1.118ns } { 0.000ns 0.537ns 0.370ns 0.366ns 0.206ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR4 45 " "Warning: Circuit may not operate. Detected 45 non-operational path(s) clocked by clock \"uIR4\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 uIR4 1.844 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" and destination pin or register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" for clock \"uIR4\" (Hold time is 1.844 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.141 ns + Largest " "Info: + Largest clock skew is 7.141 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 destination 12.312 ns + Longest register " "Info: + Longest clock path from clock \"uIR4\" to destination register is 12.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.280 ns) + CELL(0.202 ns) 3.466 ns inst16 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(2.280 ns) + CELL(0.202 ns) = 3.466 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.970 ns) 5.475 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X33_Y9_N17 20 " "Info: 3: + IC(1.039 ns) + CELL(0.970 ns) = 5.475 ns; Loc. = LCFF_X33_Y9_N17; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.009 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.615 ns) 7.350 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X33_Y10_N12 1 " "Info: 4: + IC(1.260 ns) + CELL(0.615 ns) = 7.350 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 7.920 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X33_Y10_N14 1 " "Info: 5: + IC(0.364 ns) + CELL(0.206 ns) = 7.920 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.826 ns) + CELL(0.000 ns) 10.746 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G3 8 " "Info: 6: + IC(2.826 ns) + CELL(0.000 ns) = 10.746 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 12.312 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 7 REG LCFF_X33_Y8_N17 2 " "Info: 7: + IC(0.900 ns) + CELL(0.666 ns) = 12.312 ns; Loc. = LCFF_X33_Y8_N17; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.643 ns ( 29.59 % ) " "Info: Total cell delay = 3.643 ns ( 29.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.669 ns ( 70.41 % ) " "Info: Total interconnect delay = 8.669 ns ( 70.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.312 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.312 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.280ns 1.039ns 1.260ns 0.364ns 2.826ns 0.900ns } { 0.000ns 0.984ns 0.202ns 0.970ns 0.615ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 source 5.171 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR4\" to source register is 5.171 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.280 ns) + CELL(0.202 ns) 3.466 ns inst16 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(2.280 ns) + CELL(0.202 ns) = 3.466 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.666 ns) 5.171 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X33_Y9_N17 20 " "Info: 3: + IC(1.039 ns) + CELL(0.666 ns) = 5.171 ns; Loc. = LCFF_X33_Y9_N17; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.852 ns ( 35.82 % ) " "Info: Total cell delay = 1.852 ns ( 35.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.319 ns ( 64.18 % ) " "Info: Total interconnect delay = 3.319 ns ( 64.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.171 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.171 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.280ns 1.039ns } { 0.000ns 0.984ns 0.202ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.312 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.312 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.280ns 1.039ns 1.260ns 0.364ns 2.826ns 0.900ns } { 0.000ns 0.984ns 0.202ns 0.970ns 0.615ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.171 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.171 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.280ns 1.039ns } { 0.000ns 0.984ns 0.202ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.299 ns - Shortest register register " "Info: - Shortest register to register delay is 5.299 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X33_Y9_N17 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y9_N17; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.807 ns) + CELL(0.537 ns) 1.344 ns mux2-8:B_sclector\|inst25~150 2 COMB LCCOMB_X33_Y8_N20 1 " "Info: 2: + IC(0.807 ns) + CELL(0.537 ns) = 1.344 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~150'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.370 ns) 2.091 ns mux2-8:B_sclector\|inst25~152 3 COMB LCCOMB_X33_Y8_N14 3 " "Info: 3: + IC(0.377 ns) + CELL(0.370 ns) = 2.091 ns; Loc. = LCCOMB_X33_Y8_N14; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst25~152'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.366 ns) 2.849 ns ALU_parallel_8b:inst4\|74181:inst\|43~121 4 COMB LCCOMB_X33_Y8_N0 2 " "Info: 4: + IC(0.392 ns) + CELL(0.366 ns) = 2.849 ns; Loc. = LCCOMB_X33_Y8_N0; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~121'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.206 ns) 3.721 ns ALU_parallel_8b:inst4\|74181:inst\|80 5 COMB LCCOMB_X33_Y9_N10 8 " "Info: 5: + IC(0.666 ns) + CELL(0.206 ns) = 3.721 ns; Loc. = LCCOMB_X33_Y9_N10; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|80'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.460 ns) 5.299 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 6 REG LCFF_X33_Y8_N17 2 " "Info: 6: + IC(1.118 ns) + CELL(0.460 ns) = 5.299 ns; Loc. = LCFF_X33_Y8_N17; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { ALU_parallel_8b:inst4|74181:inst|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.939 ns ( 36.59 % ) " "Info: Total cell delay = 1.939 ns ( 36.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.360 ns ( 63.41 % ) " "Info: Total interconnect delay = 3.360 ns ( 63.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.299 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.299 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~150 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74181:inst|80 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.807ns 0.377ns 0.392ns 0.666ns 1.118ns } { 0.000ns 0.537ns 0.370ns 0.366ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.312 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.312 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.280ns 1.039ns 1.260ns 0.364ns 2.826ns 0.900ns } { 0.000ns 0.984ns 0.202ns 0.970ns 0.615ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.171 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.171 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.280ns 1.039ns } { 0.000ns 0.984ns 0.202ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.299 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.299 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~150 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74181:inst|80 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.807ns 0.377ns 0.392ns 0.666ns 1.118ns } { 0.000ns 0.537ns 0.370ns 0.366ns 0.206ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "START 48 " "Warning: Circuit may not operate. Detected 48 non-operational path(s) clocked by clock \"START\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 START 1.844 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" and destination pin or register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" for clock \"START\" (Hold time is 1.844 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.141 ns + Largest " "Info: + Largest clock skew is 7.141 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 11.234 ns + Longest register " "Info: + Longest clock path from clock \"START\" to destination register is 11.234 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 9 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 9; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1448 -552 -384 -1432 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.616 ns) 2.388 ns inst16 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(0.622 ns) + CELL(0.616 ns) = 2.388 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.238 ns" { START inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.970 ns) 4.397 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X33_Y9_N17 20 " "Info: 3: + IC(1.039 ns) + CELL(0.970 ns) = 4.397 ns; Loc. = LCFF_X33_Y9_N17; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.009 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.615 ns) 6.272 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X33_Y10_N12 1 " "Info: 4: + IC(1.260 ns) + CELL(0.615 ns) = 6.272 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 6.842 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X33_Y10_N14 1 " "Info: 5: + IC(0.364 ns) + CELL(0.206 ns) = 6.842 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.826 ns) + CELL(0.000 ns) 9.668 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G3 8 " "Info: 6: + IC(2.826 ns) + CELL(0.000 ns) = 9.668 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 11.234 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 7 REG LCFF_X33_Y8_N17 2 " "Info: 7: + IC(0.900 ns) + CELL(0.666 ns) = 11.234 ns; Loc. = LCFF_X33_Y8_N17; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.223 ns ( 37.59 % ) " "Info: Total cell delay = 4.223 ns ( 37.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.011 ns ( 62.41 % ) " "Info: Total interconnect delay = 7.011 ns ( 62.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.234 ns" { START inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.234 ns" { START {} START~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 0.622ns 1.039ns 1.260ns 0.364ns 2.826ns 0.900ns } { 0.000ns 1.150ns 0.616ns 0.970ns 0.615ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 4.093 ns - Shortest register " "Info: - Shortest clock path from clock \"START\" to source register is 4.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 9 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 9; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1448 -552 -384 -1432 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.616 ns) 2.388 ns inst16 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(0.622 ns) + CELL(0.616 ns) = 2.388 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.238 ns" { START inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.666 ns) 4.093 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X33_Y9_N17 20 " "Info: 3: + IC(1.039 ns) + CELL(0.666 ns) = 4.093 ns; Loc. = LCFF_X33_Y9_N17; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.432 ns ( 59.42 % ) " "Info: Total cell delay = 2.432 ns ( 59.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.661 ns ( 40.58 % ) " "Info: Total interconnect delay = 1.661 ns ( 40.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.093 ns" { START inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.093 ns" { START {} START~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 0.622ns 1.039ns } { 0.000ns 1.150ns 0.616ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.234 ns" { START inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.234 ns" { START {} START~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 0.622ns 1.039ns 1.260ns 0.364ns 2.826ns 0.900ns } { 0.000ns 1.150ns 0.616ns 0.970ns 0.615ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.093 ns" { START inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.093 ns" { START {} START~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 0.622ns 1.039ns } { 0.000ns 1.150ns 0.616ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.299 ns - Shortest register register " "Info: - Shortest register to register delay is 5.299 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X33_Y9_N17 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y9_N17; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.807 ns) + CELL(0.537 ns) 1.344 ns mux2-8:B_sclector\|inst25~150 2 COMB LCCOMB_X33_Y8_N20 1 " "Info: 2: + IC(0.807 ns) + CELL(0.537 ns) = 1.344 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~150'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.370 ns) 2.091 ns mux2-8:B_sclector\|inst25~152 3 COMB LCCOMB_X33_Y8_N14 3 " "Info: 3: + IC(0.377 ns) + CELL(0.370 ns) = 2.091 ns; Loc. = LCCOMB_X33_Y8_N14; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst25~152'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.366 ns) 2.849 ns ALU_parallel_8b:inst4\|74181:inst\|43~121 4 COMB LCCOMB_X33_Y8_N0 2 " "Info: 4: + IC(0.392 ns) + CELL(0.366 ns) = 2.849 ns; Loc. = LCCOMB_X33_Y8_N0; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~121'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.206 ns) 3.721 ns ALU_parallel_8b:inst4\|74181:inst\|80 5 COMB LCCOMB_X33_Y9_N10 8 " "Info: 5: + IC(0.666 ns) + CELL(0.206 ns) = 3.721 ns; Loc. = LCCOMB_X33_Y9_N10; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|80'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.460 ns) 5.299 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 6 REG LCFF_X33_Y8_N17 2 " "Info: 6: + IC(1.118 ns) + CELL(0.460 ns) = 5.299 ns; Loc. = LCFF_X33_Y8_N17; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { ALU_parallel_8b:inst4|74181:inst|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.939 ns ( 36.59 % ) " "Info: Total cell delay = 1.939 ns ( 36.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.360 ns ( 63.41 % ) " "Info: Total interconnect delay = 3.360 ns ( 63.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.299 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.299 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~150 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74181:inst|80 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.807ns 0.377ns 0.392ns 0.666ns 1.118ns } { 0.000ns 0.537ns 0.370ns 0.366ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.234 ns" { START inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.234 ns" { START {} START~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 0.622ns 1.039ns 1.260ns 0.364ns 2.826ns 0.900ns } { 0.000ns 1.150ns 0.616ns 0.970ns 0.615ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.093 ns" { START inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.093 ns" { START {} START~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 0.622ns 1.039ns } { 0.000ns 1.150ns 0.616ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.299 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.299 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~150 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74181:inst|80 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.807ns 0.377ns 0.392ns 0.666ns 1.118ns } { 0.000ns 0.537ns 0.370ns 0.366ns 0.206ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR5 37 " "Warning: Circuit may not operate. Detected 37 non-operational path(s) clocked by clock \"uIR5\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 uIR5 1.844 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" and destination pin or register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" for clock \"uIR5\" (Hold time is 1.844 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.141 ns + Largest " "Info: + Largest clock skew is 7.141 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 destination 12.313 ns + Longest register " "Info: + Longest clock path from clock \"uIR5\" to destination register is 12.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.946 ns) + CELL(0.537 ns) 3.467 ns inst16 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(1.946 ns) + CELL(0.537 ns) = 3.467 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.970 ns) 5.476 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X33_Y9_N17 20 " "Info: 3: + IC(1.039 ns) + CELL(0.970 ns) = 5.476 ns; Loc. = LCFF_X33_Y9_N17; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.009 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.615 ns) 7.351 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X33_Y10_N12 1 " "Info: 4: + IC(1.260 ns) + CELL(0.615 ns) = 7.351 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 7.921 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X33_Y10_N14 1 " "Info: 5: + IC(0.364 ns) + CELL(0.206 ns) = 7.921 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.826 ns) + CELL(0.000 ns) 10.747 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G3 8 " "Info: 6: + IC(2.826 ns) + CELL(0.000 ns) = 10.747 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 12.313 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 7 REG LCFF_X33_Y8_N17 2 " "Info: 7: + IC(0.900 ns) + CELL(0.666 ns) = 12.313 ns; Loc. = LCFF_X33_Y8_N17; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.978 ns ( 32.31 % ) " "Info: Total cell delay = 3.978 ns ( 32.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.335 ns ( 67.69 % ) " "Info: Total interconnect delay = 8.335 ns ( 67.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.313 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.313 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.946ns 1.039ns 1.260ns 0.364ns 2.826ns 0.900ns } { 0.000ns 0.984ns 0.537ns 0.970ns 0.615ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 source 5.172 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR5\" to source register is 5.172 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.946 ns) + CELL(0.537 ns) 3.467 ns inst16 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(1.946 ns) + CELL(0.537 ns) = 3.467 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.666 ns) 5.172 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X33_Y9_N17 20 " "Info: 3: + IC(1.039 ns) + CELL(0.666 ns) = 5.172 ns; Loc. = LCFF_X33_Y9_N17; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.187 ns ( 42.29 % ) " "Info: Total cell delay = 2.187 ns ( 42.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.985 ns ( 57.71 % ) " "Info: Total interconnect delay = 2.985 ns ( 57.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.172 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.172 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.946ns 1.039ns } { 0.000ns 0.984ns 0.537ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.313 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.313 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.946ns 1.039ns 1.260ns 0.364ns 2.826ns 0.900ns } { 0.000ns 0.984ns 0.537ns 0.970ns 0.615ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.172 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.172 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.946ns 1.039ns } { 0.000ns 0.984ns 0.537ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.299 ns - Shortest register register " "Info: - Shortest register to register delay is 5.299 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X33_Y9_N17 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y9_N17; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.807 ns) + CELL(0.537 ns) 1.344 ns mux2-8:B_sclector\|inst25~150 2 COMB LCCOMB_X33_Y8_N20 1 " "Info: 2: + IC(0.807 ns) + CELL(0.537 ns) = 1.344 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~150'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.370 ns) 2.091 ns mux2-8:B_sclector\|inst25~152 3 COMB LCCOMB_X33_Y8_N14 3 " "Info: 3: + IC(0.377 ns) + CELL(0.370 ns) = 2.091 ns; Loc. = LCCOMB_X33_Y8_N14; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst25~152'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.366 ns) 2.849 ns ALU_parallel_8b:inst4\|74181:inst\|43~121 4 COMB LCCOMB_X33_Y8_N0 2 " "Info: 4: + IC(0.392 ns) + CELL(0.366 ns) = 2.849 ns; Loc. = LCCOMB_X33_Y8_N0; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~121'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.206 ns) 3.721 ns ALU_parallel_8b:inst4\|74181:inst\|80 5 COMB LCCOMB_X33_Y9_N10 8 " "Info: 5: + IC(0.666 ns) + CELL(0.206 ns) = 3.721 ns; Loc. = LCCOMB_X33_Y9_N10; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|80'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.460 ns) 5.299 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 6 REG LCFF_X33_Y8_N17 2 " "Info: 6: + IC(1.118 ns) + CELL(0.460 ns) = 5.299 ns; Loc. = LCFF_X33_Y8_N17; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { ALU_parallel_8b:inst4|74181:inst|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.939 ns ( 36.59 % ) " "Info: Total cell delay = 1.939 ns ( 36.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.360 ns ( 63.41 % ) " "Info: Total interconnect delay = 3.360 ns ( 63.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.299 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.299 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~150 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74181:inst|80 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.807ns 0.377ns 0.392ns 0.666ns 1.118ns } { 0.000ns 0.537ns 0.370ns 0.366ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.313 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.313 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.946ns 1.039ns 1.260ns 0.364ns 2.826ns 0.900ns } { 0.000ns 0.984ns 0.537ns 0.970ns 0.615ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.172 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.172 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.946ns 1.039ns } { 0.000ns 0.984ns 0.537ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.299 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.299 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~150 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74181:inst|80 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.807ns 0.377ns 0.392ns 0.666ns 1.118ns } { 0.000ns 0.537ns 0.370ns 0.366ns 0.206ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|110 B_R START 19.753 ns register " "Info: tsu for register \"ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|110\" (data pin = \"B_R\", clock pin = \"START\") is 19.753 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.665 ns + Longest pin register " "Info: + Longest pin to register delay is 22.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns B_R 1 PIN PIN_106 9 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 9; PIN Node = 'B_R'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_R } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -112 -88 80 -96 "B_R" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.276 ns) + CELL(0.624 ns) 8.915 ns 24_decoder:inst1\|inst6 2 COMB LCCOMB_X33_Y8_N2 4 " "Info: 2: + IC(7.276 ns) + CELL(0.624 ns) = 8.915 ns; Loc. = LCCOMB_X33_Y8_N2; Fanout = 4; COMB Node = '24_decoder:inst1\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { B_R 24_decoder:inst1|inst6 } "NODE_NAME" } } { "24_decoder.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/24_decoder.bdf" { { 280 544 608 328 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.171 ns) + CELL(0.624 ns) 11.710 ns mux2-8:B_sclector\|inst25~152 3 COMB LCCOMB_X33_Y8_N14 3 " "Info: 3: + IC(2.171 ns) + CELL(0.624 ns) = 11.710 ns; Loc. = LCCOMB_X33_Y8_N14; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst25~152'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.795 ns" { 24_decoder:inst1|inst6 mux2-8:B_sclector|inst25~152 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.370 ns) 12.472 ns ALU_parallel_8b:inst4\|74181:inst\|46~196 4 COMB LCCOMB_X33_Y8_N26 2 " "Info: 4: + IC(0.392 ns) + CELL(0.370 ns) = 12.472 ns; Loc. = LCCOMB_X33_Y8_N26; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|46~196'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|46~196 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.366 ns) 13.894 ns ALU_parallel_8b:inst4\|74182:inst2\|31~162 5 COMB LCCOMB_X32_Y10_N8 3 " "Info: 5: + IC(1.056 ns) + CELL(0.366 ns) = 13.894 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~162'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { ALU_parallel_8b:inst4|74181:inst|46~196 ALU_parallel_8b:inst4|74182:inst2|31~162 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.366 ns) 14.645 ns ALU_parallel_8b:inst4\|74182:inst2\|31~163 6 COMB LCCOMB_X32_Y10_N18 3 " "Info: 6: + IC(0.385 ns) + CELL(0.366 ns) = 14.645 ns; Loc. = LCCOMB_X32_Y10_N18; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~163'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { ALU_parallel_8b:inst4|74182:inst2|31~162 ALU_parallel_8b:inst4|74182:inst2|31~163 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 15.230 ns ALU_parallel_8b:inst4\|74182:inst2\|31~164 7 COMB LCCOMB_X32_Y10_N4 3 " "Info: 7: + IC(0.379 ns) + CELL(0.206 ns) = 15.230 ns; Loc. = LCCOMB_X32_Y10_N4; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~164'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.206 ns) 16.140 ns ALU_parallel_8b:inst4\|74181:inst1\|78~83 8 COMB LCCOMB_X31_Y10_N2 2 " "Info: 8: + IC(0.704 ns) + CELL(0.206 ns) = 16.140 ns; Loc. = LCCOMB_X31_Y10_N2; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|78~83'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 16.723 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 9 COMB LCCOMB_X31_Y10_N26 8 " "Info: 9: + IC(0.377 ns) + CELL(0.206 ns) = 16.723 ns; Loc. = LCCOMB_X31_Y10_N26; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.624 ns) 18.047 ns inst10~107 10 COMB LCCOMB_X32_Y10_N14 1 " "Info: 10: + IC(0.700 ns) + CELL(0.624 ns) = 18.047 ns; Loc. = LCCOMB_X32_Y10_N14; Fanout = 1; COMB Node = 'inst10~107'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 inst10~107 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1120 320 384 -976 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.370 ns) 18.793 ns micro_address_generator:inst22\|inst10~33 11 COMB LCCOMB_X32_Y10_N24 2 " "Info: 11: + IC(0.376 ns) + CELL(0.370 ns) = 18.793 ns; Loc. = LCCOMB_X32_Y10_N24; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|inst10~33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { inst10~107 micro_address_generator:inst22|inst10~33 } "NODE_NAME" } } { "micro_address_generator.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/micro_address_generator.bdf" { { 768 928 992 848 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.370 ns) 19.543 ns micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~17 12 COMB LCCOMB_X32_Y10_N10 2 " "Info: 12: + IC(0.380 ns) + CELL(0.370 ns) = 19.543 ns; Loc. = LCCOMB_X32_Y10_N10; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { micro_address_generator:inst22|inst10~33 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux4-8_4inputs.bdf" { { 288 872 936 336 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.218 ns) + CELL(0.206 ns) 21.967 ns micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst4~46 13 COMB LCCOMB_X26_Y15_N18 2 " "Info: 13: + IC(2.218 ns) + CELL(0.206 ns) = 21.967 ns; Loc. = LCCOMB_X26_Y15_N18; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst4~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux4-8_4inputs.bdf" { { 240 872 936 288 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.206 ns) 22.557 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|109~98 14 COMB LCCOMB_X26_Y15_N12 1 " "Info: 14: + IC(0.384 ns) + CELL(0.206 ns) = 22.557 ns; Loc. = LCCOMB_X26_Y15_N12; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|109~98'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|109~98 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 528 592 792 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 22.665 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|110 15 REG LCFF_X26_Y15_N13 3 " "Info: 15: + IC(0.000 ns) + CELL(0.108 ns) = 22.665 ns; Loc. = LCFF_X26_Y15_N13; Fanout = 3; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|109~98 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.867 ns ( 25.89 % ) " "Info: Total cell delay = 5.867 ns ( 25.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.798 ns ( 74.11 % ) " "Info: Total interconnect delay = 16.798 ns ( 74.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "22.665 ns" { B_R 24_decoder:inst1|inst6 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|46~196 ALU_parallel_8b:inst4|74182:inst2|31~162 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 inst10~107 micro_address_generator:inst22|inst10~33 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|109~98 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "22.665 ns" { B_R {} B_R~combout {} 24_decoder:inst1|inst6 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|46~196 {} ALU_parallel_8b:inst4|74182:inst2|31~162 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74182:inst2|31~164 {} ALU_parallel_8b:inst4|74181:inst1|78~83 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} inst10~107 {} micro_address_generator:inst22|inst10~33 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|109~98 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 7.276ns 2.171ns 0.392ns 1.056ns 0.385ns 0.379ns 0.704ns 0.377ns 0.700ns 0.376ns 0.380ns 2.218ns 0.384ns 0.000ns } { 0.000ns 1.015ns 0.624ns 0.624ns 0.370ns 0.366ns 0.366ns 0.206ns 0.206ns 0.206ns 0.624ns 0.370ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 2.872 ns - Shortest register " "Info: - Shortest clock path from clock \"START\" to destination register is 2.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 9 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 9; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1448 -552 -384 -1432 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns START~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'START~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { START START~clkctrl } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1448 -552 -384 -1432 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.666 ns) 2.872 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|110 3 REG LCFF_X26_Y15_N13 3 " "Info: 3: + IC(0.917 ns) + CELL(0.666 ns) = 2.872 ns; Loc. = LCFF_X26_Y15_N13; Fanout = 3; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { START~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.23 % ) " "Info: Total cell delay = 1.816 ns ( 63.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.056 ns ( 36.77 % ) " "Info: Total interconnect delay = 1.056 ns ( 36.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.872 ns" { START START~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.872 ns" { START {} START~combout {} START~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.139ns 0.917ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "22.665 ns" { B_R 24_decoder:inst1|inst6 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|46~196 ALU_parallel_8b:inst4|74182:inst2|31~162 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 inst10~107 micro_address_generator:inst22|inst10~33 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|109~98 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "22.665 ns" { B_R {} B_R~combout {} 24_decoder:inst1|inst6 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|46~196 {} ALU_parallel_8b:inst4|74182:inst2|31~162 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74182:inst2|31~164 {} ALU_parallel_8b:inst4|74181:inst1|78~83 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} inst10~107 {} micro_address_generator:inst22|inst10~33 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|109~98 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 7.276ns 2.171ns 0.392ns 1.056ns 0.385ns 0.379ns 0.704ns 0.377ns 0.700ns 0.376ns 0.380ns 2.218ns 0.384ns 0.000ns } { 0.000ns 1.015ns 0.624ns 0.624ns 0.370ns 0.366ns 0.366ns 0.206ns 0.206ns 0.206ns 0.624ns 0.370ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.872 ns" { START START~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.872 ns" { START {} START~combout {} START~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.139ns 0.917ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "uIR6 LA15 register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst 32.057 ns register " "Info: tco from clock \"uIR6\" to destination pin \"LA15\" through register \"register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst\" is 32.057 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 source 11.976 ns + Longest register " "Info: + Longest clock path from clock \"uIR6\" to source register is 11.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.354 ns) + CELL(0.370 ns) 3.718 ns inst16 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(2.354 ns) + CELL(0.370 ns) = 3.718 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.724 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.970 ns) 5.727 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X33_Y9_N19 18 " "Info: 3: + IC(1.039 ns) + CELL(0.970 ns) = 5.727 ns; Loc. = LCFF_X33_Y9_N19; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.009 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.495 ns) + CELL(0.650 ns) 7.872 ns register_4x:inst8\|inst7 4 COMB LCCOMB_X29_Y8_N12 1 " "Info: 4: + IC(1.495 ns) + CELL(0.650 ns) = 7.872 ns; Loc. = LCCOMB_X29_Y8_N12; Fanout = 1; COMB Node = 'register_4x:inst8\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.145 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.539 ns) + CELL(0.000 ns) 10.411 ns register_4x:inst8\|inst7~clkctrl 5 COMB CLKCTRL_G2 8 " "Info: 5: + IC(2.539 ns) + CELL(0.000 ns) = 10.411 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst7~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.539 ns" { register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.666 ns) 11.976 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst 6 REG LCFF_X29_Y8_N1 1 " "Info: 6: + IC(0.899 ns) + CELL(0.666 ns) = 11.976 ns; Loc. = LCFF_X29_Y8_N1; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.650 ns ( 30.48 % ) " "Info: Total cell delay = 3.650 ns ( 30.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.326 ns ( 69.52 % ) " "Info: Total interconnect delay = 8.326 ns ( 69.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.976 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.976 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.354ns 1.039ns 1.495ns 2.539ns 0.899ns } { 0.000ns 0.994ns 0.370ns 0.970ns 0.650ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.777 ns + Longest register pin " "Info: + Longest register to pin delay is 19.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst 1 REG LCFF_X29_Y8_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y8_N1; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.206 ns) 0.629 ns mux2-8:B_sclector\|inst18~145 2 COMB LCCOMB_X29_Y8_N10 1 " "Info: 2: + IC(0.423 ns) + CELL(0.206 ns) = 0.629 ns; Loc. = LCCOMB_X29_Y8_N10; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst18~145'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~145 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.206 ns) 2.220 ns mux2-8:B_sclector\|inst18~146 3 COMB LCCOMB_X33_Y10_N0 1 " "Info: 3: + IC(1.385 ns) + CELL(0.206 ns) = 2.220 ns; Loc. = LCCOMB_X33_Y10_N0; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst18~146'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { mux2-8:B_sclector|inst18~145 mux2-8:B_sclector|inst18~146 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.206 ns) 3.530 ns mux2-8:B_sclector\|inst18~147 4 COMB LCCOMB_X32_Y8_N6 3 " "Info: 4: + IC(1.104 ns) + CELL(0.206 ns) = 3.530 ns; Loc. = LCCOMB_X32_Y8_N6; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst18~147'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.206 ns) 4.120 ns ALU_parallel_8b:inst4\|74181:inst\|52~197 5 COMB LCCOMB_X32_Y8_N28 4 " "Info: 5: + IC(0.384 ns) + CELL(0.206 ns) = 4.120 ns; Loc. = LCCOMB_X32_Y8_N28; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|52~197'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 216 504 568 256 "52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.651 ns) 5.873 ns ALU_parallel_8b:inst4\|74182:inst2\|31~164 6 COMB LCCOMB_X32_Y10_N4 3 " "Info: 6: + IC(1.102 ns) + CELL(0.651 ns) = 5.873 ns; Loc. = LCCOMB_X32_Y10_N4; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~164'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74182:inst2|31~164 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.206 ns) 6.783 ns ALU_parallel_8b:inst4\|74181:inst1\|78~83 7 COMB LCCOMB_X31_Y10_N2 2 " "Info: 7: + IC(0.704 ns) + CELL(0.206 ns) = 6.783 ns; Loc. = LCCOMB_X31_Y10_N2; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|78~83'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 7.366 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 8 COMB LCCOMB_X31_Y10_N26 8 " "Info: 8: + IC(0.377 ns) + CELL(0.206 ns) = 7.366 ns; Loc. = LCCOMB_X31_Y10_N26; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.624 ns) 8.690 ns inst10~107 9 COMB LCCOMB_X32_Y10_N14 1 " "Info: 9: + IC(0.700 ns) + CELL(0.624 ns) = 8.690 ns; Loc. = LCCOMB_X32_Y10_N14; Fanout = 1; COMB Node = 'inst10~107'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 inst10~107 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1120 320 384 -976 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.370 ns) 9.436 ns micro_address_generator:inst22\|inst10~33 10 COMB LCCOMB_X32_Y10_N24 2 " "Info: 10: + IC(0.376 ns) + CELL(0.370 ns) = 9.436 ns; Loc. = LCCOMB_X32_Y10_N24; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|inst10~33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { inst10~107 micro_address_generator:inst22|inst10~33 } "NODE_NAME" } } { "micro_address_generator.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/micro_address_generator.bdf" { { 768 928 992 848 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.370 ns) 10.186 ns micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~17 11 COMB LCCOMB_X32_Y10_N10 2 " "Info: 11: + IC(0.380 ns) + CELL(0.370 ns) = 10.186 ns; Loc. = LCCOMB_X32_Y10_N10; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { micro_address_generator:inst22|inst10~33 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux4-8_4inputs.bdf" { { 288 872 936 336 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.218 ns) + CELL(0.206 ns) 12.610 ns micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst4~46 12 COMB LCCOMB_X26_Y15_N18 2 " "Info: 12: + IC(2.218 ns) + CELL(0.206 ns) = 12.610 ns; Loc. = LCCOMB_X26_Y15_N18; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst4~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux4-8_4inputs.bdf" { { 240 872 936 288 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.071 ns) + CELL(3.096 ns) 19.777 ns LA15 13 PIN PIN_33 0 " "Info: 13: + IC(4.071 ns) + CELL(3.096 ns) = 19.777 ns; Loc. = PIN_33; Fanout = 0; PIN Node = 'LA15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.167 ns" { micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 LA15 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { 536 2632 2808 552 "LA15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.553 ns ( 33.13 % ) " "Info: Total cell delay = 6.553 ns ( 33.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.224 ns ( 66.87 % ) " "Info: Total interconnect delay = 13.224 ns ( 66.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.777 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~145 mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 inst10~107 micro_address_generator:inst22|inst10~33 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 LA15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.777 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} mux2-8:B_sclector|inst18~145 {} mux2-8:B_sclector|inst18~146 {} mux2-8:B_sclector|inst18~147 {} ALU_parallel_8b:inst4|74181:inst|52~197 {} ALU_parallel_8b:inst4|74182:inst2|31~164 {} ALU_parallel_8b:inst4|74181:inst1|78~83 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} inst10~107 {} micro_address_generator:inst22|inst10~33 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 {} LA15 {} } { 0.000ns 0.423ns 1.385ns 1.104ns 0.384ns 1.102ns 0.704ns 0.377ns 0.700ns 0.376ns 0.380ns 2.218ns 4.071ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.651ns 0.206ns 0.206ns 0.624ns 0.370ns 0.370ns 0.206ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.976 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.976 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.354ns 1.039ns 1.495ns 2.539ns 0.899ns } { 0.000ns 0.994ns 0.370ns 0.970ns 0.650ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.777 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~145 mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 inst10~107 micro_address_generator:inst22|inst10~33 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 LA15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.777 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} mux2-8:B_sclector|inst18~145 {} mux2-8:B_sclector|inst18~146 {} mux2-8:B_sclector|inst18~147 {} ALU_parallel_8b:inst4|74181:inst|52~197 {} ALU_parallel_8b:inst4|74182:inst2|31~164 {} ALU_parallel_8b:inst4|74181:inst1|78~83 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} inst10~107 {} micro_address_generator:inst22|inst10~33 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 {} LA15 {} } { 0.000ns 0.423ns 1.385ns 1.104ns 0.384ns 1.102ns 0.704ns 0.377ns 0.700ns 0.376ns 0.380ns 2.218ns 4.071ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.651ns 0.206ns 0.206ns 0.624ns 0.370ns 0.370ns 0.206ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "B_R LA15 29.134 ns Longest " "Info: Longest tpd from source pin \"B_R\" to destination pin \"LA15\" is 29.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns B_R 1 PIN PIN_106 9 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 9; PIN Node = 'B_R'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_R } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -112 -88 80 -96 "B_R" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.276 ns) + CELL(0.624 ns) 8.915 ns 24_decoder:inst1\|inst6 2 COMB LCCOMB_X33_Y8_N2 4 " "Info: 2: + IC(7.276 ns) + CELL(0.624 ns) = 8.915 ns; Loc. = LCCOMB_X33_Y8_N2; Fanout = 4; COMB Node = '24_decoder:inst1\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { B_R 24_decoder:inst1|inst6 } "NODE_NAME" } } { "24_decoder.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/24_decoder.bdf" { { 280 544 608 328 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.171 ns) + CELL(0.624 ns) 11.710 ns mux2-8:B_sclector\|inst25~152 3 COMB LCCOMB_X33_Y8_N14 3 " "Info: 3: + IC(2.171 ns) + CELL(0.624 ns) = 11.710 ns; Loc. = LCCOMB_X33_Y8_N14; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst25~152'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.795 ns" { 24_decoder:inst1|inst6 mux2-8:B_sclector|inst25~152 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.370 ns) 12.472 ns ALU_parallel_8b:inst4\|74181:inst\|46~196 4 COMB LCCOMB_X33_Y8_N26 2 " "Info: 4: + IC(0.392 ns) + CELL(0.370 ns) = 12.472 ns; Loc. = LCCOMB_X33_Y8_N26; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|46~196'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|46~196 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.366 ns) 13.894 ns ALU_parallel_8b:inst4\|74182:inst2\|31~162 5 COMB LCCOMB_X32_Y10_N8 3 " "Info: 5: + IC(1.056 ns) + CELL(0.366 ns) = 13.894 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~162'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { ALU_parallel_8b:inst4|74181:inst|46~196 ALU_parallel_8b:inst4|74182:inst2|31~162 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.366 ns) 14.645 ns ALU_parallel_8b:inst4\|74182:inst2\|31~163 6 COMB LCCOMB_X32_Y10_N18 3 " "Info: 6: + IC(0.385 ns) + CELL(0.366 ns) = 14.645 ns; Loc. = LCCOMB_X32_Y10_N18; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~163'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { ALU_parallel_8b:inst4|74182:inst2|31~162 ALU_parallel_8b:inst4|74182:inst2|31~163 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 15.230 ns ALU_parallel_8b:inst4\|74182:inst2\|31~164 7 COMB LCCOMB_X32_Y10_N4 3 " "Info: 7: + IC(0.379 ns) + CELL(0.206 ns) = 15.230 ns; Loc. = LCCOMB_X32_Y10_N4; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~164'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.206 ns) 16.140 ns ALU_parallel_8b:inst4\|74181:inst1\|78~83 8 COMB LCCOMB_X31_Y10_N2 2 " "Info: 8: + IC(0.704 ns) + CELL(0.206 ns) = 16.140 ns; Loc. = LCCOMB_X31_Y10_N2; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|78~83'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 16.723 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 9 COMB LCCOMB_X31_Y10_N26 8 " "Info: 9: + IC(0.377 ns) + CELL(0.206 ns) = 16.723 ns; Loc. = LCCOMB_X31_Y10_N26; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.624 ns) 18.047 ns inst10~107 10 COMB LCCOMB_X32_Y10_N14 1 " "Info: 10: + IC(0.700 ns) + CELL(0.624 ns) = 18.047 ns; Loc. = LCCOMB_X32_Y10_N14; Fanout = 1; COMB Node = 'inst10~107'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 inst10~107 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1120 320 384 -976 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.370 ns) 18.793 ns micro_address_generator:inst22\|inst10~33 11 COMB LCCOMB_X32_Y10_N24 2 " "Info: 11: + IC(0.376 ns) + CELL(0.370 ns) = 18.793 ns; Loc. = LCCOMB_X32_Y10_N24; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|inst10~33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { inst10~107 micro_address_generator:inst22|inst10~33 } "NODE_NAME" } } { "micro_address_generator.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/micro_address_generator.bdf" { { 768 928 992 848 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.370 ns) 19.543 ns micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~17 12 COMB LCCOMB_X32_Y10_N10 2 " "Info: 12: + IC(0.380 ns) + CELL(0.370 ns) = 19.543 ns; Loc. = LCCOMB_X32_Y10_N10; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { micro_address_generator:inst22|inst10~33 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux4-8_4inputs.bdf" { { 288 872 936 336 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.218 ns) + CELL(0.206 ns) 21.967 ns micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst4~46 13 COMB LCCOMB_X26_Y15_N18 2 " "Info: 13: + IC(2.218 ns) + CELL(0.206 ns) = 21.967 ns; Loc. = LCCOMB_X26_Y15_N18; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst4~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/mux4-8_4inputs.bdf" { { 240 872 936 288 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.071 ns) + CELL(3.096 ns) 29.134 ns LA15 14 PIN PIN_33 0 " "Info: 14: + IC(4.071 ns) + CELL(3.096 ns) = 29.134 ns; Loc. = PIN_33; Fanout = 0; PIN Node = 'LA15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.167 ns" { micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 LA15 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { 536 2632 2808 552 "LA15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.649 ns ( 29.69 % ) " "Info: Total cell delay = 8.649 ns ( 29.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "20.485 ns ( 70.31 % ) " "Info: Total interconnect delay = 20.485 ns ( 70.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "29.134 ns" { B_R 24_decoder:inst1|inst6 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|46~196 ALU_parallel_8b:inst4|74182:inst2|31~162 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 inst10~107 micro_address_generator:inst22|inst10~33 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 LA15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "29.134 ns" { B_R {} B_R~combout {} 24_decoder:inst1|inst6 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|46~196 {} ALU_parallel_8b:inst4|74182:inst2|31~162 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74182:inst2|31~164 {} ALU_parallel_8b:inst4|74181:inst1|78~83 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} inst10~107 {} micro_address_generator:inst22|inst10~33 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 {} LA15 {} } { 0.000ns 0.000ns 7.276ns 2.171ns 0.392ns 1.056ns 0.385ns 0.379ns 0.704ns 0.377ns 0.700ns 0.376ns 0.380ns 2.218ns 4.071ns } { 0.000ns 1.015ns 0.624ns 0.624ns 0.370ns 0.366ns 0.366ns 0.206ns 0.206ns 0.206ns 0.624ns 0.370ns 0.370ns 0.206ns 3.096ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 C0 uIR6 3.928 ns register " "Info: th for register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" (data pin = \"C0\", clock pin = \"uIR6\") is 3.928 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 destination 12.564 ns + Longest register " "Info: + Longest clock path from clock \"uIR6\" to destination register is 12.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.354 ns) + CELL(0.370 ns) 3.718 ns inst16 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(2.354 ns) + CELL(0.370 ns) = 3.718 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.724 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.970 ns) 5.727 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X33_Y9_N17 20 " "Info: 3: + IC(1.039 ns) + CELL(0.970 ns) = 5.727 ns; Loc. = LCFF_X33_Y9_N17; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.009 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.615 ns) 7.602 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X33_Y10_N12 1 " "Info: 4: + IC(1.260 ns) + CELL(0.615 ns) = 7.602 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 8.172 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X33_Y10_N14 1 " "Info: 5: + IC(0.364 ns) + CELL(0.206 ns) = 8.172 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.826 ns) + CELL(0.000 ns) 10.998 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G3 8 " "Info: 6: + IC(2.826 ns) + CELL(0.000 ns) = 10.998 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 12.564 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 7 REG LCFF_X33_Y8_N17 2 " "Info: 7: + IC(0.900 ns) + CELL(0.666 ns) = 12.564 ns; Loc. = LCFF_X33_Y8_N17; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.821 ns ( 30.41 % ) " "Info: Total cell delay = 3.821 ns ( 30.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.743 ns ( 69.59 % ) " "Info: Total interconnect delay = 8.743 ns ( 69.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.564 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.564 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.354ns 1.039ns 1.260ns 0.364ns 2.826ns 0.900ns } { 0.000ns 0.994ns 0.370ns 0.970ns 0.615ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.942 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns C0 1 PIN PIN_117 2 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_117; Fanout = 2; PIN Node = 'C0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { C0 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/machine_v1.bdf" { { -808 408 576 -792 "C0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.718 ns) + CELL(0.651 ns) 7.364 ns ALU_parallel_8b:inst4\|74181:inst\|80 2 COMB LCCOMB_X33_Y9_N10 8 " "Info: 2: + IC(5.718 ns) + CELL(0.651 ns) = 7.364 ns; Loc. = LCCOMB_X33_Y9_N10; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|80'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.369 ns" { C0 ALU_parallel_8b:inst4|74181:inst|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.460 ns) 8.942 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X33_Y8_N17 2 " "Info: 3: + IC(1.118 ns) + CELL(0.460 ns) = 8.942 ns; Loc. = LCFF_X33_Y8_N17; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { ALU_parallel_8b:inst4|74181:inst|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v2온췼卵/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.106 ns ( 23.55 % ) " "Info: Total cell delay = 2.106 ns ( 23.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.836 ns ( 76.45 % ) " "Info: Total interconnect delay = 6.836 ns ( 76.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.942 ns" { C0 ALU_parallel_8b:inst4|74181:inst|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.942 ns" { C0 {} C0~combout {} ALU_parallel_8b:inst4|74181:inst|80 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 5.718ns 1.118ns } { 0.000ns 0.995ns 0.651ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.564 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.564 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.354ns 1.039ns 1.260ns 0.364ns 2.826ns 0.900ns } { 0.000ns 0.994ns 0.370ns 0.970ns 0.615ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.942 ns" { C0 ALU_parallel_8b:inst4|74181:inst|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.942 ns" { C0 {} C0~combout {} ALU_parallel_8b:inst4|74181:inst|80 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 5.718ns 1.118ns } { 0.000ns 0.995ns 0.651ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Peak virtual memory: 163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 14:35:05 2024 " "Info: Processing ended: Sat May 11 14:35:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Info: Quartus II Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
