// Seed: 2149236630
module module_0 (
    input tri0  id_0,
    input wire  id_1,
    input uwire id_2,
    input tri   id_3,
    input tri0  id_4,
    input wire  id_5
);
endmodule
module module_1 #(
    parameter id_5 = 32'd33,
    parameter id_9 = 32'd39
) (
    input supply0 id_0,
    input wire id_1
);
  logic [7:0] id_3;
  assign id_3[1] = -1;
  logic [7:0] id_4, _id_5, id_6, id_7;
  wire id_8;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0
  );
  wire _id_9 = id_9;
  wire id_10;
  ;
  logic [7:0][-1 : 'h0] id_11, id_12;
  wire [id_9  #  (  1  ) : 1] id_13;
  wand id_14 = id_4[-1 :-1] * "" + id_11[id_5];
  assign id_6[-1] = id_14;
  assign id_8 = id_3;
endmodule
