INFO-FLOW: Workspace D:/Repo/hls/labA/Multiplexor/solution1 opened at Thu Apr 08 02:14:17 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.128 sec.
Command     ap_source done; 0.128 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.522 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.657 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.859 sec.
Execute   set_part xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.134 sec.
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_export -format ip_catalog -rtl verilog 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'Multiplexor/top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Multiplexor/top.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted Multiplexor/top.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "Multiplexor/top.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E Multiplexor/top.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.pp.0.cpp
Command       clang done; 1.121 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.511 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.pp.0.cpp"  -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.pp.0.cpp -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/useless.bc
Command       clang done; 1.403 sec.
INFO-FLOW: Done: GCC PP time: 3 seconds per iteration
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.482 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.479 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.diag.yml D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.err.log 
Command       ap_eval done; 0.48 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.top.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.top.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.top.pp.0.cpp.err.log 
Command         ap_eval done; 0.945 sec.
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-legacy-rewriter.top.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-legacy-rewriter.top.pp.0.cpp.err.log 
Command         ap_eval done; 0.318 sec.
Command       tidy_31 done; 1.279 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.945 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.bc
Command       clang done; 1.358 sec.
INFO: [HLS 200-10] Analyzing design file 'Multiplexor/mux_onehot_if.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Multiplexor/mux_onehot_if.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted Multiplexor/mux_onehot_if.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "Multiplexor/mux_onehot_if.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot_if.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E Multiplexor/mux_onehot_if.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot_if.pp.0.cpp
Command       clang done; 1.074 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot_if.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot_if.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.502 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot_if.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot_if.pp.0.cpp"  -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot_if.pp.0.cpp -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/useless.bc
Command       clang done; 1.336 sec.
INFO-FLOW: Done: GCC PP time: 2.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot_if.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot_if.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.475 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot_if.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot_if.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.477 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.mux_onehot_if.pp.0.cpp.diag.yml D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot_if.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.mux_onehot_if.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.mux_onehot_if.pp.0.cpp.err.log 
Command       ap_eval done; 0.464 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot_if.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.mux_onehot_if.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot_if.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.mux_onehot_if.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.mux_onehot_if.pp.0.cpp.err.log 
Command         ap_eval done; 0.943 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot_if.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-legacy-rewriter.mux_onehot_if.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-legacy-rewriter.mux_onehot_if.pp.0.cpp.err.log 
Command         ap_eval done; 0.306 sec.
Command       tidy_31 done; 1.254 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot_if.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot_if.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.546 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot_if.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot_if.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot_if.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot_if.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot_if.bc
Command       clang done; 1.351 sec.
INFO: [HLS 200-10] Analyzing design file 'Multiplexor/mux_onehot.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Multiplexor/mux_onehot.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted Multiplexor/mux_onehot.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "Multiplexor/mux_onehot.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E Multiplexor/mux_onehot.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot.pp.0.cpp
Command       clang done; 1.086 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.494 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot.pp.0.cpp"  -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot.pp.0.cpp -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/useless.bc
Command       clang done; 1.321 sec.
INFO-FLOW: Done: GCC PP time: 2.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.471 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.465 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.mux_onehot.pp.0.cpp.diag.yml D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.mux_onehot.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.mux_onehot.pp.0.cpp.err.log 
Command       ap_eval done; 0.454 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.mux_onehot.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.mux_onehot.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.mux_onehot.pp.0.cpp.err.log 
Command         ap_eval done; 0.935 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-legacy-rewriter.mux_onehot.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-legacy-rewriter.mux_onehot.pp.0.cpp.err.log 
Command         ap_eval done; 0.296 sec.
Command       tidy_31 done; 1.238 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.537 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot.bc
Command       clang done; 1.344 sec.
INFO: [HLS 200-10] Analyzing design file 'Multiplexor/mux_binary_opt.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Multiplexor/mux_binary_opt.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted Multiplexor/mux_binary_opt.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "Multiplexor/mux_binary_opt.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary_opt.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E Multiplexor/mux_binary_opt.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary_opt.pp.0.cpp
Command       clang done; 1.073 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary_opt.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary_opt.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.498 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary_opt.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary_opt.pp.0.cpp"  -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary_opt.pp.0.cpp -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/useless.bc
Command       clang done; 1.329 sec.
INFO-FLOW: Done: GCC PP time: 2.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary_opt.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary_opt.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.478 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary_opt.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary_opt.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.464 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.mux_binary_opt.pp.0.cpp.diag.yml D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary_opt.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.mux_binary_opt.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.mux_binary_opt.pp.0.cpp.err.log 
Command       ap_eval done; 0.45 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary_opt.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.mux_binary_opt.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary_opt.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.mux_binary_opt.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.mux_binary_opt.pp.0.cpp.err.log 
Command         ap_eval done; 0.932 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary_opt.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-legacy-rewriter.mux_binary_opt.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-legacy-rewriter.mux_binary_opt.pp.0.cpp.err.log 
Command         ap_eval done; 0.295 sec.
Command       tidy_31 done; 1.233 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary_opt.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary_opt.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.537 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary_opt.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary_opt.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary_opt.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary_opt.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary_opt.bc
Command       clang done; 1.341 sec.
INFO: [HLS 200-10] Analyzing design file 'Multiplexor/mux_binary2onehot_opt.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Multiplexor/mux_binary2onehot_opt.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted Multiplexor/mux_binary2onehot_opt.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "Multiplexor/mux_binary2onehot_opt.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary2onehot_opt.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E Multiplexor/mux_binary2onehot_opt.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary2onehot_opt.pp.0.cpp
Command       clang done; 1.071 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary2onehot_opt.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary2onehot_opt.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.513 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary2onehot_opt.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary2onehot_opt.pp.0.cpp"  -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary2onehot_opt.pp.0.cpp -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/useless.bc
Command       clang done; 1.331 sec.
INFO-FLOW: Done: GCC PP time: 2.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary2onehot_opt.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary2onehot_opt.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.478 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary2onehot_opt.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary2onehot_opt.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.463 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.mux_binary2onehot_opt.pp.0.cpp.diag.yml D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary2onehot_opt.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.mux_binary2onehot_opt.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.mux_binary2onehot_opt.pp.0.cpp.err.log 
Command       ap_eval done; 0.483 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary2onehot_opt.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.mux_binary2onehot_opt.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary2onehot_opt.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.mux_binary2onehot_opt.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.mux_binary2onehot_opt.pp.0.cpp.err.log 
Command         ap_eval done; 0.932 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary2onehot_opt.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-legacy-rewriter.mux_binary2onehot_opt.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-legacy-rewriter.mux_binary2onehot_opt.pp.0.cpp.err.log 
Command         ap_eval done; 0.293 sec.
Command       tidy_31 done; 1.231 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary2onehot_opt.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary2onehot_opt.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.533 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary2onehot_opt.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary2onehot_opt.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary2onehot_opt.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary2onehot_opt.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary2onehot_opt.bc
Command       clang done; 1.345 sec.
INFO: [HLS 200-10] Analyzing design file 'Multiplexor/mux_binary.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Multiplexor/mux_binary.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted Multiplexor/mux_binary.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "Multiplexor/mux_binary.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E Multiplexor/mux_binary.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary.pp.0.cpp
Command       clang done; 1.066 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.49 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary.pp.0.cpp"  -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary.pp.0.cpp -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/useless.bc
Command       clang done; 1.323 sec.
INFO-FLOW: Done: GCC PP time: 2.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.474 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.47 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.mux_binary.pp.0.cpp.diag.yml D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.mux_binary.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.mux_binary.pp.0.cpp.err.log 
Command       ap_eval done; 0.464 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.mux_binary.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.mux_binary.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.mux_binary.pp.0.cpp.err.log 
Command         ap_eval done; 0.929 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-legacy-rewriter.mux_binary.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-legacy-rewriter.mux_binary.pp.0.cpp.err.log 
Command         ap_eval done; 0.301 sec.
Command       tidy_31 done; 1.236 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.534 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary.bc
Command       clang done; 1.349 sec.
INFO: [HLS 200-10] Analyzing design file 'Multiplexor/mux_2to1.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Multiplexor/mux_2to1.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted Multiplexor/mux_2to1.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "Multiplexor/mux_2to1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_2to1.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E Multiplexor/mux_2to1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_2to1.pp.0.cpp
Command       clang done; 1.073 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_2to1.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_2to1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.485 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_2to1.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_2to1.pp.0.cpp"  -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_2to1.pp.0.cpp -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/useless.bc
Command       clang done; 1.331 sec.
INFO-FLOW: Done: GCC PP time: 2.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_2to1.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_2to1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.473 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_2to1.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_2to1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.464 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.mux_2to1.pp.0.cpp.diag.yml D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_2to1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.mux_2to1.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.mux_2to1.pp.0.cpp.err.log 
Command       ap_eval done; 0.456 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_2to1.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.mux_2to1.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_2to1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.mux_2to1.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.mux_2to1.pp.0.cpp.err.log 
Command         ap_eval done; 0.929 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_2to1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-legacy-rewriter.mux_2to1.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-legacy-rewriter.mux_2to1.pp.0.cpp.err.log 
Command         ap_eval done; 0.293 sec.
Command       tidy_31 done; 1.228 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_2to1.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_2to1.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.539 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_2to1.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_2to1.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_2to1.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_2to1.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_2to1.bc
Command       clang done; 1.332 sec.
INFO: [HLS 200-10] Analyzing design file 'Multiplexor/max_algorithmic.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Multiplexor/max_algorithmic.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted Multiplexor/max_algorithmic.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "Multiplexor/max_algorithmic.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max_algorithmic.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E Multiplexor/max_algorithmic.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max_algorithmic.pp.0.cpp
Command       clang done; 1.038 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max_algorithmic.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max_algorithmic.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max_algorithmic.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max_algorithmic.pp.0.cpp"  -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max_algorithmic.pp.0.cpp -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/useless.bc
Command       clang done; 1.04 sec.
INFO-FLOW: Done: GCC PP time: 2.1 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max_algorithmic.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max_algorithmic.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max_algorithmic.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max_algorithmic.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.max_algorithmic.pp.0.cpp.diag.yml D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max_algorithmic.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.max_algorithmic.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.max_algorithmic.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max_algorithmic.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.max_algorithmic.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max_algorithmic.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.max_algorithmic.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.max_algorithmic.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max_algorithmic.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-legacy-rewriter.max_algorithmic.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-legacy-rewriter.max_algorithmic.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max_algorithmic.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max_algorithmic.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max_algorithmic.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max_algorithmic.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max_algorithmic.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max_algorithmic.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max_algorithmic.bc
Command       clang done; 1.051 sec.
INFO: [HLS 200-10] Analyzing design file 'Multiplexor/max.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Multiplexor/max.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted Multiplexor/max.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "Multiplexor/max.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E Multiplexor/max.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max.pp.0.cpp
Command       clang done; 1.038 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max.pp.0.cpp"  -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max.pp.0.cpp -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/useless.bc
Command       clang done; 1.044 sec.
INFO-FLOW: Done: GCC PP time: 2.1 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.max.pp.0.cpp.diag.yml D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.max.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.max.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.max.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.max.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.max.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-legacy-rewriter.max.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-legacy-rewriter.max.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max.bc
Command       clang done; 1.036 sec.
INFO: [HLS 200-10] Analyzing design file 'Multiplexor/leading_ones_template.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Multiplexor/leading_ones_template.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted Multiplexor/leading_ones_template.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "Multiplexor/leading_ones_template.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_template.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E Multiplexor/leading_ones_template.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_template.pp.0.cpp
Command       clang done; 1.068 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_template.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_template.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.565 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_template.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_template.pp.0.cpp"  -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_template.pp.0.cpp -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/useless.bc
Command       clang done; 1.361 sec.
INFO-FLOW: Done: GCC PP time: 3 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_template.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_template.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.558 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_template.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_template.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.537 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.leading_ones_template.pp.0.cpp.diag.yml D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_template.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.leading_ones_template.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.leading_ones_template.pp.0.cpp.err.log 
Command       ap_eval done; 0.521 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_template.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.leading_ones_template.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_template.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.leading_ones_template.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.leading_ones_template.pp.0.cpp.err.log 
Command         ap_eval done; 0.642 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_template.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-legacy-rewriter.leading_ones_template.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-legacy-rewriter.leading_ones_template.pp.0.cpp.err.log 
Command         ap_eval done; 0.334 sec.
Command       tidy_31 done; 0.98 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_template.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_template.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.634 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_template.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_template.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_template.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_template.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_template.bc
Command       clang done; 1.39 sec.
INFO: [HLS 200-10] Analyzing design file 'Multiplexor/leading_ones_log2.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Multiplexor/leading_ones_log2.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted Multiplexor/leading_ones_log2.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "Multiplexor/leading_ones_log2.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_log2.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E Multiplexor/leading_ones_log2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_log2.pp.0.cpp
Command       clang done; 1.097 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_log2.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_log2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.506 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_log2.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_log2.pp.0.cpp"  -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_log2.pp.0.cpp -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/useless.bc
Command       clang done; 1.339 sec.
INFO-FLOW: Done: GCC PP time: 2.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_log2.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_log2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.484 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_log2.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_log2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.48 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.leading_ones_log2.pp.0.cpp.diag.yml D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_log2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.leading_ones_log2.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.leading_ones_log2.pp.0.cpp.err.log 
Command       ap_eval done; 0.463 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_log2.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.leading_ones_log2.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_log2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.leading_ones_log2.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.leading_ones_log2.pp.0.cpp.err.log 
Command         ap_eval done; 0.559 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_log2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-legacy-rewriter.leading_ones_log2.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-legacy-rewriter.leading_ones_log2.pp.0.cpp.err.log 
Command         ap_eval done; 0.3 sec.
Command       tidy_31 done; 0.862 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 1.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_log2.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_log2.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.588 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_log2.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_log2.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_log2.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_log2.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_log2.bc
Command       clang done; 1.359 sec.
INFO: [HLS 200-10] Analyzing design file 'Multiplexor/leading_ones_bruteforce.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Multiplexor/leading_ones_bruteforce.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted Multiplexor/leading_ones_bruteforce.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "Multiplexor/leading_ones_bruteforce.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_bruteforce.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E Multiplexor/leading_ones_bruteforce.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_bruteforce.pp.0.cpp
Command       clang done; 1.073 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_bruteforce.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_bruteforce.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.495 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_bruteforce.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_bruteforce.pp.0.cpp"  -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_bruteforce.pp.0.cpp -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/useless.bc
Command       clang done; 1.32 sec.
INFO-FLOW: Done: GCC PP time: 2.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_bruteforce.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_bruteforce.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.469 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_bruteforce.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_bruteforce.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.467 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.leading_ones_bruteforce.pp.0.cpp.diag.yml D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_bruteforce.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.leading_ones_bruteforce.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.leading_ones_bruteforce.pp.0.cpp.err.log 
Command       ap_eval done; 0.453 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_bruteforce.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.leading_ones_bruteforce.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_bruteforce.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.leading_ones_bruteforce.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.leading_ones_bruteforce.pp.0.cpp.err.log 
Command         ap_eval done; 0.543 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_bruteforce.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-legacy-rewriter.leading_ones_bruteforce.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-legacy-rewriter.leading_ones_bruteforce.pp.0.cpp.err.log 
Command         ap_eval done; 0.296 sec.
Command       tidy_31 done; 0.842 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 1.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_bruteforce.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_bruteforce.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.552 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_bruteforce.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_bruteforce.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_bruteforce.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_bruteforce.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_bruteforce.bc
Command       clang done; 1.356 sec.
INFO: [HLS 200-10] Analyzing design file 'Multiplexor/leading_ones.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Multiplexor/leading_ones.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted Multiplexor/leading_ones.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "Multiplexor/leading_ones.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E Multiplexor/leading_ones.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.pp.0.cpp
Command       clang done; 1.124 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.498 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.pp.0.cpp"  -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.pp.0.cpp -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/useless.bc
Command       clang done; 1.322 sec.
INFO-FLOW: Done: GCC PP time: 2.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.474 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.471 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.leading_ones.pp.0.cpp.diag.yml D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.leading_ones.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-dataflow-lawyer.leading_ones.pp.0.cpp.err.log 
Command       ap_eval done; 0.456 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.leading_ones.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.leading_ones.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/tidy-3.1.leading_ones.pp.0.cpp.err.log 
Command         ap_eval done; 0.55 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-legacy-rewriter.leading_ones.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/xilinx-legacy-rewriter.leading_ones.pp.0.cpp.err.log 
Command         ap_eval done; 0.297 sec.
Command       tidy_31 done; 0.849 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 1.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.537 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.bc
Command       clang done; 1.338 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.g.bc D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot_if.g.bc D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_onehot.g.bc D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary_opt.g.bc D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary2onehot_opt.g.bc D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_binary.g.bc D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/mux_2to1.g.bc D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max_algorithmic.g.bc D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/max.g.bc D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_template.g.bc D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_log2.g.bc D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_bruteforce.g.bc D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.g.bc -hls-opt -except-internalize top -LC:/Xilinx/Vivado/2019.2/win64/lib -lhlsm -lhlsmc++ -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 2.604 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:34 . Memory (MB): peak = 177.363 ; gain = 86.816
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:34 . Memory (MB): peak = 177.363 ; gain = 86.816
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/a.pp.bc -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.16 sec.
Execute         llvm-ld D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2019.2/win64/lib -lfloatconversion -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.646 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/a.g.0.bc -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.175 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:01:35 . Memory (MB): peak = 177.363 ; gain = 86.816
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/a.g.1.bc -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'leading_ones<1>' into 'leading_ones<2>' (Multiplexor/leading_ones_tmpl.h:23) automatically.
INFO: [XFORM 203-602] Inlining function 'leading_ones<2>' into 'leading_ones<4>' (Multiplexor/leading_ones_tmpl.h:23) automatically.
INFO: [XFORM 203-602] Inlining function 'leading_ones<32>' into 'leading_ones_template' (Multiplexor/leading_ones_template.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'max_s<1>::max<int>' into 'max_s<2>::max<int>' (Multiplexor/max_tmpl.h:6) automatically.
INFO: [XFORM 203-602] Inlining function 'max_s<2>::max<int>' into 'max_s<4>::max<int>' (Multiplexor/max_tmpl.h:6) automatically.
INFO: [XFORM 203-602] Inlining function 'max_s<4>::max<int>' into 'max_s<8>::max<int>' (Multiplexor/max_tmpl.h:6) automatically.
INFO: [XFORM 203-602] Inlining function 'max_s<8>::max<int>' into 'max<8, int>' (Multiplexor/max_tmpl.h:25) automatically.
INFO: [XFORM 203-602] Inlining function 'max<8, int>' into 'max' (Multiplexor/max.cpp:5) automatically.
INFO: [XFORM 203-602] Inlining function 'leading_ones' into 'top' (Multiplexor/top.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'leading_ones_template' into 'top' (Multiplexor/top.cpp:33) automatically.
INFO: [XFORM 203-602] Inlining function 'mux_2to1' into 'top' (Multiplexor/top.cpp:37) automatically.
INFO: [XFORM 203-602] Inlining function 'mux_binary' into 'top' (Multiplexor/top.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'mux_binary2onehot_opt' into 'top' (Multiplexor/top.cpp:53) automatically.
INFO: [XFORM 203-602] Inlining function 'mux_binary_opt' into 'top' (Multiplexor/top.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'top' (Multiplexor/top.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'max_algorithmic' into 'top' (Multiplexor/top.cpp:65) automatically.
Command         transform done; 0.18 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:01:35 . Memory (MB): peak = 177.363 ; gain = 86.816
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/a.g.1.bc to D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/a.o.1.bc -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Multiplexor/leading_ones_log2.cpp:17) in function 'leading_ones_log2' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Multiplexor/leading_ones_bruteforce.cpp:10) in function 'leading_ones_bruteforce' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (Multiplexor/leading_ones_bruteforce.cpp:17) in function 'leading_ones_bruteforce' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Multiplexor/leading_ones.cpp:8) in function 'leading_ones' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Multiplexor/max_algorithmic.cpp:8) in function 'max_algorithmic' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'max_in' (Multiplexor/top.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mux_in.V' (Multiplexor/top.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'leading_ones<1>' into 'leading_ones<2>' (Multiplexor/leading_ones_tmpl.h:23) automatically.
INFO: [XFORM 203-602] Inlining function 'leading_ones<2>' into 'leading_ones<4>' (Multiplexor/leading_ones_tmpl.h:23) automatically.
INFO: [XFORM 203-602] Inlining function 'leading_ones<4>' into 'leading_ones<8>' (Multiplexor/leading_ones_tmpl.h:23) automatically.
INFO: [XFORM 203-602] Inlining function 'leading_ones<16>' into 'leading_ones<32>' (Multiplexor/leading_ones_tmpl.h:23) automatically.
INFO: [XFORM 203-602] Inlining function 'max_s<1>::max<int>' into 'max_s<2>::max<int>' (Multiplexor/max_tmpl.h:6) automatically.
INFO: [XFORM 203-602] Inlining function 'max_s<2>::max<int>' into 'max_s<4>::max<int>' (Multiplexor/max_tmpl.h:6) automatically.
INFO: [XFORM 203-602] Inlining function 'max_s<4>::max<int>' into 'max_s<8>::max<int>' (Multiplexor/max_tmpl.h:6) automatically.
INFO: [XFORM 203-602] Inlining function 'max_s<8>::max<int>' into 'max<8, int>' (Multiplexor/max_tmpl.h:25) automatically.
INFO: [XFORM 203-602] Inlining function 'max<8, int>' into 'max' (Multiplexor/max.cpp:5) automatically.
INFO: [XFORM 203-602] Inlining function 'leading_ones_log2' into 'top' (Multiplexor/top.cpp:29) automatically.
INFO: [XFORM 203-602] Inlining function 'leading_ones_template' into 'top' (Multiplexor/top.cpp:33) automatically.
INFO: [XFORM 203-602] Inlining function 'mux_2to1' into 'top' (Multiplexor/top.cpp:37) automatically.
INFO: [XFORM 203-602] Inlining function 'mux_binary' into 'top' (Multiplexor/top.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'mux_onehot' into 'top' (Multiplexor/top.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'mux_binary2onehot_opt' into 'top' (Multiplexor/top.cpp:53) automatically.
INFO: [XFORM 203-602] Inlining function 'mux_binary_opt' into 'top' (Multiplexor/top.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'top' (Multiplexor/top.cpp:61) automatically.
Command         transform done; 0.507 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Multiplexor/mux_onehot.cpp:3:24) to (Multiplexor/top.cpp:46:9) in function 'top'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Multiplexor/mux_binary2onehot_opt.cpp:3:35) to (Multiplexor/top.cpp:54:9) in function 'top'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Multiplexor/mux_onehot_if.cpp:3:27) to (Multiplexor/mux_onehot_if.cpp:24:5) in function 'mux_onehot_if'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Multiplexor/leading_ones_bruteforce.cpp:12:6) to (Multiplexor/leading_ones_bruteforce.cpp:19:6) in function 'leading_ones_bruteforce'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Multiplexor/leading_ones_tmpl.h:9:36) in function 'leading_ones<8>'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Multiplexor/leading_ones.cpp:10:6) to (Multiplexor/leading_ones.cpp:17:5) in function 'leading_ones'... converting 33 basic blocks.
INFO: [XFORM 203-602] Inlining function 'leading_ones<8>' into 'leading_ones<32>' (Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23) automatically.
INFO: [XFORM 203-602] Inlining function 'mux_onehot_if' into 'top' (Multiplexor/top.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function 'max_algorithmic' into 'top' (Multiplexor/top.cpp:65) automatically.
Command         transform done; 0.308 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:36 . Memory (MB): peak = 209.375 ; gain = 118.828
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/a.o.2.bc -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'leading_ones_bruteforce' to 'leading_ones_brutefo' (Multiplexor/leading_ones_bruteforce.cpp:12:6)
Command         transform done; 0.793 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:01:37 . Memory (MB): peak = 237.570 ; gain = 147.023
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.847 sec.
Command     elaborate done; 95.082 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top' ...
Execute       ap_set_top_model top 
WARNING: [SYN 201-103] Legalizing function name 'leading_ones<32>' to 'leading_ones_32_s'.
Execute       get_model_list top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model top 
Execute       preproc_iomode -model leading_ones 
Execute       preproc_iomode -model leading_ones_brutefo 
Execute       preproc_iomode -model leading_ones<32> 
Execute       get_model_list top -filter all-wo-channel 
INFO-FLOW: Model list for configure: leading_ones<32> leading_ones_brutefo leading_ones top
INFO-FLOW: Configuring Module : leading_ones<32> ...
Execute       set_default_model leading_ones<32> 
Execute       apply_spec_resource_limit leading_ones<32> 
INFO-FLOW: Configuring Module : leading_ones_brutefo ...
Execute       set_default_model leading_ones_brutefo 
Execute       apply_spec_resource_limit leading_ones_brutefo 
INFO-FLOW: Configuring Module : leading_ones ...
Execute       set_default_model leading_ones 
Execute       apply_spec_resource_limit leading_ones 
INFO-FLOW: Configuring Module : top ...
Execute       set_default_model top 
Execute       apply_spec_resource_limit top 
INFO-FLOW: Model list for preprocess: leading_ones<32> leading_ones_brutefo leading_ones top
INFO-FLOW: Preprocessing Module: leading_ones<32> ...
Execute       set_default_model leading_ones<32> 
Execute       cdfg_preprocess -model leading_ones<32> 
Execute       rtl_gen_preprocess leading_ones<32> 
INFO-FLOW: Preprocessing Module: leading_ones_brutefo ...
Execute       set_default_model leading_ones_brutefo 
Execute       cdfg_preprocess -model leading_ones_brutefo 
Execute       rtl_gen_preprocess leading_ones_brutefo 
INFO-FLOW: Preprocessing Module: leading_ones ...
Execute       set_default_model leading_ones 
Execute       cdfg_preprocess -model leading_ones 
Execute       rtl_gen_preprocess leading_ones 
INFO-FLOW: Preprocessing Module: top ...
Execute       set_default_model top 
Execute       cdfg_preprocess -model top 
Execute       rtl_gen_preprocess top 
INFO-FLOW: Model list for synthesis: leading_ones<32> leading_ones_brutefo leading_ones top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'leading_ones_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model leading_ones<32> 
Execute       schedule -model leading_ones<32> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 96.732 seconds; current allocated memory: 183.174 MB.
Execute       syn_report -verbosereport -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_32_s.verbose.sched.rpt 
Execute       db_write -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_32_s.sched.adb -f 
INFO-FLOW: Finish scheduling leading_ones<32>.
Execute       set_default_model leading_ones<32> 
Execute       bind -model leading_ones<32> 
BIND OPTION: model=leading_ones<32>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 183.570 MB.
Execute       syn_report -verbosereport -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_32_s.verbose.bind.rpt 
Execute       db_write -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_32_s.bind.adb -f 
INFO-FLOW: Finish binding leading_ones<32>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'leading_ones_brutefo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model leading_ones_brutefo 
Execute       schedule -model leading_ones_brutefo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 183.832 MB.
Execute       syn_report -verbosereport -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_brutefo.verbose.sched.rpt 
Execute       db_write -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_brutefo.sched.adb -f 
INFO-FLOW: Finish scheduling leading_ones_brutefo.
Execute       set_default_model leading_ones_brutefo 
Execute       bind -model leading_ones_brutefo 
BIND OPTION: model=leading_ones_brutefo
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 184.302 MB.
Execute       syn_report -verbosereport -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_brutefo.verbose.bind.rpt 
Execute       db_write -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_brutefo.bind.adb -f 
INFO-FLOW: Finish binding leading_ones_brutefo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'leading_ones' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model leading_ones 
Execute       schedule -model leading_ones 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 184.510 MB.
Execute       syn_report -verbosereport -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.verbose.sched.rpt 
Execute       db_write -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.sched.adb -f 
INFO-FLOW: Finish scheduling leading_ones.
Execute       set_default_model leading_ones 
Execute       bind -model leading_ones 
BIND OPTION: model=leading_ones
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 184.950 MB.
Execute       syn_report -verbosereport -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.verbose.bind.rpt 
Execute       db_write -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.bind.adb -f 
INFO-FLOW: Finish binding leading_ones.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top 
Execute       schedule -model top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 185.462 MB.
Execute       syn_report -verbosereport -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.verbose.sched.rpt 
Execute       db_write -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.sched.adb -f 
INFO-FLOW: Finish scheduling top.
Execute       set_default_model top 
Execute       bind -model top 
BIND OPTION: model=top
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 186.270 MB.
Execute       syn_report -verbosereport -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.verbose.bind.rpt 
Command       syn_report done; 0.14 sec.
Execute       db_write -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.bind.adb -f 
INFO-FLOW: Finish binding top.
Execute       get_model_list top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess leading_ones<32> 
Execute       rtl_gen_preprocess leading_ones_brutefo 
Execute       rtl_gen_preprocess leading_ones 
Execute       rtl_gen_preprocess top 
INFO-FLOW: Model list for RTL generation: leading_ones<32> leading_ones_brutefo leading_ones top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'leading_ones_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model leading_ones<32> -vendor xilinx -mg_file D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_32_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'leading_ones_32_s'.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 187.112 MB.
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl leading_ones<32> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Repo/hls/labA/Multiplexor/solution1/syn/systemc/leading_ones_32_s -synmodules leading_ones<32> leading_ones_brutefo leading_ones top 
Execute       gen_rtl leading_ones<32> -style xilinx -f -lang vhdl -o D:/Repo/hls/labA/Multiplexor/solution1/syn/vhdl/leading_ones_32_s 
Execute       gen_rtl leading_ones<32> -style xilinx -f -lang vlog -o D:/Repo/hls/labA/Multiplexor/solution1/syn/verilog/leading_ones_32_s 
Execute       syn_report -csynth -model leading_ones<32> -o D:/Repo/hls/labA/Multiplexor/solution1/syn/report/leading_ones_32_s_csynth.rpt 
Execute       syn_report -rtlxml -model leading_ones<32> -o D:/Repo/hls/labA/Multiplexor/solution1/syn/report/leading_ones_32_s_csynth.xml 
Execute       syn_report -verbosereport -model leading_ones<32> -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_32_s.verbose.rpt 
Command       syn_report done; 0.359 sec.
Execute       db_write -model leading_ones<32> -f -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_32_s.adb 
Execute       gen_tb_info leading_ones<32> -p D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_32_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'leading_ones_brutefo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model leading_ones_brutefo -vendor xilinx -mg_file D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_brutefo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'leading_ones_brutefo'.
INFO: [HLS 200-111]  Elapsed time: 0.559 seconds; current allocated memory: 187.837 MB.
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl leading_ones_brutefo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Repo/hls/labA/Multiplexor/solution1/syn/systemc/leading_ones_brutefo -synmodules leading_ones<32> leading_ones_brutefo leading_ones top 
Execute       gen_rtl leading_ones_brutefo -style xilinx -f -lang vhdl -o D:/Repo/hls/labA/Multiplexor/solution1/syn/vhdl/leading_ones_brutefo 
Execute       gen_rtl leading_ones_brutefo -style xilinx -f -lang vlog -o D:/Repo/hls/labA/Multiplexor/solution1/syn/verilog/leading_ones_brutefo 
Execute       syn_report -csynth -model leading_ones_brutefo -o D:/Repo/hls/labA/Multiplexor/solution1/syn/report/leading_ones_brutefo_csynth.rpt 
Execute       syn_report -rtlxml -model leading_ones_brutefo -o D:/Repo/hls/labA/Multiplexor/solution1/syn/report/leading_ones_brutefo_csynth.xml 
Execute       syn_report -verbosereport -model leading_ones_brutefo -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_brutefo.verbose.rpt 
Execute       db_write -model leading_ones_brutefo -f -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_brutefo.adb 
Execute       gen_tb_info leading_ones_brutefo -p D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_brutefo 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'leading_ones' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model leading_ones -vendor xilinx -mg_file D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'leading_ones'.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 188.519 MB.
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl leading_ones -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Repo/hls/labA/Multiplexor/solution1/syn/systemc/leading_ones -synmodules leading_ones<32> leading_ones_brutefo leading_ones top 
Execute       gen_rtl leading_ones -style xilinx -f -lang vhdl -o D:/Repo/hls/labA/Multiplexor/solution1/syn/vhdl/leading_ones 
Execute       gen_rtl leading_ones -style xilinx -f -lang vlog -o D:/Repo/hls/labA/Multiplexor/solution1/syn/verilog/leading_ones 
Execute       syn_report -csynth -model leading_ones -o D:/Repo/hls/labA/Multiplexor/solution1/syn/report/leading_ones_csynth.rpt 
Execute       syn_report -rtlxml -model leading_ones -o D:/Repo/hls/labA/Multiplexor/solution1/syn/report/leading_ones_csynth.xml 
Execute       syn_report -verbosereport -model leading_ones -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.verbose.rpt 
Execute       db_write -model leading_ones -f -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.adb 
Execute       gen_tb_info leading_ones -p D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model top -vendor xilinx -mg_file D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'top/leadone_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/leadone_out_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/leadone_ret' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/mux_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/mux_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/mux_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/mux_in_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/mux_in_4_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/mux_in_5_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/mux_in_6_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/mux_in_7_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/mux_sel_onehot_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/mux_sel0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/mux_sel1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/mux_s' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/mux_ret_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/max_in_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/max_in_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/max_in_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/max_in_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/max_in_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/max_in_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/max_in_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/max_in_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/max_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/mode' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'top_mux_83_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_mux_83_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 190.012 MB.
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl top -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Repo/hls/labA/Multiplexor/solution1/syn/systemc/top -synmodules leading_ones<32> leading_ones_brutefo leading_ones top 
Execute       gen_rtl top -istop -style xilinx -f -lang vhdl -o D:/Repo/hls/labA/Multiplexor/solution1/syn/vhdl/top 
Execute       gen_rtl top -istop -style xilinx -f -lang vlog -o D:/Repo/hls/labA/Multiplexor/solution1/syn/verilog/top 
Execute       syn_report -csynth -model top -o D:/Repo/hls/labA/Multiplexor/solution1/syn/report/top_csynth.rpt 
Execute       syn_report -rtlxml -model top -o D:/Repo/hls/labA/Multiplexor/solution1/syn/report/top_csynth.xml 
Execute       syn_report -verbosereport -model top -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.verbose.rpt 
Command       syn_report done; 0.16 sec.
Execute       db_write -model top -f -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.adb 
Command       db_write done; 0.114 sec.
Execute       gen_tb_info top -p D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top 
Execute       export_constraint_db -f -tool general -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.constraint.tcl 
Execute       syn_report -designview -model top -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model top -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model top -o D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks top 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain top 
INFO-FLOW: Model list for RTL component generation: leading_ones<32> leading_ones_brutefo leading_ones top
INFO-FLOW: Handling components in module [leading_ones_32_s] ... 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_32_s.compgen.tcl 
INFO-FLOW: Handling components in module [leading_ones_brutefo] ... 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_brutefo.compgen.tcl 
INFO-FLOW: Handling components in module [leading_ones] ... 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.compgen.tcl 
INFO-FLOW: Handling components in module [top] ... 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.compgen.tcl 
INFO-FLOW: Found component top_mux_83_8_1_1.
INFO-FLOW: Append model top_mux_83_8_1_1
INFO-FLOW: Found component top_mux_83_32_1_1.
INFO-FLOW: Append model top_mux_83_32_1_1
INFO-FLOW: Append model leading_ones_32_s
INFO-FLOW: Append model leading_ones_brutefo
INFO-FLOW: Append model leading_ones
INFO-FLOW: Append model top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_mux_83_8_1_1 top_mux_83_32_1_1 leading_ones_32_s leading_ones_brutefo leading_ones top
INFO-FLOW: To file: write model top_mux_83_8_1_1
INFO-FLOW: To file: write model top_mux_83_32_1_1
INFO-FLOW: To file: write model leading_ones_32_s
INFO-FLOW: To file: write model leading_ones_brutefo
INFO-FLOW: To file: write model leading_ones
INFO-FLOW: To file: write model top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model top -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 115.38 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d D:/Repo/hls/labA/Multiplexor/solution1
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.119 sec.
Command       ap_source done; 0.119 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_32_s.compgen.tcl 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_brutefo.compgen.tcl 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.compgen.tcl 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d D:/Repo/hls/labA/Multiplexor/solution1
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.116 sec.
Command       ap_source done; 0.116 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top xml_exists=0
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_32_s.compgen.tcl 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_brutefo.compgen.tcl 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.compgen.tcl 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_32_s.compgen.tcl 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_brutefo.compgen.tcl 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.compgen.tcl 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.303 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_32_s.compgen.tcl 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_brutefo.compgen.tcl 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.compgen.tcl 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.constraint.tcl 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=54
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=26
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=6 #gSsdmPorts=54
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.compgen.dataonly.tcl 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.constraint.tcl 
Execute       sc_get_clocks top 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_32_s.tbgen.tcl 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_brutefo.tbgen.tcl 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.tbgen.tcl 
Execute       source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:01:41 . Memory (MB): peak = 263.168 ; gain = 172.621
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
Command     autosyn done; 3.959 sec.
Command   csynth_design done; 99.048 sec.
Command ap_source done; 100.102 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/Repo/hls/labA/Multiplexor/solution1 opened at Thu Apr 08 02:16:05 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.125 sec.
Command     ap_source done; 0.127 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.522 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.66 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.863 sec.
Execute   cosim_design -trace_level all 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.118 sec.
Command     ap_source done; 0.119 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/testbench.cpp 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/top.cpp 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/nextpow2.h 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/mux_onehot_if.cpp 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/mux_onehot.cpp 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/mux_binary_opt.cpp 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/mux_binary2onehot_opt.cpp 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/mux_binary.cpp 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/mux_2to1.cpp 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/mux.h 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/max_tmpl.h 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/max_algorithmic.cpp 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/max.h 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/max.cpp 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/log2ceil.h 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/leading_ones_tmpl.h 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/leading_ones_template.cpp 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/leading_ones_log2.cpp 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/leading_ones_bruteforce.cpp 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/leading_ones.h 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/leading_ones.cpp 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
ERROR: [COSIM 212-366] Cannot delete directory  'sim/verilog': it is being used by another program. Please close the program and try again.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 0.311 sec.
Command ap_source done; error code: 1; 1.177 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/Repo/hls/labA/Multiplexor/solution1 opened at Thu Apr 08 02:16:17 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.125 sec.
Command     ap_source done; 0.125 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.511 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.644 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.841 sec.
Execute   cosim_design -trace_level all 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.118 sec.
Command     ap_source done; 0.118 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/testbench.cpp 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/top.cpp 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/nextpow2.h 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/mux_onehot_if.cpp 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/mux_onehot.cpp 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/mux_binary_opt.cpp 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/mux_binary2onehot_opt.cpp 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/mux_binary.cpp 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/mux_2to1.cpp 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/mux.h 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/max_tmpl.h 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/max_algorithmic.cpp 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/max.h 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/max.cpp 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/log2ceil.h 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/leading_ones_tmpl.h 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/leading_ones_template.cpp 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/leading_ones_log2.cpp 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/leading_ones_bruteforce.cpp 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/leading_ones.h 
Execute     is_encrypted D:/Repo/hls/labA/Multiplexor/leading_ones.cpp 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: D:/Repo/hls/labA/Multiplexor/testbench.cpp D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.089 sec.
Execute     tidy_31 xilinx-tb31-process D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 2.361 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: D:/Repo/hls/labA/Multiplexor/top.cpp D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/top.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/top.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/top.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.998 sec.
Execute     tidy_31 xilinx-tb31-process D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.003 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: D:/Repo/hls/labA/Multiplexor/mux_onehot_if.cpp D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/mux_onehot_if.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/mux_onehot_if.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/mux_onehot_if.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.993 sec.
Execute     tidy_31 xilinx-tb31-process D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/mux_onehot_if.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/mux_onehot_if.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.025 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: D:/Repo/hls/labA/Multiplexor/mux_onehot.cpp D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/mux_onehot.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/mux_onehot.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/mux_onehot.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.987 sec.
Execute     tidy_31 xilinx-tb31-process D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/mux_onehot.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/mux_onehot.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.977 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: D:/Repo/hls/labA/Multiplexor/mux_binary_opt.cpp D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/mux_binary_opt.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/mux_binary_opt.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/mux_binary_opt.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.994 sec.
Execute     tidy_31 xilinx-tb31-process D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/mux_binary_opt.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/mux_binary_opt.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.987 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: D:/Repo/hls/labA/Multiplexor/mux_binary2onehot_opt.cpp D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/mux_binary2onehot_opt.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/mux_binary2onehot_opt.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/mux_binary2onehot_opt.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.986 sec.
Execute     tidy_31 xilinx-tb31-process D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/mux_binary2onehot_opt.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/mux_binary2onehot_opt.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.991 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: D:/Repo/hls/labA/Multiplexor/mux_binary.cpp D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/mux_binary.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/mux_binary.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/mux_binary.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.984 sec.
Execute     tidy_31 xilinx-tb31-process D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/mux_binary.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/mux_binary.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.991 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: D:/Repo/hls/labA/Multiplexor/mux_2to1.cpp D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/mux_2to1.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/mux_2to1.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/mux_2to1.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.983 sec.
Execute     tidy_31 xilinx-tb31-process D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/mux_2to1.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/mux_2to1.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.984 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: D:/Repo/hls/labA/Multiplexor/max_algorithmic.cpp D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/max_algorithmic.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/max_algorithmic.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/max_algorithmic.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/max_algorithmic.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/max_algorithmic.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: D:/Repo/hls/labA/Multiplexor/max.cpp D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/max.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/max.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/max.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/max.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/max.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: D:/Repo/hls/labA/Multiplexor/leading_ones_template.cpp D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/leading_ones_template.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/leading_ones_template.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/leading_ones_template.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.173 sec.
Execute     tidy_31 xilinx-tb31-process D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/leading_ones_template.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/leading_ones_template.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.196 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: D:/Repo/hls/labA/Multiplexor/leading_ones_log2.cpp D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/leading_ones_log2.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/leading_ones_log2.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/leading_ones_log2.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.047 sec.
Execute     tidy_31 xilinx-tb31-process D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/leading_ones_log2.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/leading_ones_log2.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.031 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: D:/Repo/hls/labA/Multiplexor/leading_ones_bruteforce.cpp D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/leading_ones_bruteforce.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/leading_ones_bruteforce.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/leading_ones_bruteforce.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.985 sec.
Execute     tidy_31 xilinx-tb31-process D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/leading_ones_bruteforce.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/leading_ones_bruteforce.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.001 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: D:/Repo/hls/labA/Multiplexor/leading_ones.cpp D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/leading_ones.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/leading_ones.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/leading_ones.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.991 sec.
Execute     tidy_31 xilinx-tb31-process D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/leading_ones.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors D:/Repo/hls/labA/Multiplexor/solution1/./sim/autowrap/testbench/leading_ones.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1 sec.
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.424 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 11.391 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 65.785 sec.
Command ap_source done; 66.629 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/Repo/hls/labA/Multiplexor/solution1 opened at Thu Apr 08 02:21:30 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.123 sec.
Command     ap_source done; 0.123 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.515 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.648 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.844 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.117 sec.
Command     ap_source done; 0.117 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.117 sec.
Command     ap_source done; 0.118 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top xml_exists=1
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_32_s.compgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_brutefo.compgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.compgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_32_s.compgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_brutefo.compgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.compgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command     ap_source done; 0.315 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_32_s.compgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones_brutefo.compgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/leading_ones.compgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.compgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.constraint.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=54
INFO-FLOW: DBG:CMD:       copying IP vlog from D:/Repo/hls/labA/Multiplexor/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from D:/Repo/hls/labA/Multiplexor/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=54
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=top
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=top
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.constraint.tcl 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files D:/Repo/hls/labA/Multiplexor/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Repo/hls/labA/Multiplexor/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.119 sec.
Command     ap_source done; 0.119 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec D:/Repo/hls/labA/Multiplexor/solution1/impl/ip/pack.bat
Command   export_design done; 8.138 sec.
Command ap_source done; 8.985 sec.
Execute cleanup_all 
