<dec f='llvm/llvm/include/llvm/CodeGen/MachineInstrBundle.h' l='182' type='bool'/>
<offset>24</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstrBundle.h' l='180'>/// Reg or one of its aliases is read. The register may only be read
    /// partially.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='1396' u='r' c='_ZNK4llvm17MachineBasicBlock23computeRegisterLivenessEPKNS_18TargetRegisterInfoEjNS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='1453' u='r' c='_ZNK4llvm17MachineBasicBlock23computeRegisterLivenessEPKNS_18TargetRegisterInfoEjNS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstrBundle.cpp' l='341' u='w' c='_ZN4llvm26MachineOperandIteratorBase14analyzePhysRegEjPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp' l='357' u='r' c='_ZN12_GLOBAL__N_111SSACCmpConv22findConvertibleCompareEPN4llvm17MachineBasicBlockE'/>
