{
  "title": "GitHub Verilog Languages Daily Trending",
  "description": "Daily Trending of Verilog Languages in GitHub",
  "link": "https://github.com/isboyjc/github-trending-api",
  "pubDate": "Tue, 04 Mar 2025 07:15:44 GMT",
  "items": [
    {
      "title": "alexforencich/verilog-ethernet",
      "url": "https://github.com/alexforencich/verilog-ethernet",
      "description": "Verilog Ethernet components for FPGA implementation",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "2,460",
      "forks": "732",
      "addStars": "1",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/508807?s=40&v=4",
          "name": "alexforencich",
          "url": "https://github.com/alexforencich"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/48435475?s=40&v=4",
          "name": "lomotos10",
          "url": "https://github.com/lomotos10"
        }
      ]
    },
    {
      "title": "riscv-mcu/e203_hbirdv2",
      "url": "https://github.com/riscv-mcu/e203_hbirdv2",
      "description": "The Ultra-Low Power RISC-V Core",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,420",
      "forks": "357",
      "addStars": "1",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/13828612?s=40&v=4",
          "name": "hucan7",
          "url": "https://github.com/hucan7"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/1538922?s=40&v=4",
          "name": "fanghuaqi",
          "url": "https://github.com/fanghuaqi"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/144345?s=40&v=4",
          "name": "Carton",
          "url": "https://github.com/Carton"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/766788?s=40&v=4",
          "name": "howard0su",
          "url": "https://github.com/howard0su"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/1916518?s=40&v=4",
          "name": "Icenowy",
          "url": "https://github.com/Icenowy"
        }
      ]
    },
    {
      "title": "corundum/corundum",
      "url": "https://github.com/corundum/corundum",
      "description": "Open source FPGA-based NIC and platform for in-network compute",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,821",
      "forks": "434",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/508807?s=40&v=4",
          "name": "alexforencich",
          "url": "https://github.com/alexforencich"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/56249772?s=40&v=4",
          "name": "joft-mle",
          "url": "https://github.com/joft-mle"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/10325586?s=40&v=4",
          "name": "Basseuph",
          "url": "https://github.com/Basseuph"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/56433206?s=40&v=4",
          "name": "andreasbraun90",
          "url": "https://github.com/andreasbraun90"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/37203263?s=40&v=4",
          "name": "minseongg",
          "url": "https://github.com/minseongg"
        }
      ]
    },
    {
      "title": "pulp-platform/cheshire",
      "url": "https://github.com/pulp-platform/cheshire",
      "description": "A minimal Linux-capable 64-bit RISC-V SoC built around CVA6",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "229",
      "forks": "54",
      "addStars": "1",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/49639136?s=40&v=4",
          "name": "paulsc96",
          "url": "https://github.com/paulsc96"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/62642743?s=40&v=4",
          "name": "alex96295",
          "url": "https://github.com/alex96295"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6498078?s=40&v=4",
          "name": "niwis",
          "url": "https://github.com/niwis"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/65011851?s=40&v=4",
          "name": "thommythomaso",
          "url": "https://github.com/thommythomaso"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6088584?s=40&v=4",
          "name": "micprog",
          "url": "https://github.com/micprog"
        }
      ]
    },
    {
      "title": "OSCPU/yosys-sta",
      "url": "https://github.com/OSCPU/yosys-sta",
      "description": "",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "54",
      "forks": "13",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/19884013?s=40&v=4",
          "name": "sashimi-yzh",
          "url": "https://github.com/sashimi-yzh"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/68261483?s=40&v=4",
          "name": "0xharry",
          "url": "https://github.com/0xharry"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/27348671?s=40&v=4",
          "name": "OldLiu001",
          "url": "https://github.com/OldLiu001"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/59007159?s=40&v=4",
          "name": "Yakkhini",
          "url": "https://github.com/Yakkhini"
        }
      ]
    },
    {
      "title": "alexforencich/verilog-pcie",
      "url": "https://github.com/alexforencich/verilog-pcie",
      "description": "Verilog PCI express components",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,234",
      "forks": "323",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/508807?s=40&v=4",
          "name": "alexforencich",
          "url": "https://github.com/alexforencich"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/56433206?s=40&v=4",
          "name": "andreasbraun90",
          "url": "https://github.com/andreasbraun90"
        }
      ]
    },
    {
      "title": "efabless/caravel_user_project_analog",
      "url": "https://github.com/efabless/caravel_user_project_analog",
      "description": "",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "46",
      "forks": "95",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/42048757?s=40&v=4",
          "name": "jeffdi",
          "url": "https://github.com/jeffdi"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/25064257?s=40&v=4",
          "name": "Manarabdelaty",
          "url": "https://github.com/Manarabdelaty"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/12645599?s=40&v=4",
          "name": "RTimothyEdwards",
          "url": "https://github.com/RTimothyEdwards"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/67271180?s=40&v=4",
          "name": "marwaneltoukhy",
          "url": "https://github.com/marwaneltoukhy"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/8349634?s=40&v=4",
          "name": "d-m-bailey",
          "url": "https://github.com/d-m-bailey"
        }
      ]
    },
    {
      "title": "efabless/caravel_user_project",
      "url": "https://github.com/efabless/caravel_user_project",
      "description": "https://caravel-user-project.readthedocs.io",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "193",
      "forks": "346",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/42048757?s=40&v=4",
          "name": "jeffdi",
          "url": "https://github.com/jeffdi"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/67271180?s=40&v=4",
          "name": "marwaneltoukhy",
          "url": "https://github.com/marwaneltoukhy"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/25064257?s=40&v=4",
          "name": "Manarabdelaty",
          "url": "https://github.com/Manarabdelaty"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/12303699?s=40&v=4",
          "name": "kareefardi",
          "url": "https://github.com/kareefardi"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/47463234?s=40&v=4",
          "name": "a-omla",
          "url": "https://github.com/a-omla"
        }
      ]
    },
    {
      "title": "vortexgpgpu/vortex",
      "url": "https://github.com/vortexgpgpu/vortex",
      "description": "",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,420",
      "forks": "298",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/2282163?s=40&v=4",
          "name": "tinebp",
          "url": "https://github.com/tinebp"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/60236720?s=40&v=4",
          "name": "jaewon-lee-github",
          "url": "https://github.com/jaewon-lee-github"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/44707773?s=40&v=4",
          "name": "SantoshSrivatsan24",
          "url": "https://github.com/SantoshSrivatsan24"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/22665322?s=40&v=4",
          "name": "Udit8348",
          "url": "https://github.com/Udit8348"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/42877662?s=40&v=4",
          "name": "MalikBurton",
          "url": "https://github.com/MalikBurton"
        }
      ]
    },
    {
      "title": "The-OpenROAD-Project/OpenROAD",
      "url": "https://github.com/The-OpenROAD-Project/OpenROAD",
      "description": "OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,802",
      "forks": "607",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/761514?s=40&v=4",
          "name": "maliberty",
          "url": "https://github.com/maliberty"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/43450810?s=40&v=4",
          "name": "eder-matheus",
          "url": "https://github.com/eder-matheus"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/34749589?s=40&v=4",
          "name": "jjcherry56",
          "url": "https://github.com/jjcherry56"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/46405338?s=40&v=4",
          "name": "gadfort",
          "url": "https://github.com/gadfort"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/56893454?s=40&v=4",
          "name": "osamahammad21",
          "url": "https://github.com/osamahammad21"
        }
      ]
    },
    {
      "title": "nvdla/hw",
      "url": "https://github.com/nvdla/hw",
      "description": "RTL, Cmodel, and testbench for NVDLA",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,821",
      "forks": "579",
      "addStars": "1",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/997975?s=40&v=4",
          "name": "zdraw",
          "url": "https://github.com/zdraw"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/87427?s=40&v=4",
          "name": "jwise",
          "url": "https://github.com/jwise"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/15686911?s=40&v=4",
          "name": "shallyou",
          "url": "https://github.com/shallyou"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/32145820?s=40&v=4",
          "name": "nvdsmith",
          "url": "https://github.com/nvdsmith"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/33321613?s=40&v=4",
          "name": "xalogic-linus",
          "url": "https://github.com/xalogic-linus"
        }
      ]
    },
    {
      "title": "The-OpenROAD-Project/OpenROAD-flow-scripts",
      "url": "https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts",
      "description": "OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "382",
      "forks": "312",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/761514?s=40&v=4",
          "name": "maliberty",
          "url": "https://github.com/maliberty"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/9001905?s=40&v=4",
          "name": "vvbandeira",
          "url": "https://github.com/vvbandeira"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/2798822?s=40&v=4",
          "name": "oharboe",
          "url": "https://github.com/oharboe"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/43450810?s=40&v=4",
          "name": "eder-matheus",
          "url": "https://github.com/eder-matheus"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/71403620?s=40&v=4",
          "name": "ravi-varadarajan",
          "url": "https://github.com/ravi-varadarajan"
        }
      ]
    }
  ]
}