INFO: [VRFC 10-2263] Analyzing Verilog file "e:/01_soc/06_keypad/zynqlab06/zynqlab06.tmp/mykeypad2_v1_0_project/myKEYPAD2_v1_0_project.sim/sim_1/impl/func/xsim/tb_Keypad_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keypad
INFO: [VRFC 10-311] analyzing module myKEYPAD2_v1_0
INFO: [VRFC 10-311] analyzing module myKEYPAD2_v1_0_S00_AXI
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/01_soc/ip_repo/myKEYPAD2_1.0/hdl/Keypad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keypad
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Keypad' [e:/01_soc/ip_repo/myKEYPAD2_1.0/hdl/Keypad.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/01_soc/ip_repo/myKEYPAD2_1.0/hdl/tb_Keypad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Keypad
