<dec f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='814' type='bool llvm::SIInstrInfo::canShrink(const llvm::MachineInstr &amp; MI, const llvm::MachineRegisterInfo &amp; MRI) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3414' ll='3469' type='bool llvm::SIInstrInfo::canShrink(const llvm::MachineInstr &amp; MI, const llvm::MachineRegisterInfo &amp; MRI) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp' l='860' u='c' c='_ZNK12_GLOBAL__N_114SIPeepholeSDWA21pseudoOpConvertToVOP2ERN4llvm12MachineInstrERKNS1_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp' l='872' u='c' c='_ZNK12_GLOBAL__N_114SIPeepholeSDWA21pseudoOpConvertToVOP2ERN4llvm12MachineInstrERKNS1_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='721' u='c' c='_ZN12_GLOBAL__N_120SIShrinkInstructions20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='725' u='c' c='_ZN12_GLOBAL__N_120SIShrinkInstructions20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
