// Seed: 1044831945
module module_0;
  wire id_1 = id_1;
  wand id_2 = id_1 ? 1'b0 : (-1);
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wand id_1;
  module_0 modCall_1 ();
  assign id_1 = 1;
  not primCall (id_1, id_2);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input logic [7:0] id_2;
  output logic [7:0] id_1;
  module_0 modCall_1 ();
  assign id_1#(.id_3(-1 - 1)) [-1] = id_2;
  logic [-1 : 1 'b0] id_5;
  ;
  logic [1 : -1] id_6[-1 : -1 'h0];
endmodule
