#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Jun 06 21:01:48 2016
# Process ID: 1368
# Log file: C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.runs/synth_1/top_pcie_turbo.vds
# Journal file: C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_pcie_turbo.tcl -notrace
Command: synth_design -top top_pcie_turbo -part xc7vx690tffg1157-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2016.05' and will expire in -6 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/functions.vh:58]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/functions.vh:74]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/ultrascale.vh:361]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/ultrascale.vh:376]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tlp.vh:228]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tlp.vh:248]
WARNING: [Synth 8-2507] parameter declaration becomes local in chnl_parallel_turbo_decoder with formal parameter declaration list [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/chnl_parallel_turbo_decoder.v:43]
WARNING: [Synth 8-2507] parameter declaration becomes local in chnl_parallel_turbo_decoder with formal parameter declaration list [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/chnl_parallel_turbo_decoder.v:44]
WARNING: [Synth 8-2507] parameter declaration becomes local in chnl_parallel_turbo_decoder with formal parameter declaration list [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/chnl_parallel_turbo_decoder.v:45]
WARNING: [Synth 8-2507] parameter declaration becomes local in chnl_parallel_turbo_decoder with formal parameter declaration list [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/chnl_parallel_turbo_decoder.v:46]
WARNING: [Synth 8-2507] parameter declaration becomes local in chnl_parallel_turbo_decoder with formal parameter declaration list [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/chnl_parallel_turbo_decoder.v:47]
WARNING: [Synth 8-2507] parameter declaration becomes local in chnl_parallel_turbo_decoder with formal parameter declaration list [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/chnl_parallel_turbo_decoder.v:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in chnl_parallel_turbo_decoder with formal parameter declaration list [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/chnl_parallel_turbo_decoder.v:49]
WARNING: [Synth 8-2507] parameter declaration becomes local in chnl_parallel_turbo_decoder with formal parameter declaration list [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/chnl_parallel_turbo_decoder.v:50]
WARNING: [Synth 8-2507] parameter declaration becomes local in chnl_parallel_turbo_decoder with formal parameter declaration list [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/chnl_parallel_turbo_decoder.v:51]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 266.520 ; gain = 72.430
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_pcie_turbo' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/VC709Gen2x8If128.v:47]
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
	Parameter C_NUM_LANES bound to: 8 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_PAYLOAD_BYTES bound to: 256 - type: integer 
	Parameter C_LOG_NUM_TAGS bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:10256]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:10256]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:10386]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (2#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:10386]
INFO: [Synth 8-638] synthesizing module 'PCIeGen2x8If128' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.runs/synth_1/.Xil/Vivado-1368-XIAOSHI-NCRL/realtime/PCIeGen2x8If128_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'PCIeGen2x8If128' (3#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.runs/synth_1/.Xil/Vivado-1368-XIAOSHI-NCRL/realtime/PCIeGen2x8If128_stub.v:7]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_rq_tready' does not match port width (4) of module 'PCIeGen2x8If128' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/VC709Gen2x8If128.v:270]
WARNING: [Synth 8-689] width (22) of port connection 'm_axis_rc_tready' does not match port width (1) of module 'PCIeGen2x8If128' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/VC709Gen2x8If128.v:278]
WARNING: [Synth 8-689] width (22) of port connection 'm_axis_cq_tready' does not match port width (1) of module 'PCIeGen2x8If128' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/VC709Gen2x8If128.v:285]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_cc_tready' does not match port width (4) of module 'PCIeGen2x8If128' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/VC709Gen2x8If128.v:292]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_phy_link_status' does not match port width (2) of module 'PCIeGen2x8If128' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/VC709Gen2x8If128.v:304]
INFO: [Synth 8-638] synthesizing module 'riffa_wrapper_vc709' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/riffa_wrapper_vc709.v:47]
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_PAYLOAD_BYTES bound to: 256 - type: integer 
	Parameter C_LOG_NUM_TAGS bound to: 6 - type: integer 
	Parameter C_FPGA_NAME bound to: REGT - type: string 
	Parameter C_MAX_READ_REQ_BYTES bound to: 512 - type: integer 
	Parameter C_VENDOR bound to: ULTRASCALE - type: string 
	Parameter C_KEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'engine_layer' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/engine_layer.v:45]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_LOG_NUM_TAGS bound to: 6 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_VENDOR bound to: ULTRASCALE - type: string 
INFO: [Synth 8-638] synthesizing module 'rx_engine_ultrascale' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/rx_engine_ultrascale.v:48]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_RX_PIPELINE_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rxc_engine_ultrascale' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/rxc_engine_ultrascale.v:47]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_RX_PIPELINE_DEPTH bound to: 3 - type: integer 
	Parameter C_RX_META_STAGES bound to: 0 - type: integer 
	Parameter C_RX_DATA_STAGES bound to: 1 - type: integer 
	Parameter C_RX_BE_W bound to: 8 - type: integer 
	Parameter C_RX_INPUT_STAGES bound to: 0 - type: integer 
	Parameter C_RX_OUTPUT_STAGES bound to: 2 - type: integer 
	Parameter C_RX_COMPUTATION_STAGES bound to: 1 - type: integer 
	Parameter C_TOTAL_STAGES bound to: 3 - type: integer 
	Parameter C_RX_METADW0_CYCLE bound to: 0 - type: integer 
	Parameter C_RX_METADW1_CYCLE bound to: 0 - type: integer 
	Parameter C_RX_METADW2_CYCLE bound to: 0 - type: integer 
	Parameter C_RX_PAYLOAD_CYCLE bound to: 0 - type: integer 
	Parameter C_RX_BE_CYCLE bound to: 0 - type: integer 
	Parameter C_RX_METADW0_INDEX bound to: 0 - type: integer 
	Parameter C_RX_METADW1_INDEX bound to: 32 - type: integer 
	Parameter C_RX_METADW2_INDEX bound to: 64 - type: integer 
	Parameter C_RX_BE_INDEX bound to: 0 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_VALUE bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'register' (4#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/register.v:43]
INFO: [Synth 8-638] synthesizing module 'register__parameterized0' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized0' (4#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/register.v:43]
INFO: [Synth 8-638] synthesizing module 'register__parameterized1' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 33 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized1' (4#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/register.v:43]
INFO: [Synth 8-638] synthesizing module 'register__parameterized2' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized2' (4#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/register.v:43]
INFO: [Synth 8-638] synthesizing module 'shiftreg' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/shiftreg.v:49]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftreg' (5#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized0' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/shiftreg.v:49]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized0' (5#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized1' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/shiftreg.v:49]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized1' (5#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized2' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/shiftreg.v:49]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized2' (5#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-638] synthesizing module 'offset_to_mask' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/offset_to_mask.v:36]
	Parameter C_MASK_SWAP bound to: 0 - type: integer 
	Parameter C_MASK_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'offset_to_mask' (6#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/offset_to_mask.v:36]
INFO: [Synth 8-638] synthesizing module 'register__parameterized3' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 4 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized3' (6#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/register.v:43]
INFO: [Synth 8-638] synthesizing module 'pipeline' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline' (7#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline' (8#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized0' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 105 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized0' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 105 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized0' (8#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized0' (8#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-256] done synthesizing module 'rxc_engine_ultrascale' (9#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/rxc_engine_ultrascale.v:47]
INFO: [Synth 8-638] synthesizing module 'rxr_engine_ultrascale' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/rxr_engine_ultrascale.v:47]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_RX_PIPELINE_DEPTH bound to: 3 - type: integer 
	Parameter C_RX_BE_W bound to: 8 - type: integer 
	Parameter C_RX_INPUT_STAGES bound to: 0 - type: integer 
	Parameter C_RX_OUTPUT_STAGES bound to: 2 - type: integer 
	Parameter C_RX_COMPUTATION_STAGES bound to: 1 - type: integer 
	Parameter C_TOTAL_STAGES bound to: 3 - type: integer 
	Parameter C_RX_ADDRDW0_CYCLE bound to: 0 - type: integer 
	Parameter C_RX_ADDRDW1_CYCLE bound to: 0 - type: integer 
	Parameter C_RX_METADW0_CYCLE bound to: 0 - type: integer 
	Parameter C_RX_METADW1_CYCLE bound to: 0 - type: integer 
	Parameter C_RX_PAYLOAD_CYCLE bound to: 1 - type: integer 
	Parameter C_RX_BE_CYCLE bound to: 0 - type: integer 
	Parameter C_RX_ADDRDW0_INDEX bound to: 0 - type: integer 
	Parameter C_RX_ADDRDW1_INDEX bound to: 32 - type: integer 
	Parameter C_RX_METADW0_INDEX bound to: 64 - type: integer 
	Parameter C_RX_METADW1_INDEX bound to: 96 - type: integer 
	Parameter C_RX_BE_INDEX bound to: 0 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register__parameterized4' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized4' (9#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/register.v:43]
INFO: [Synth 8-638] synthesizing module 'register__parameterized5' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized5' (9#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/register.v:43]
INFO: [Synth 8-638] synthesizing module 'register__parameterized6' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized6' (9#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/register.v:43]
INFO: [Synth 8-638] synthesizing module 'register__parameterized7' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized7' (9#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/register.v:43]
INFO: [Synth 8-638] synthesizing module 'register__parameterized8' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized8' (9#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/register.v:43]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized3' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/shiftreg.v:49]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized3' (9#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized4' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/shiftreg.v:49]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized4' (9#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized5' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/shiftreg.v:49]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized5' (9#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized6' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/shiftreg.v:49]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized6' (9#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-638] synthesizing module 'register__parameterized9' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 4 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized9' (9#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/register.v:43]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized1' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 153 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized1' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 153 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized1' (9#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized1' (9#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-256] done synthesizing module 'rxr_engine_ultrascale' (10#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/rxr_engine_ultrascale.v:47]
INFO: [Synth 8-256] done synthesizing module 'rx_engine_ultrascale' (11#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/rx_engine_ultrascale.v:48]
INFO: [Synth 8-638] synthesizing module 'tx_engine_ultrascale' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_engine_ultrascale.v:50]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_DEPTH_PACKETS bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'txr_engine_ultrascale' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/txr_engine_ultrascale.v:51]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_DEPTH_PACKETS bound to: 10 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_HDR_DWORDS bound to: 4 - type: integer 
	Parameter C_MAX_ALIGN_DWORDS bound to: 0 - type: integer 
	Parameter C_MAX_NONPAY_DWORDS bound to: 5 - type: integer 
	Parameter C_MAX_PACKET_DWORDS bound to: 69 - type: integer 
	Parameter C_PIPELINE_FORMATTER_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_FORMATTER_OUTPUT bound to: 1 - type: integer 
	Parameter C_FORMATTER_DELAY bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'txr_formatter_ultrascale' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/txr_engine_ultrascale.v:254]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_NONPAY_DWORDS bound to: 5 - type: integer 
	Parameter C_MAX_PACKET_DWORDS bound to: 69 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized2' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 127 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized2' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 127 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized2' (11#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized2' (11#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized3' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized3' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized3' (11#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized3' (11#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-256] done synthesizing module 'txr_formatter_ultrascale' (12#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/txr_engine_ultrascale.v:254]
INFO: [Synth 8-638] synthesizing module 'tx_engine' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_engine.v:49]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_DEPTH_PACKETS bound to: 10 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_FORMATTER_DELAY bound to: 2 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_PIPELINE_HDR_FIFO_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_HDR_FIFO_OUTPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_HDR_INPUT bound to: 1 - type: integer 
	Parameter C_ACTUAL_HDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_USE_COMPUTE_REG bound to: 1 - type: integer 
	Parameter C_USE_READY_REG bound to: 1 - type: integer 
	Parameter C_USE_FWFT_HDR_FIFO bound to: 1 - type: integer 
	Parameter C_DATA_FIFO_DEPTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tx_data_pipeline' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_data_pipeline.v:55]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_MAX_PAYLOAD bound to: 2048 - type: integer 
	Parameter C_DEPTH_PACKETS bound to: 13 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
INFO: [Synth 8-638] synthesizing module 'tx_data_shift' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_data_shift.v:73]
	Parameter C_PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_ROTATE_BITS bound to: 2 - type: integer 
	Parameter C_NUM_MUXES bound to: 4 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 4 - type: integer 
	Parameter C_MASK_WIDTH bound to: 4 - type: integer 
	Parameter C_AGGREGATE_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized4' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 134 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized4' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 134 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized4' (12#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized4' (12#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized5' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 137 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized5' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 137 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized5' (12#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized5' (12#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'rotate' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/rotate.v:44]
	Parameter C_DIRECTION bound to: RIGHT - type: string 
	Parameter C_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rotate' (13#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/rotate.v:44]
INFO: [Synth 8-638] synthesizing module 'offset_flag_to_one_hot' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/offset_flag_to_one_hot.v:45]
	Parameter C_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'offset_flag_to_one_hot' (14#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/offset_flag_to_one_hot.v:45]
INFO: [Synth 8-638] synthesizing module 'rotate__parameterized0' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/rotate.v:44]
	Parameter C_DIRECTION bound to: LEFT - type: string 
	Parameter C_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rotate__parameterized0' (14#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/rotate.v:44]
INFO: [Synth 8-638] synthesizing module 'rotate__parameterized1' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/rotate.v:44]
	Parameter C_DIRECTION bound to: LEFT - type: string 
	Parameter C_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rotate__parameterized1' (14#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/rotate.v:44]
INFO: [Synth 8-638] synthesizing module 'rotate__parameterized2' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/rotate.v:44]
	Parameter C_DIRECTION bound to: LEFT - type: string 
	Parameter C_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rotate__parameterized2' (14#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/rotate.v:44]
INFO: [Synth 8-638] synthesizing module 'rotate__parameterized3' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/rotate.v:44]
	Parameter C_DIRECTION bound to: LEFT - type: string 
	Parameter C_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rotate__parameterized3' (14#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/rotate.v:44]
INFO: [Synth 8-638] synthesizing module 'one_hot_mux' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/one_hot_mux.v:44]
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 4 - type: integer 
	Parameter C_AGGREGATE_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'one_hot_mux' (15#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/one_hot_mux.v:44]
INFO: [Synth 8-256] done synthesizing module 'tx_data_shift' (16#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_data_shift.v:73]
INFO: [Synth 8-638] synthesizing module 'tx_data_fifo' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_data_fifo.v:63]
	Parameter C_DEPTH_PACKETS bound to: 13 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_MAX_PAYLOAD bound to: 2048 - type: integer 
	Parameter C_FIFO_OUTPUT_DEPTH bound to: 1 - type: integer 
	Parameter C_INPUT_DEPTH bound to: 1 - type: integer 
	Parameter C_OUTPUT_DEPTH bound to: 1 - type: integer 
	Parameter C_MAXPACKET_LINES bound to: 128 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 1664 - type: integer 
	Parameter C_FIFO_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_REGISTER_WIDTH bound to: 34 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 34 - type: integer 
	Parameter C_NUM_FIFOS bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized6' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized6' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized6' (16#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized6' (16#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/fifo.v:45]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_DEPTH bound to: 1664 - type: integer 
	Parameter C_DELAY bound to: 0 - type: integer 
	Parameter C_POW2_DEPTH bound to: 2048 - type: integer 
	Parameter C_DEPTH_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'scsdpram' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/scsdpram.v:50]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_DEPTH bound to: 2048 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'scsdpram' (17#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/scsdpram.v:50]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized7' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/shiftreg.v:49]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized7' (17#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-256] done synthesizing module 'fifo' (18#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/fifo.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized7' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized7' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized7' (18#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized7' (18#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized8' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized8' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized8' (18#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized8' (18#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized9' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized9' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized9' (18#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized9' (18#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized10' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized10' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized10' (18#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized10' (18#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized11' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized11' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized11' (18#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized11' (18#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized12' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized12' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized12' (18#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized12' (18#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized13' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized13' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized13' (18#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized13' (18#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
WARNING: [Synth 8-3848] Net RD_TX_DATA_PACKET_VALID in module/entity tx_data_fifo does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_data_fifo.v:91]
INFO: [Synth 8-256] done synthesizing module 'tx_data_fifo' (19#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_data_fifo.v:63]
WARNING: [Synth 8-350] instance 'txdf_inst' of module 'tx_data_fifo' requires 14 connections, but only 13 given [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_data_pipeline.v:138]
INFO: [Synth 8-256] done synthesizing module 'tx_data_pipeline' (20#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_data_pipeline.v:55]
INFO: [Synth 8-638] synthesizing module 'tx_hdr_fifo' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_hdr_fifo.v:56]
	Parameter C_DEPTH_PACKETS bound to: 4 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_WIDTH bound to: 158 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized14' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized14' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized14' (20#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized14' (20#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized0' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/fifo.v:45]
	Parameter C_WIDTH bound to: 158 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DELAY bound to: 0 - type: integer 
	Parameter C_POW2_DEPTH bound to: 4 - type: integer 
	Parameter C_DEPTH_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'scsdpram__parameterized0' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/scsdpram.v:50]
	Parameter C_WIDTH bound to: 158 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'scsdpram__parameterized0' (20#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/scsdpram.v:50]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized8' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/shiftreg.v:49]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized8' (20#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized0' (20#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/fifo.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized15' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized15' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized15' (20#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized15' (20#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-256] done synthesizing module 'tx_hdr_fifo' (21#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_hdr_fifo.v:56]
INFO: [Synth 8-638] synthesizing module 'tx_alignment_pipeline' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:87]
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_DATA_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_HDR_INPUT bound to: 1 - type: integer 
	Parameter C_USE_COMPUTE_REG bound to: 1 - type: integer 
	Parameter C_USE_READY_REG bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_AGGREGATE_WIDTH bound to: 256 - type: integer 
	Parameter C_MASK_WIDTH bound to: 4 - type: integer 
	Parameter C_NUM_MUXES bound to: 4 - type: integer 
	Parameter C_MUX_INPUTS bound to: 4 - type: integer 
	Parameter C_CLOG_MUX_INPUTS bound to: 2 - type: integer 
	Parameter C_MAX_SCHEDULE bound to: 3 - type: integer 
	Parameter C_CLOG_MAX_SCHEDULE bound to: 2 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'OFFSET' does not match port width (2) of module 'offset_to_mask' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:284]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized16' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized16' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized16' (21#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized16' (21#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized17' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 174 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized17' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 174 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized17' (21#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized17' (21#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized18' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized18' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized18' (21#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized18' (21#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized19' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 15 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized19' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized19' (21#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized19' (21#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/counter.v:47]
	Parameter C_MAX_VALUE bound to: 2 - type: integer 
	Parameter C_SAT_VALUE bound to: 2 - type: integer 
	Parameter C_RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (22#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/counter.v:47]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized0' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/counter.v:47]
	Parameter C_MAX_VALUE bound to: 32768 - type: integer 
	Parameter C_SAT_VALUE bound to: 65536 - type: integer 
	Parameter C_RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized0' (22#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/counter.v:47]
WARNING: [Synth 8-689] width (15) of port connection 'VALUE' does not match port width (16) of module 'counter__parameterized0' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:414]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized20' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 33 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized20' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized20' (22#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized20' (22#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized21' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 33 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized21' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized21' (22#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized21' (22#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized22' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 33 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized22' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized22' (22#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized22' (22#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized23' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 33 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized23' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized23' (22#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized23' (22#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'mux' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/mux.v:45]
	Parameter C_NUM_INPUTS bound to: 4 - type: integer 
	Parameter C_CLOG_NUM_INPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_TYPE bound to: SELECT - type: string 
INFO: [Synth 8-638] synthesizing module 'mux_select' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/mux.v:90]
	Parameter C_NUM_INPUTS bound to: 4 - type: integer 
	Parameter C_CLOG_NUM_INPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_select' (23#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/mux.v:90]
INFO: [Synth 8-256] done synthesizing module 'mux' (24#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/mux.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized24' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 132 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized24' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 132 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized24' (24#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized24' (24#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
WARNING: [Synth 8-3848] Net wSchedule[0][31] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][30] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][29] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][28] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][27] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][26] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][25] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][24] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][23] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][19] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][15] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][11] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][10] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][9] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][8] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][7] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][6] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][5] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][4] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][3] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][2] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][1] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][0] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][31] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][30] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][29] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][28] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][27] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][26] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][25] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][24] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][23] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][19] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][15] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][11] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][10] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][9] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][8] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][7] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][6] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][5] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][4] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][3] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][2] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][1] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][0] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][31] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][30] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][29] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][28] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][27] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][26] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][25] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][24] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][23] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][19] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][15] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][11] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][10] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][9] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][8] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][7] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][6] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][5] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][4] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][3] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][2] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][1] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][0] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][31] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][30] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][29] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][28] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][27] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][26] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][25] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][24] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][23] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][19] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][15] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][11] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][10] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][9] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][8] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][7] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][6] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][5] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][4] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][3] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][2] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][1] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][0] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:164]
INFO: [Synth 8-256] done synthesizing module 'tx_alignment_pipeline' (25#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_alignment_pipeline.v:87]
INFO: [Synth 8-256] done synthesizing module 'tx_engine' (26#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_engine.v:49]
INFO: [Synth 8-638] synthesizing module 'txr_translation_layer' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/txr_engine_ultrascale.v:385]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_INPUT_STAGES bound to: 1 - type: integer 
	Parameter C_OUTPUT_STAGES bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized25' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 134 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized25' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 134 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized25' (26#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized25' (26#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized26' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 133 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized26' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 133 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized26' (26#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized26' (26#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized27' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 193 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized27' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 193 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized27' (26#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized27' (26#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-256] done synthesizing module 'txr_translation_layer' (27#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/txr_engine_ultrascale.v:385]
INFO: [Synth 8-256] done synthesizing module 'txr_engine_ultrascale' (28#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/txr_engine_ultrascale.v:51]
INFO: [Synth 8-638] synthesizing module 'txc_engine_ultrascale' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/txc_engine_ultrascale.v:51]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_DEPTH_PACKETS bound to: 10 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_HDR_DWORDS bound to: 4 - type: integer 
	Parameter C_MAX_ALIGN_DWORDS bound to: 0 - type: integer 
	Parameter C_MAX_NONPAY_DWORDS bound to: 4 - type: integer 
	Parameter C_PIPELINE_FORMATTER_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_FORMATTER_OUTPUT bound to: 1 - type: integer 
	Parameter C_FORMATTER_DELAY bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'txc_formatter_ultrascale' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/txc_engine_ultrascale.v:251]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized28' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 131 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized28' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 131 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized28' (28#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized28' (28#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized29' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized29' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized29' (28#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized29' (28#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-256] done synthesizing module 'txc_formatter_ultrascale' (29#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/txc_engine_ultrascale.v:251]
INFO: [Synth 8-638] synthesizing module 'txc_translation_layer' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/txc_engine_ultrascale.v:375]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_INPUT_STAGES bound to: 1 - type: integer 
	Parameter C_OUTPUT_STAGES bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized30' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 134 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized30' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 134 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized30' (29#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized30' (29#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized31' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 133 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized31' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 133 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized31' (29#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized31' (29#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-256] done synthesizing module 'txc_translation_layer' (30#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/txc_engine_ultrascale.v:375]
INFO: [Synth 8-256] done synthesizing module 'txc_engine_ultrascale' (31#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/txc_engine_ultrascale.v:51]
INFO: [Synth 8-256] done synthesizing module 'tx_engine_ultrascale' (32#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_engine_ultrascale.v:50]
INFO: [Synth 8-256] done synthesizing module 'engine_layer' (33#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/engine_layer.v:45]
INFO: [Synth 8-638] synthesizing module 'riffa' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/riffa.v:38]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
	Parameter C_MAX_READ_REQ_BYTES bound to: 512 - type: integer 
	Parameter C_TAG_WIDTH bound to: 6 - type: integer 
	Parameter C_VENDOR bound to: ULTRASCALE - type: string 
	Parameter C_FPGA_NAME bound to: REGT - type: string 
	Parameter C_DEPTH_PACKETS bound to: 10 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
	Parameter C_NUM_CHNL_WIDTH bound to: 1 - type: integer 
	Parameter C_PCI_DATA_WORD_WIDTH bound to: 3 - type: integer 
	Parameter C_NUM_VECTORS bound to: 2 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reorder_queue' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/reorder_queue.v:62]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
	Parameter C_MAX_READ_REQ_BYTES bound to: 512 - type: integer 
	Parameter C_TAG_WIDTH bound to: 6 - type: integer 
	Parameter C_PCI_DATA_WORD bound to: 4 - type: integer 
	Parameter C_PCI_DATA_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter C_NUM_TAGS bound to: 64 - type: integer 
	Parameter C_DW_PER_TAG bound to: 128 - type: integer 
	Parameter C_TAG_DW_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_DATA_ADDR_STRIDE_WIDTH bound to: 5 - type: integer 
	Parameter C_DATA_ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ram_1clk_1w_1r' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/ram_1clk_1w_1r.v:48]
	Parameter C_RAM_WIDTH bound to: 32 - type: integer 
	Parameter C_RAM_DEPTH bound to: 2048 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram_1clk_1w_1r' (34#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-638] synthesizing module 'ram_1clk_1w_1r__parameterized0' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/ram_1clk_1w_1r.v:48]
	Parameter C_RAM_WIDTH bound to: 12 - type: integer 
	Parameter C_RAM_DEPTH bound to: 64 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram_1clk_1w_1r__parameterized0' (34#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-638] synthesizing module 'ram_1clk_1w_1r__parameterized1' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/ram_1clk_1w_1r.v:48]
	Parameter C_RAM_WIDTH bound to: 6 - type: integer 
	Parameter C_RAM_DEPTH bound to: 64 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram_1clk_1w_1r__parameterized1' (34#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-638] synthesizing module 'reorder_queue_input' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/reorder_queue_input.v:44]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_TAG_WIDTH bound to: 6 - type: integer 
	Parameter C_TAG_DW_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_DATA_ADDR_STRIDE_WIDTH bound to: 5 - type: integer 
	Parameter C_DATA_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_PCI_DATA_WORD bound to: 4 - type: integer 
	Parameter C_PCI_DATA_WORD_WIDTH bound to: 2 - type: integer 
	Parameter C_PCI_DATA_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter C_NUM_TAGS bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ram_1clk_1w_1r__parameterized2' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/ram_1clk_1w_1r.v:48]
	Parameter C_RAM_WIDTH bound to: 8 - type: integer 
	Parameter C_RAM_DEPTH bound to: 64 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram_1clk_1w_1r__parameterized2' (34#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-638] synthesizing module 'ram_1clk_1w_1r__parameterized3' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/ram_1clk_1w_1r.v:48]
	Parameter C_RAM_WIDTH bound to: 20 - type: integer 
	Parameter C_RAM_DEPTH bound to: 64 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram_1clk_1w_1r__parameterized3' (34#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-256] done synthesizing module 'reorder_queue_input' (35#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/reorder_queue_input.v:44]
INFO: [Synth 8-638] synthesizing module 'reorder_queue_output' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/reorder_queue_output.v:58]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
	Parameter C_TAG_WIDTH bound to: 6 - type: integer 
	Parameter C_TAG_DW_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_DATA_ADDR_STRIDE_WIDTH bound to: 5 - type: integer 
	Parameter C_DATA_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_PCI_DATA_WORD bound to: 4 - type: integer 
	Parameter C_PCI_DATA_WORD_WIDTH bound to: 2 - type: integer 
	Parameter C_PCI_DATA_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter C_NUM_TAGS bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reorder_queue_output' (36#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/reorder_queue_output.v:58]
INFO: [Synth 8-256] done synthesizing module 'reorder_queue' (37#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/reorder_queue.v:62]
INFO: [Synth 8-638] synthesizing module 'registers' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/registers.v:37]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
	Parameter C_MAX_READ_REQ_BYTES bound to: 512 - type: integer 
	Parameter C_VENDOR bound to: ULTRASCALE - type: string 
	Parameter C_NUM_VECTORS bound to: 2 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_FPGA_NAME bound to: REGT - type: string 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_ADDR_RANGE bound to: 256 - type: integer 
	Parameter C_ARRAY_LENGTH bound to: 64 - type: integer 
	Parameter C_NAME_WIDTH bound to: 32 - type: integer 
	Parameter C_FIELDS_WIDTH bound to: 4 - type: integer 
	Parameter C_OUTPUT_STAGES bound to: 1 - type: integer 
	Parameter C_INPUT_STAGES bound to: 1 - type: integer 
	Parameter C_TXC_REGISTER_WIDTH bound to: 205 - type: integer 
	Parameter C_RXR_REGISTER_WIDTH bound to: 249 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized32' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 249 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized32' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 249 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized32' (37#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized32' (37#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'demux' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/demux.v:44]
	Parameter C_OUTPUTS bound to: 16 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'demux' (38#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized0' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/demux.v:44]
	Parameter C_OUTPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized0' (38#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized1' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/demux.v:44]
	Parameter C_OUTPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized1' (38#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized2' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/demux.v:44]
	Parameter C_OUTPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized2' (38#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized3' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/demux.v:44]
	Parameter C_OUTPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized3' (38#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized4' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/demux.v:44]
	Parameter C_OUTPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized4' (38#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized5' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/demux.v:44]
	Parameter C_OUTPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized5' (38#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized6' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/demux.v:44]
	Parameter C_OUTPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized6' (38#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized7' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/demux.v:44]
	Parameter C_OUTPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized7' (38#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized8' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/demux.v:44]
	Parameter C_OUTPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized8' (38#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized9' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/demux.v:44]
	Parameter C_OUTPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized9' (38#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized10' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/demux.v:44]
	Parameter C_OUTPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized10' (38#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized11' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/demux.v:44]
	Parameter C_OUTPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized11' (38#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized33' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 60 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized33' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 60 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized33' (38#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized33' (38#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized34' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 205 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized34' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 205 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized34' (38#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized34' (38#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:45]
WARNING: [Synth 8-3848] Net __wRdMemory[31] in module/entity registers does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/registers.v:162]
WARNING: [Synth 8-3848] Net __wRdMemory[28] in module/entity registers does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/registers.v:162]
WARNING: [Synth 8-3848] Net __wRdMemory[27] in module/entity registers does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/registers.v:162]
WARNING: [Synth 8-3848] Net __wRdMemory[26] in module/entity registers does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/registers.v:162]
WARNING: [Synth 8-3848] Net __wRdMemory[23] in module/entity registers does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/registers.v:162]
WARNING: [Synth 8-3848] Net __wRdMemory[22] in module/entity registers does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/registers.v:162]
WARNING: [Synth 8-3848] Net __wRdMemory[21] in module/entity registers does not have driver. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/registers.v:162]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'registers' (39#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/registers.v:37]
INFO: [Synth 8-638] synthesizing module 'recv_credit_flow_ctrl' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/recv_credit_flow_ctrl.v:48]
INFO: [Synth 8-256] done synthesizing module 'recv_credit_flow_ctrl' (40#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/recv_credit_flow_ctrl.v:48]
INFO: [Synth 8-638] synthesizing module 'interrupt' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/interrupt.v:49]
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'interrupt_controller' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/interrupt_controller.v:62]
INFO: [Synth 8-256] done synthesizing module 'interrupt_controller' (41#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/interrupt_controller.v:62]
INFO: [Synth 8-256] done synthesizing module 'interrupt' (42#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/interrupt.v:49]
INFO: [Synth 8-638] synthesizing module 'tx_multiplexer' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_multiplexer.v:44]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
	Parameter C_TAG_WIDTH bound to: 6 - type: integer 
	Parameter C_VENDOR bound to: ULTRASCALE - type: string 
	Parameter C_DEPTH_PACKETS bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized1' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/fifo.v:45]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 30 - type: integer 
	Parameter C_DELAY bound to: 0 - type: integer 
	Parameter C_POW2_DEPTH bound to: 32 - type: integer 
	Parameter C_DEPTH_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'scsdpram__parameterized1' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/scsdpram.v:50]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'scsdpram__parameterized1' (42#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/scsdpram.v:50]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized9' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/shiftreg.v:49]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized9' (42#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized1' (42#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/fifo.v:45]
INFO: [Synth 8-638] synthesizing module 'tx_multiplexer_128' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_multiplexer_128.v:52]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
	Parameter C_TAG_WIDTH bound to: 6 - type: integer 
	Parameter C_VENDOR bound to: ULTRASCALE - type: string 
	Parameter C_DATA_DELAY bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_multiplexer_128.v:156]
INFO: [Synth 8-638] synthesizing module 'tx_engine_selector' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_engine_selector.v:47]
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tx_engine_selector' (43#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_engine_selector.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'rChnl_reg' and it is trimmed from '24' to '20' bits. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_multiplexer_128.v:367]
WARNING: [Synth 8-3936] Found unconnected internal register '_rChnl_reg' and it is trimmed from '24' to '20' bits. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_multiplexer_128.v:383]
WARNING: [Synth 8-3936] Found unconnected internal register 'rLen_reg' and it is trimmed from '60' to '54' bits. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_multiplexer_128.v:374]
WARNING: [Synth 8-3936] Found unconnected internal register '_rLen_reg' and it is trimmed from '60' to '54' bits. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_multiplexer_128.v:387]
INFO: [Synth 8-256] done synthesizing module 'tx_multiplexer_128' (44#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_multiplexer_128.v:52]
INFO: [Synth 8-256] done synthesizing module 'tx_multiplexer' (45#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_multiplexer.v:44]
INFO: [Synth 8-638] synthesizing module 'channel' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/channel.v:36]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
	Parameter C_DATA_WORD_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'channel_128' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/channel_128.v:45]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
	Parameter C_RX_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_TX_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_SG_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_DATA_WORD_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rx_port_128' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/rx_port_128.v:45]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAIN_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_SG_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
	Parameter C_DATA_WORD_WIDTH bound to: 3 - type: integer 
	Parameter C_MAIN_FIFO_DEPTH_WIDTH bound to: 11 - type: integer 
	Parameter C_SG_FIFO_DEPTH_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_packer_128' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/fifo_packer_128.v:47]
INFO: [Synth 8-256] done synthesizing module 'fifo_packer_128' (46#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/fifo_packer_128.v:47]
INFO: [Synth 8-638] synthesizing module 'async_fifo_fwft' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/async_fifo_fwft.v:48]
	Parameter C_WIDTH bound to: 128 - type: integer 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_REAL_DEPTH bound to: 1024 - type: integer 
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
	Parameter C_DEPTH_P1_BITS bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'async_fifo' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/async_fifo.v:51]
	Parameter C_WIDTH bound to: 128 - type: integer 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_REAL_DEPTH bound to: 1024 - type: integer 
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
	Parameter C_DEPTH_P1_BITS bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ram_2clk_1w_1r' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/ram_2clk_1w_1r.v:48]
	Parameter C_RAM_WIDTH bound to: 128 - type: integer 
	Parameter C_RAM_DEPTH bound to: 1024 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram_2clk_1w_1r' (47#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/ram_2clk_1w_1r.v:48]
INFO: [Synth 8-638] synthesizing module 'async_cmp' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/async_fifo.v:138]
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'async_cmp' (48#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/async_fifo.v:138]
INFO: [Synth 8-638] synthesizing module 'rd_ptr_empty' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/async_fifo.v:191]
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_ptr_empty' (49#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/async_fifo.v:191]
INFO: [Synth 8-638] synthesizing module 'wr_ptr_full' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/async_fifo.v:251]
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_ptr_full' (50#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/async_fifo.v:251]
INFO: [Synth 8-256] done synthesizing module 'async_fifo' (51#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/async_fifo.v:51]
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fwft' (52#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/async_fifo_fwft.v:48]
INFO: [Synth 8-638] synthesizing module 'sync_fifo' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/sync_fifo.v:48]
	Parameter C_WIDTH bound to: 128 - type: integer 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_PROVIDE_COUNT bound to: 1 - type: integer 
	Parameter C_REAL_DEPTH bound to: 1024 - type: integer 
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
	Parameter C_DEPTH_P1_BITS bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ram_1clk_1w_1r__parameterized4' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/ram_1clk_1w_1r.v:48]
	Parameter C_RAM_WIDTH bound to: 128 - type: integer 
	Parameter C_RAM_DEPTH bound to: 1024 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram_1clk_1w_1r__parameterized4' (52#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo' (53#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/sync_fifo.v:48]
INFO: [Synth 8-638] synthesizing module 'sg_list_requester' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/sg_list_requester.v:57]
	Parameter C_FIFO_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_WIDTH bound to: 11 - type: integer 
	Parameter C_WORDS_PER_ELEM bound to: 4 - type: integer 
	Parameter C_MAX_ELEMS bound to: 200 - type: integer 
	Parameter C_MAX_ENTRIES bound to: 800 - type: integer 
	Parameter C_FIFO_COUNT_THRESH bound to: 224 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/sg_list_requester.v:102]
INFO: [Synth 8-256] done synthesizing module 'sg_list_requester' (54#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/sg_list_requester.v:57]
INFO: [Synth 8-638] synthesizing module 'rx_port_requester_mux' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/rx_port_requester_mux.v:52]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/rx_port_requester_mux.v:84]
INFO: [Synth 8-256] done synthesizing module 'rx_port_requester_mux' (55#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/rx_port_requester_mux.v:52]
INFO: [Synth 8-638] synthesizing module 'sg_list_reader_128' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/sg_list_reader_128.v:50]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/sg_list_reader_128.v:70]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/sg_list_reader_128.v:74]
WARNING: [Synth 8-3936] Found unconnected internal register 'rData_reg' and it is trimmed from '128' to '96' bits. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/sg_list_reader_128.v:93]
WARNING: [Synth 8-3936] Found unconnected internal register '_rData_reg' and it is trimmed from '128' to '96' bits. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/sg_list_reader_128.v:105]
INFO: [Synth 8-256] done synthesizing module 'sg_list_reader_128' (56#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/sg_list_reader_128.v:50]
INFO: [Synth 8-638] synthesizing module 'rx_port_reader' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/rx_port_reader.v:62]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
	Parameter C_DATA_WORD_WIDTH bound to: 3 - type: integer 
	Parameter C_FIFO_WORDS bound to: 4096 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/rx_port_reader.v:122]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/rx_port_reader.v:133]
INFO: [Synth 8-256] done synthesizing module 'rx_port_reader' (57#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/rx_port_reader.v:62]
INFO: [Synth 8-638] synthesizing module 'rx_port_channel_gate' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/rx_port_channel_gate.v:46]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cross_domain_signal' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/cross_domain_signal.v:47]
INFO: [Synth 8-638] synthesizing module 'syncff' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/syncff.v:45]
INFO: [Synth 8-638] synthesizing module 'ff' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/ff.v:44]
INFO: [Synth 8-256] done synthesizing module 'ff' (58#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/ff.v:44]
INFO: [Synth 8-256] done synthesizing module 'syncff' (59#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/syncff.v:45]
INFO: [Synth 8-256] done synthesizing module 'cross_domain_signal' (60#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/cross_domain_signal.v:47]
INFO: [Synth 8-256] done synthesizing module 'rx_port_channel_gate' (61#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/rx_port_channel_gate.v:46]
INFO: [Synth 8-256] done synthesizing module 'rx_port_128' (62#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/rx_port_128.v:45]
INFO: [Synth 8-638] synthesizing module 'tx_port_128' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_port_128.v:46]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_FIFO_DEPTH_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tx_port_channel_gate_128' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_port_channel_gate_128.v:53]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 8 - type: integer 
	Parameter C_FIFO_DATA_WIDTH bound to: 129 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_port_channel_gate_128.v:80]
INFO: [Synth 8-638] synthesizing module 'async_fifo__parameterized0' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/async_fifo.v:51]
	Parameter C_WIDTH bound to: 129 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_REAL_DEPTH bound to: 8 - type: integer 
	Parameter C_DEPTH_BITS bound to: 3 - type: integer 
	Parameter C_DEPTH_P1_BITS bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ram_2clk_1w_1r__parameterized0' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/ram_2clk_1w_1r.v:48]
	Parameter C_RAM_WIDTH bound to: 129 - type: integer 
	Parameter C_RAM_DEPTH bound to: 8 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram_2clk_1w_1r__parameterized0' (62#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/ram_2clk_1w_1r.v:48]
INFO: [Synth 8-638] synthesizing module 'async_cmp__parameterized0' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/async_fifo.v:138]
	Parameter C_DEPTH_BITS bound to: 3 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'async_cmp__parameterized0' (62#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/async_fifo.v:138]
INFO: [Synth 8-638] synthesizing module 'rd_ptr_empty__parameterized0' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/async_fifo.v:191]
	Parameter C_DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_ptr_empty__parameterized0' (62#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/async_fifo.v:191]
INFO: [Synth 8-638] synthesizing module 'wr_ptr_full__parameterized0' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/async_fifo.v:251]
	Parameter C_DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_ptr_full__parameterized0' (62#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/async_fifo.v:251]
INFO: [Synth 8-256] done synthesizing module 'async_fifo__parameterized0' (62#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/async_fifo.v:51]
INFO: [Synth 8-256] done synthesizing module 'tx_port_channel_gate_128' (63#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_port_channel_gate_128.v:53]
INFO: [Synth 8-638] synthesizing module 'tx_port_monitor_128' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_port_monitor_128.v:52]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_FIFO_DEPTH_THRESH bound to: 508 - type: integer 
	Parameter C_FIFO_DEPTH_WIDTH bound to: 10 - type: integer 
	Parameter C_VALID_HIST bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_port_monitor_128.v:87]
INFO: [Synth 8-256] done synthesizing module 'tx_port_monitor_128' (64#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_port_monitor_128.v:52]
INFO: [Synth 8-638] synthesizing module 'tx_port_buffer_128' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_port_buffer_128.v:48]
	Parameter C_FIFO_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_FIFO_DEPTH_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_EN_HIST bound to: 2 - type: integer 
	Parameter C_FIFO_RD_EN_HIST bound to: 2 - type: integer 
	Parameter C_CONSUME_HIST bound to: 3 - type: integer 
	Parameter C_COUNT_HIST bound to: 3 - type: integer 
	Parameter C_LEN_LAST_HIST bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sync_fifo__parameterized0' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/sync_fifo.v:48]
	Parameter C_WIDTH bound to: 128 - type: integer 
	Parameter C_DEPTH bound to: 512 - type: integer 
	Parameter C_PROVIDE_COUNT bound to: 1 - type: integer 
	Parameter C_REAL_DEPTH bound to: 512 - type: integer 
	Parameter C_DEPTH_BITS bound to: 9 - type: integer 
	Parameter C_DEPTH_P1_BITS bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ram_1clk_1w_1r__parameterized5' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/ram_1clk_1w_1r.v:48]
	Parameter C_RAM_WIDTH bound to: 128 - type: integer 
	Parameter C_RAM_DEPTH bound to: 512 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram_1clk_1w_1r__parameterized5' (64#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo__parameterized0' (64#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/sync_fifo.v:48]
INFO: [Synth 8-256] done synthesizing module 'tx_port_buffer_128' (65#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_port_buffer_128.v:48]
INFO: [Synth 8-638] synthesizing module 'tx_port_writer' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_port_writer.v:64]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_port_writer.v:106]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_port_writer.v:117]
INFO: [Synth 8-256] done synthesizing module 'tx_port_writer' (66#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_port_writer.v:64]
INFO: [Synth 8-256] done synthesizing module 'tx_port_128' (67#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_port_128.v:46]
INFO: [Synth 8-256] done synthesizing module 'channel_128' (68#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/channel_128.v:45]
INFO: [Synth 8-256] done synthesizing module 'channel' (69#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/channel.v:36]
INFO: [Synth 8-256] done synthesizing module 'riffa' (70#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/riffa.v:38]
INFO: [Synth 8-256] done synthesizing module 'riffa_wrapper_vc709' (71#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/riffa_wrapper_vc709.v:47]
INFO: [Synth 8-638] synthesizing module 'chnl_parallel_turbo_decoder' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/chnl_parallel_turbo_decoder.v:4]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter wait_for_rx bound to: 5'b00000 
	Parameter rx_configur bound to: 5'b00001 
	Parameter rx_system bound to: 5'b00010 
	Parameter rx_parity_0 bound to: 5'b00011 
	Parameter rx_parity_1 bound to: 5'b00100 
	Parameter rx_tail bound to: 5'b00101 
	Parameter rx_over bound to: 5'b00110 
	Parameter wait_for_tx bound to: 5'b00111 
	Parameter tx_d bound to: 5'b01000 
INFO: [Synth 8-638] synthesizing module 'clk_wiz_250_100' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.runs/synth_1/.Xil/Vivado-1368-XIAOSHI-NCRL/realtime/clk_wiz_250_100_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_250_100' (72#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.runs/synth_1/.Xil/Vivado-1368-XIAOSHI-NCRL/realtime/clk_wiz_250_100_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'TurboDecoderWrapper' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/TurboDecoderWrapper.v:5]
	Parameter dec_rst bound to: 2'b00 
	Parameter dec_strt bound to: 2'b01 
	Parameter dec_wait bound to: 2'b10 
	Parameter dec_end bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.runs/synth_1/.Xil/Vivado-1368-XIAOSHI-NCRL/realtime/blk_mem_gen_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen' (73#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.runs/synth_1/.Xil/Vivado-1368-XIAOSHI-NCRL/realtime/blk_mem_gen_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_tail' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.runs/synth_1/.Xil/Vivado-1368-XIAOSHI-NCRL/realtime/blk_mem_gen_tail_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_tail' (74#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.runs/synth_1/.Xil/Vivado-1368-XIAOSHI-NCRL/realtime/blk_mem_gen_tail_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_D' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.runs/synth_1/.Xil/Vivado-1368-XIAOSHI-NCRL/realtime/dist_mem_gen_D_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_D' (75#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.runs/synth_1/.Xil/Vivado-1368-XIAOSHI-NCRL/realtime/dist_mem_gen_D_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'Modu_Decoder_New_CRC' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/Modu_Decoder_New_CRC.v:26]
	Parameter idle bound to: 2'b00 
	Parameter restore bound to: 2'b01 
	Parameter over bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'Modu_InputPara' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_InputPara.v:4]
INFO: [Synth 8-638] synthesizing module 'Modu_Block_ROM_Para_P8' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Block_ROM_Para_P8.v:21]
	Parameter RAM_WIDTH bound to: 24 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:\Users\Xiaoshi\Documents\Graduate\PCIe\Turbo\pcie_turbo_debug\data\Parameter_P8.txt' is read successfully [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Block_ROM_Para_P8.v:41]
INFO: [Synth 8-256] done synthesizing module 'Modu_Block_ROM_Para_P8' (76#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Block_ROM_Para_P8.v:21]
INFO: [Synth 8-638] synthesizing module 'Modu_Block_ROM_Para_P4' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Block_ROM_Para_P4.v:21]
	Parameter RAM_WIDTH bound to: 24 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:\Users\Xiaoshi\Documents\Graduate\PCIe\Turbo\pcie_turbo_debug\data\Parameter_P4.txt' is read successfully [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Block_ROM_Para_P4.v:41]
INFO: [Synth 8-256] done synthesizing module 'Modu_Block_ROM_Para_P4' (77#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Block_ROM_Para_P4.v:21]
INFO: [Synth 8-256] done synthesizing module 'Modu_InputPara' (78#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_InputPara.v:4]
INFO: [Synth 8-638] synthesizing module 'Modu_Subdecoder' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Subdecoder.v:18]
INFO: [Synth 8-638] synthesizing module 'Modu_Shift_Reg8' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Shift_Reg8.v:17]
	Parameter data_width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Shift_Reg8' (79#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Shift_Reg8.v:17]
INFO: [Synth 8-638] synthesizing module 'Modu_Shift_Reg8__parameterized0' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Shift_Reg8.v:17]
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Shift_Reg8__parameterized0' (79#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Shift_Reg8.v:17]
INFO: [Synth 8-638] synthesizing module 'Modu_Shift_Reg8__parameterized1' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Shift_Reg8.v:17]
	Parameter data_width bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Shift_Reg8__parameterized1' (79#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Shift_Reg8.v:17]
INFO: [Synth 8-638] synthesizing module 'Modu_Reorder_writeEn_0' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Reorder_writeEn_0.v:18]
	Parameter width bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Modu_Interleave' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
	Parameter width bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Interleave' (80#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
INFO: [Synth 8-256] done synthesizing module 'Modu_Reorder_writeEn_0' (81#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Reorder_writeEn_0.v:18]
INFO: [Synth 8-638] synthesizing module 'Modu_LeBit_RAM' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_LeBit_RAM.v:17]
INFO: [Synth 8-638] synthesizing module 'Modu_Block_Dual_RAM' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Block_Dual_RAM.v:18]
	Parameter RAM_WIDTH bound to: 64 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Block_Dual_RAM' (82#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Block_Dual_RAM.v:18]
INFO: [Synth 8-638] synthesizing module 'Modu_Reorder_writeEn_1' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Reorder_writeEn_1.v:18]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Modu_Deinterleave' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Deinterleave.v:16]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Deinterleave' (83#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Deinterleave.v:16]
INFO: [Synth 8-256] done synthesizing module 'Modu_Reorder_writeEn_1' (84#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Reorder_writeEn_1.v:18]
INFO: [Synth 8-638] synthesizing module 'Modu_Reorder_writeEn_0__parameterized0' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Reorder_writeEn_0.v:18]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Modu_Interleave__parameterized0' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Interleave__parameterized0' (84#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
INFO: [Synth 8-638] synthesizing module 'Modu_Interleave__parameterized1' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Interleave__parameterized1' (84#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
INFO: [Synth 8-638] synthesizing module 'Modu_Interleave__parameterized2' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Interleave__parameterized2' (84#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
INFO: [Synth 8-638] synthesizing module 'Modu_Interleave__parameterized3' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Interleave__parameterized3' (84#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
INFO: [Synth 8-638] synthesizing module 'Modu_Interleave__parameterized4' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Interleave__parameterized4' (84#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
INFO: [Synth 8-638] synthesizing module 'Modu_Interleave__parameterized5' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Interleave__parameterized5' (84#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
INFO: [Synth 8-638] synthesizing module 'Modu_Interleave__parameterized6' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Interleave__parameterized6' (84#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
INFO: [Synth 8-638] synthesizing module 'Modu_Interleave__parameterized7' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Interleave__parameterized7' (84#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
INFO: [Synth 8-256] done synthesizing module 'Modu_Reorder_writeEn_0__parameterized0' (84#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Reorder_writeEn_0.v:18]
INFO: [Synth 8-638] synthesizing module 'Modu_Reorder_writeEn_0__parameterized1' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Reorder_writeEn_0.v:18]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Modu_Interleave__parameterized8' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Interleave__parameterized8' (84#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
INFO: [Synth 8-638] synthesizing module 'Modu_Interleave__parameterized9' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Interleave__parameterized9' (84#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
INFO: [Synth 8-638] synthesizing module 'Modu_Interleave__parameterized10' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Interleave__parameterized10' (84#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
INFO: [Synth 8-638] synthesizing module 'Modu_Interleave__parameterized11' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Interleave__parameterized11' (84#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
INFO: [Synth 8-638] synthesizing module 'Modu_Interleave__parameterized12' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Interleave__parameterized12' (84#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
INFO: [Synth 8-638] synthesizing module 'Modu_Interleave__parameterized13' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Interleave__parameterized13' (84#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
INFO: [Synth 8-638] synthesizing module 'Modu_Interleave__parameterized14' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Interleave__parameterized14' (84#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
INFO: [Synth 8-638] synthesizing module 'Modu_Interleave__parameterized15' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Interleave__parameterized15' (84#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
INFO: [Synth 8-256] done synthesizing module 'Modu_Reorder_writeEn_0__parameterized1' (84#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Reorder_writeEn_0.v:18]
INFO: [Synth 8-638] synthesizing module 'Modu_Reorder_writeEn_0__parameterized2' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Reorder_writeEn_0.v:18]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Modu_Interleave__parameterized16' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Interleave__parameterized16' (84#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
INFO: [Synth 8-638] synthesizing module 'Modu_Interleave__parameterized17' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Interleave__parameterized17' (84#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
INFO: [Synth 8-638] synthesizing module 'Modu_Interleave__parameterized18' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Interleave__parameterized18' (84#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
INFO: [Synth 8-638] synthesizing module 'Modu_Interleave__parameterized19' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Interleave__parameterized19' (84#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
INFO: [Synth 8-638] synthesizing module 'Modu_Interleave__parameterized20' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Interleave__parameterized20' (84#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
INFO: [Synth 8-638] synthesizing module 'Modu_Interleave__parameterized21' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Interleave__parameterized21' (84#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
INFO: [Synth 8-638] synthesizing module 'Modu_Interleave__parameterized22' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Interleave__parameterized22' (84#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
INFO: [Synth 8-638] synthesizing module 'Modu_Interleave__parameterized23' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Interleave__parameterized23' (84#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Interleave.v:17]
INFO: [Synth 8-256] done synthesizing module 'Modu_Reorder_writeEn_0__parameterized2' (84#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Reorder_writeEn_0.v:18]
INFO: [Synth 8-256] done synthesizing module 'Modu_LeBit_RAM' (85#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_LeBit_RAM.v:17]
INFO: [Synth 8-638] synthesizing module 'Modu_D_RAM' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_D_RAM.v:18]
INFO: [Synth 8-638] synthesizing module 'Modu_Block_Dual_RAM__parameterized0' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Block_Dual_RAM.v:18]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Block_Dual_RAM__parameterized0' (85#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Block_Dual_RAM.v:18]
INFO: [Synth 8-638] synthesizing module 'Modu_Reorder_writeEn_1__parameterized0' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Reorder_writeEn_1.v:18]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Modu_Deinterleave__parameterized0' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Deinterleave.v:16]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Deinterleave__parameterized0' (85#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Deinterleave.v:16]
INFO: [Synth 8-638] synthesizing module 'Modu_Deinterleave__parameterized1' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Deinterleave.v:16]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Deinterleave__parameterized1' (85#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Deinterleave.v:16]
INFO: [Synth 8-638] synthesizing module 'Modu_Deinterleave__parameterized2' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Deinterleave.v:16]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Deinterleave__parameterized2' (85#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Deinterleave.v:16]
INFO: [Synth 8-638] synthesizing module 'Modu_Deinterleave__parameterized3' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Deinterleave.v:16]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Deinterleave__parameterized3' (85#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Deinterleave.v:16]
INFO: [Synth 8-638] synthesizing module 'Modu_Deinterleave__parameterized4' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Deinterleave.v:16]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Deinterleave__parameterized4' (85#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Deinterleave.v:16]
INFO: [Synth 8-638] synthesizing module 'Modu_Deinterleave__parameterized5' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Deinterleave.v:16]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Deinterleave__parameterized5' (85#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Deinterleave.v:16]
INFO: [Synth 8-638] synthesizing module 'Modu_Deinterleave__parameterized6' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Deinterleave.v:16]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Deinterleave__parameterized6' (85#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Deinterleave.v:16]
INFO: [Synth 8-638] synthesizing module 'Modu_Deinterleave__parameterized7' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Deinterleave.v:16]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Deinterleave__parameterized7' (85#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Deinterleave.v:16]
INFO: [Synth 8-256] done synthesizing module 'Modu_Reorder_writeEn_1__parameterized0' (85#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Reorder_writeEn_1.v:18]
INFO: [Synth 8-256] done synthesizing module 'Modu_D_RAM' (86#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_D_RAM.v:18]
INFO: [Synth 8-638] synthesizing module 'Modu_Addr_control' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Addr_control.v:18]
INFO: [Synth 8-638] synthesizing module 'Modu_Shift_Reg8__parameterized2' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Shift_Reg8.v:17]
	Parameter data_width bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Shift_Reg8__parameterized2' (86#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Shift_Reg8.v:17]
INFO: [Synth 8-638] synthesizing module 'Modu_CalcReadAddr' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_CalcReadAddr.v:17]
INFO: [Synth 8-638] synthesizing module 'Modu_AddrCal1Step' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_AddrCal1Step.v:18]
INFO: [Synth 8-256] done synthesizing module 'Modu_AddrCal1Step' (87#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_AddrCal1Step.v:18]
INFO: [Synth 8-256] done synthesizing module 'Modu_CalcReadAddr' (88#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_CalcReadAddr.v:17]
INFO: [Synth 8-638] synthesizing module 'Modu_SaveLeInitWriteAddr_3BUF' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_SaveLeInitWriteAddr_3BUF.v:18]
INFO: [Synth 8-256] done synthesizing module 'Modu_SaveLeInitWriteAddr_3BUF' (89#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_SaveLeInitWriteAddr_3BUF.v:18]
INFO: [Synth 8-638] synthesizing module 'Modu_CalcLeWriteAddr_3BUF' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_CalcLeWriteAddr_3BUF.v:18]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_CalcLeWriteAddr_3BUF.v:190]
WARNING: [Synth 8-3936] Found unconnected internal register 'CmpCounter_min7_reg' and it is trimmed from '10' to '6' bits. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_CalcLeWriteAddr_3BUF.v:87]
INFO: [Synth 8-256] done synthesizing module 'Modu_CalcLeWriteAddr_3BUF' (90#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_CalcLeWriteAddr_3BUF.v:18]
INFO: [Synth 8-638] synthesizing module 'Modu_CalcBufA_Addr' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_CalcBufA_Addr.v:17]
INFO: [Synth 8-256] done synthesizing module 'Modu_CalcBufA_Addr' (91#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_CalcBufA_Addr.v:17]
INFO: [Synth 8-638] synthesizing module 'Modu_CalcBufAddr_3BUF' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_CalcBufAddr_3BUF.v:17]
INFO: [Synth 8-256] done synthesizing module 'Modu_CalcBufAddr_3BUF' (92#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_CalcBufAddr_3BUF.v:17]
INFO: [Synth 8-638] synthesizing module 'Modu_3BUF_w' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_3BUF_w.v:18]
INFO: [Synth 8-256] done synthesizing module 'Modu_3BUF_w' (93#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_3BUF_w.v:18]
INFO: [Synth 8-256] done synthesizing module 'Modu_Addr_control' (94#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Addr_control.v:18]
INFO: [Synth 8-638] synthesizing module 'Modu_Init_Value' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Init_Value.v:18]
INFO: [Synth 8-638] synthesizing module 'Modu_Distributed_Dual_RAM' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Distributed_Dual_RAM.v:22]
	Parameter RAM_WIDTH bound to: 80 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Distributed_Dual_RAM' (95#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Distributed_Dual_RAM.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Init_Value.v:207]
INFO: [Synth 8-4471] merging register 'Alph_out0_reg[79:0]' into 'Beta_out0_reg[79:0]' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Init_Value.v:295]
INFO: [Synth 8-4471] merging register 'Alph_out1_reg[79:0]' into 'Beta_out1_reg[79:0]' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Init_Value.v:295]
INFO: [Synth 8-4471] merging register 'Alph_out2_reg[79:0]' into 'Beta_out2_reg[79:0]' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Init_Value.v:295]
INFO: [Synth 8-4471] merging register 'Alph_out3_reg[79:0]' into 'Beta_out3_reg[79:0]' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Init_Value.v:295]
INFO: [Synth 8-4471] merging register 'Alph_out4_reg[79:0]' into 'Beta_out4_reg[79:0]' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Init_Value.v:296]
INFO: [Synth 8-4471] merging register 'Alph_out5_reg[79:0]' into 'Beta_out5_reg[79:0]' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Init_Value.v:296]
INFO: [Synth 8-4471] merging register 'Alph_out6_reg[79:0]' into 'Beta_out6_reg[79:0]' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Init_Value.v:296]
INFO: [Synth 8-4471] merging register 'Alph_out7_reg[79:0]' into 'Beta_out7_reg[79:0]' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Init_Value.v:296]
INFO: [Synth 8-256] done synthesizing module 'Modu_Init_Value' (96#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Init_Value.v:18]
INFO: [Synth 8-638] synthesizing module 'Modu_BPU_Tail' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_BPU_Tail.v:18]
INFO: [Synth 8-638] synthesizing module 'Modu_sysAddLePar_Compute' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_sysAddLePar_Compute.v:17]
INFO: [Synth 8-256] done synthesizing module 'Modu_sysAddLePar_Compute' (97#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_sysAddLePar_Compute.v:17]
INFO: [Synth 8-638] synthesizing module 'Modu_Butterfly' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Butterfly.v:16]
INFO: [Synth 8-638] synthesizing module 'Modu_MaxFunction' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_MaxFunction.v:17]
INFO: [Synth 8-256] done synthesizing module 'Modu_MaxFunction' (98#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_MaxFunction.v:17]
INFO: [Synth 8-256] done synthesizing module 'Modu_Butterfly' (99#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Butterfly.v:16]
INFO: [Synth 8-256] done synthesizing module 'Modu_BPU_Tail' (100#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_BPU_Tail.v:18]
INFO: [Synth 8-638] synthesizing module 'Modu_SW_MAP_3BUF' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_SW_MAP_3BUF.v:18]
INFO: [Synth 8-638] synthesizing module 'Modu_Distributed_Single_RAM' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Distributed_Single_RAM.v:23]
	Parameter RAM_WIDTH bound to: 22 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Distributed_Single_RAM' (101#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Distributed_Single_RAM.v:23]
INFO: [Synth 8-638] synthesizing module 'Modu_Distributed_Dual_RAM__parameterized0' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Distributed_Dual_RAM.v:22]
	Parameter RAM_WIDTH bound to: 80 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Modu_Distributed_Dual_RAM__parameterized0' (101#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Distributed_Dual_RAM.v:22]
INFO: [Synth 8-638] synthesizing module 'Modu_SelectBUF_3BUF' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_SelectBUF_3BUF.v:18]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_SelectBUF_3BUF.v:53]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_SelectBUF_3BUF.v:65]
INFO: [Synth 8-256] done synthesizing module 'Modu_SelectBUF_3BUF' (102#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_SelectBUF_3BUF.v:18]
INFO: [Synth 8-638] synthesizing module 'Modu_FPU' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_FPU.v:26]
INFO: [Synth 8-256] done synthesizing module 'Modu_FPU' (103#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_FPU.v:26]
INFO: [Synth 8-638] synthesizing module 'Modu_BPU' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_BPU.v:26]
INFO: [Synth 8-638] synthesizing module 'Modu_LLR' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_LLR.v:18]
INFO: [Synth 8-638] synthesizing module 'Modu_Max8_Function' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Max8_Function.v:17]
INFO: [Synth 8-256] done synthesizing module 'Modu_Max8_Function' (104#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Max8_Function.v:17]
INFO: [Synth 8-638] synthesizing module 'Modu_multiply_opt' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_multiply_opt.v:17]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub3_delay_reg' and it is trimmed from '14' to '13' bits. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_multiply_opt.v:59]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub3_reg' and it is trimmed from '14' to '13' bits. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_multiply_opt.v:54]
WARNING: [Synth 8-3936] Found unconnected internal register 'sum12_reg' and it is trimmed from '14' to '13' bits. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_multiply_opt.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'add2_reg' and it is trimmed from '14' to '13' bits. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_multiply_opt.v:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'add1_reg' and it is trimmed from '14' to '13' bits. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_multiply_opt.v:44]
INFO: [Synth 8-256] done synthesizing module 'Modu_multiply_opt' (105#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_multiply_opt.v:17]
INFO: [Synth 8-256] done synthesizing module 'Modu_LLR' (106#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_LLR.v:18]
INFO: [Synth 8-256] done synthesizing module 'Modu_BPU' (107#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_BPU.v:26]
INFO: [Synth 8-256] done synthesizing module 'Modu_SW_MAP_3BUF' (108#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_SW_MAP_3BUF.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register CmpCounter_reg in module Modu_Subdecoder. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Subdecoder.v:207]
INFO: [Synth 8-256] done synthesizing module 'Modu_Subdecoder' (109#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_Subdecoder.v:18]
INFO: [Synth 8-638] synthesizing module 'Turbo_CRC24' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/Turbo_CRC24.v:4]
	Parameter idle bound to: 4'b0000 
	Parameter wr_d bound to: 4'b0001 
	Parameter cal_crc bound to: 4'b0010 
	Parameter checksum bound to: 4'b0011 
INFO: [Synth 8-638] synthesizing module 'parallel_crc' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:23]
INFO: [Synth 8-638] synthesizing module 'crc24_D1_type0' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:108]
INFO: [Synth 8-256] done synthesizing module 'crc24_D1_type0' (110#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:108]
INFO: [Synth 8-638] synthesizing module 'crc24_D2_type0' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:140]
INFO: [Synth 8-256] done synthesizing module 'crc24_D2_type0' (111#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:140]
INFO: [Synth 8-638] synthesizing module 'crc24_D3_type0' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:172]
INFO: [Synth 8-256] done synthesizing module 'crc24_D3_type0' (112#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:172]
INFO: [Synth 8-638] synthesizing module 'crc24_D4_type0' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:204]
INFO: [Synth 8-256] done synthesizing module 'crc24_D4_type0' (113#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:204]
INFO: [Synth 8-638] synthesizing module 'crc24_D5_type0' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:236]
INFO: [Synth 8-256] done synthesizing module 'crc24_D5_type0' (114#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:236]
INFO: [Synth 8-638] synthesizing module 'crc24_D6_type0' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:268]
INFO: [Synth 8-256] done synthesizing module 'crc24_D6_type0' (115#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:268]
INFO: [Synth 8-638] synthesizing module 'crc24_D7_type0' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:300]
INFO: [Synth 8-256] done synthesizing module 'crc24_D7_type0' (116#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:300]
INFO: [Synth 8-638] synthesizing module 'crc24_D8_type0' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:332]
INFO: [Synth 8-256] done synthesizing module 'crc24_D8_type0' (117#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:332]
INFO: [Synth 8-638] synthesizing module 'crc24_D1_type1' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:364]
INFO: [Synth 8-256] done synthesizing module 'crc24_D1_type1' (118#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:364]
INFO: [Synth 8-638] synthesizing module 'crc24_D2_type1' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:396]
INFO: [Synth 8-256] done synthesizing module 'crc24_D2_type1' (119#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:396]
INFO: [Synth 8-638] synthesizing module 'crc24_D3_type1' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:428]
INFO: [Synth 8-256] done synthesizing module 'crc24_D3_type1' (120#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:428]
INFO: [Synth 8-638] synthesizing module 'crc24_D4_type1' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:460]
INFO: [Synth 8-256] done synthesizing module 'crc24_D4_type1' (121#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:460]
INFO: [Synth 8-638] synthesizing module 'crc24_D5_type1' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:492]
INFO: [Synth 8-256] done synthesizing module 'crc24_D5_type1' (122#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:492]
INFO: [Synth 8-638] synthesizing module 'crc24_D6_type1' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:524]
INFO: [Synth 8-256] done synthesizing module 'crc24_D6_type1' (123#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:524]
INFO: [Synth 8-638] synthesizing module 'crc24_D7_type1' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:556]
INFO: [Synth 8-256] done synthesizing module 'crc24_D7_type1' (124#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:556]
INFO: [Synth 8-638] synthesizing module 'crc24_D8_type1' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:588]
INFO: [Synth 8-256] done synthesizing module 'crc24_D8_type1' (125#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:588]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:54]
INFO: [Synth 8-256] done synthesizing module 'parallel_crc' (126#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:23]
INFO: [Synth 8-638] synthesizing module 'crc_blk_mem_1w_8w' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.runs/synth_1/.Xil/Vivado-1368-XIAOSHI-NCRL/realtime/crc_blk_mem_1w_8w_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'crc_blk_mem_1w_8w' (127#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.runs/synth_1/.Xil/Vivado-1368-XIAOSHI-NCRL/realtime/crc_blk_mem_1w_8w_stub.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/Turbo_CRC24.v:113]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/Turbo_CRC24.v:162]
INFO: [Synth 8-256] done synthesizing module 'Turbo_CRC24' (128#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/Turbo_CRC24.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/Modu_Decoder_New_CRC.v:151]
INFO: [Synth 8-256] done synthesizing module 'Modu_Decoder_New_CRC' (129#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/Modu_Decoder_New_CRC.v:26]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/TurboDecoderWrapper.v:259]
INFO: [Synth 8-638] synthesizing module 'ila_turbo_wrapper' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.runs/synth_1/.Xil/Vivado-1368-XIAOSHI-NCRL/realtime/ila_turbo_wrapper_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'ila_turbo_wrapper' (130#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.runs/synth_1/.Xil/Vivado-1368-XIAOSHI-NCRL/realtime/ila_turbo_wrapper_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'TurboDecoderWrapper' (131#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/TurboDecoderWrapper.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/chnl_parallel_turbo_decoder.v:88]
INFO: [Synth 8-256] done synthesizing module 'chnl_parallel_turbo_decoder' (132#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/chnl_parallel_turbo_decoder.v:4]
INFO: [Synth 8-256] done synthesizing module 'top_pcie_turbo' (133#1) [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/VC709Gen2x8If128.v:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 364.977 ; gain = 170.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 364.977 ; gain = 170.887
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx690tffg1157-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.runs/synth_1/.Xil/Vivado-1368-XIAOSHI-NCRL/dcp/PCIeGen2x8If128_in_context.xdc] for cell 'pcie3_7x_0_i'
Finished Parsing XDC File [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.runs/synth_1/.Xil/Vivado-1368-XIAOSHI-NCRL/dcp/PCIeGen2x8If128_in_context.xdc] for cell 'pcie3_7x_0_i'
Parsing XDC File [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.runs/synth_1/.Xil/Vivado-1368-XIAOSHI-NCRL/dcp_3/clk_wiz_250_100_in_context.xdc] for cell 'turbo_decoders[0].chnl_turbo_decoder_inst_i/clk_250_div_inst'
Finished Parsing XDC File [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.runs/synth_1/.Xil/Vivado-1368-XIAOSHI-NCRL/dcp_3/clk_wiz_250_100_in_context.xdc] for cell 'turbo_decoders[0].chnl_turbo_decoder_inst_i/clk_250_div_inst'
Parsing XDC File [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.runs/synth_1/.Xil/Vivado-1368-XIAOSHI-NCRL/dcp_3/clk_wiz_250_100_in_context.xdc] for cell 'turbo_decoders[1].chnl_turbo_decoder_inst_i/clk_250_div_inst'
Finished Parsing XDC File [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.runs/synth_1/.Xil/Vivado-1368-XIAOSHI-NCRL/dcp_3/clk_wiz_250_100_in_context.xdc] for cell 'turbo_decoders[1].chnl_turbo_decoder_inst_i/clk_250_div_inst'
Parsing XDC File [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/constrs_1/imports/new/alpha_data.xdc]
Finished Parsing XDC File [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/constrs_1/imports/new/alpha_data.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1236.660 ; gain = 16.043
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:42 ; elapsed = 00:01:43 . Memory (MB): peak = 1236.660 ; gain = 1042.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:42 ; elapsed = 00:01:43 . Memory (MB): peak = 1236.660 ; gain = 1042.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:43 ; elapsed = 00:01:43 . Memory (MB): peak = 1236.660 ; gain = 1042.570
---------------------------------------------------------------------------------
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/reorder_queue_input.v:213]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/recv_credit_flow_ctrl.v:98]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/recv_credit_flow_ctrl.v:98]
INFO: [Synth 8-5545] ROM "rState0" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
WARNING: [Synth 8-3936] Found unconnected internal register 'rCapChnl_reg' and it is trimmed from '6' to '4' bits. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_multiplexer_128.v:227]
INFO: [Synth 8-5546] ROM "TXR_META_LDWBE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "_rRdAck" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_rWrAck" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_rIsWr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_rCapChnl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "_rDelay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rCopyBufWords" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rUseInit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rOffLast" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rStarted" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rTxErrd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rCopyBufWords" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rUseInit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ROM_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "start_decode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Req_Rg_Init" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog/Modu_CalcLeWriteAddr_3BUF.v:161]
INFO: [Synth 8-5546] ROM "q_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Init_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Le_w_sort" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "dir_BUFA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dir_3BUF" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BUF2_w" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "id_FPU" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "RAM_data_w0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_data_w1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_data_w2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_data_w4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "A00" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Init_Flag_BPU_tail" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Updata_BPUtail_beta" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "newcrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Turbo_CRC24'
INFO: [Synth 8-5544] ROM "cnt_col" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CRC_result" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "end_CRC" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "restore_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dec_end_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'chnl_parallel_turbo_decoder'
INFO: [Synth 8-5544] ROM "d_addr2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5562] The signal rRAM_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal rRAM_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (3 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal rRAM_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (9 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal Dual_RAM_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (5 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal Single_RAM_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal Dual_RAM_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-327] inferring latch for variable 'newcrc_reg' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/parallel_crc.v:42]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                             0000
                    wr_d |                             0010 |                             0001
                 cal_crc |                             0100 |                             0010
                checksum |                             1000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Turbo_CRC24'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
             wait_for_rx |                             0000 |                            00000
             rx_configur |                             0001 |                            00001
               rx_system |                             0010 |                            00010
             rx_parity_0 |                             0011 |                            00011
             rx_parity_1 |                             0100 |                            00100
                 rx_tail |                             0101 |                            00101
                 rx_over |                             0110 |                            00110
             wait_for_tx |                             0111 |                            00111
                    tx_d |                             1000 |                            01000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'chnl_parallel_turbo_decoder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:57 ; elapsed = 00:02:00 . Memory (MB): peak = 1236.660 ; gain = 1042.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |channel                          |           2|     33717|
|2     |riffa__GC0                       |           1|     16509|
|3     |riffa_wrapper_vc709__GC0         |           1|     13541|
|4     |Modu_SW_MAP_3BUF                 |           8|      9702|
|5     |Modu_Subdecoder__GC0             |           1|     28685|
|6     |Modu_Decoder_New_CRC__GC0        |           1|      7971|
|7     |TurboDecoderWrapper__GC0         |           1|       323|
|8     |chnl_parallel_turbo_decoder__GC0 |           1|      5401|
|9     |top_pcie_turbo__GC0              |           1|       697|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 16    
	   2 Input     32 Bit       Adders := 87    
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 24    
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 8     
	   4 Input     16 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 32    
	   2 Input     13 Bit       Adders := 64    
	   3 Input     13 Bit       Adders := 128   
	   3 Input     12 Bit       Adders := 2752  
	   2 Input     12 Bit       Adders := 2124  
	   2 Input     11 Bit       Adders := 167   
	   3 Input     11 Bit       Adders := 12    
	   4 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 359   
	   3 Input     10 Bit       Adders := 76    
	   5 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 40    
	   2 Input      8 Bit       Adders := 36    
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 61    
	   2 Input      5 Bit       Adders := 56    
	   5 Input      5 Bit       Adders := 128   
	   3 Input      5 Bit       Adders := 128   
	   4 Input      5 Bit       Adders := 128   
	   2 Input      4 Bit       Adders := 30    
	   4 Input      3 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 164   
	   5 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   4 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 37    
+---XORs : 
	   8 Input     64 Bit         XORs := 4     
	   2 Input     10 Bit         XORs := 8     
	   8 Input      8 Bit         XORs := 4     
	   2 Input      6 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 1648  
	   3 Input      1 Bit         XORs := 416   
	   4 Input      1 Bit         XORs := 272   
	   5 Input      1 Bit         XORs := 232   
	   6 Input      1 Bit         XORs := 128   
	   7 Input      1 Bit         XORs := 88    
	   8 Input      1 Bit         XORs := 40    
	   9 Input      1 Bit         XORs := 32    
	  10 Input      1 Bit         XORs := 16    
+---Registers : 
	              640 Bit    Registers := 1     
	              249 Bit    Registers := 1     
	              224 Bit    Registers := 8     
	              205 Bit    Registers := 1     
	              193 Bit    Registers := 1     
	              174 Bit    Registers := 2     
	              158 Bit    Registers := 12    
	              153 Bit    Registers := 2     
	              134 Bit    Registers := 4     
	              133 Bit    Registers := 1     
	              132 Bit    Registers := 2     
	              131 Bit    Registers := 1     
	              129 Bit    Registers := 4     
	              128 Bit    Registers := 50    
	              127 Bit    Registers := 1     
	              105 Bit    Registers := 2     
	              102 Bit    Registers := 1     
	               96 Bit    Registers := 4     
	               80 Bit    Registers := 196   
	               64 Bit    Registers := 75    
	               62 Bit    Registers := 4     
	               60 Bit    Registers := 1     
	               54 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               44 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 24    
	               33 Bit    Registers := 9     
	               32 Bit    Registers := 88    
	               31 Bit    Registers := 2     
	               24 Bit    Registers := 61    
	               22 Bit    Registers := 160   
	               20 Bit    Registers := 5     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 6     
	               13 Bit    Registers := 135   
	               12 Bit    Registers := 979   
	               11 Bit    Registers := 112   
	               10 Bit    Registers := 1113  
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 381   
	                7 Bit    Registers := 138   
	                6 Bit    Registers := 83    
	                5 Bit    Registers := 23    
	                4 Bit    Registers := 68    
	                3 Bit    Registers := 230   
	                2 Bit    Registers := 63    
	                1 Bit    Registers := 845   
+---RAMs : 
	             128K Bit         RAMs := 6     
	              68K Bit         RAMs := 8     
	              64K Bit         RAMs := 18    
	              16K Bit         RAMs := 4     
	               5K Bit         RAMs := 32    
	               2K Bit         RAMs := 32    
	               1K Bit         RAMs := 99    
	              768 Bit         RAMs := 1     
	              632 Bit         RAMs := 2     
	              512 Bit         RAMs := 1     
	              384 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 4     
+---Muxes : 
	   2 Input    224 Bit        Muxes := 8     
	   4 Input    129 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 12    
	   2 Input     80 Bit        Muxes := 128   
	   5 Input     80 Bit        Muxes := 12    
	   4 Input     64 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 13    
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 21    
	   4 Input     32 Bit        Muxes := 9     
	   9 Input     32 Bit        Muxes := 12    
	   2 Input     24 Bit        Muxes := 40    
	 566 Input     24 Bit        Muxes := 4     
	   9 Input     24 Bit        Muxes := 16    
	   4 Input     24 Bit        Muxes := 8     
	   4 Input     22 Bit        Muxes := 64    
	   2 Input     22 Bit        Muxes := 192   
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 48    
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     14 Bit        Muxes := 64    
	   4 Input     13 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1440  
	   2 Input     11 Bit        Muxes := 15    
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1534  
	   4 Input     10 Bit        Muxes := 10    
	   3 Input     10 Bit        Muxes := 544   
	   8 Input      8 Bit        Muxes := 20    
	   3 Input      8 Bit        Muxes := 66    
	   2 Input      8 Bit        Muxes := 27    
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 19    
	   6 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 24    
	   3 Input      6 Bit        Muxes := 16    
	   2 Input      5 Bit        Muxes := 46    
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 43    
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 8     
	   6 Input      4 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 548   
	   9 Input      3 Bit        Muxes := 26    
	   7 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 72    
	   9 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 15    
	   7 Input      2 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 295   
	   3 Input      1 Bit        Muxes := 68    
	   4 Input      1 Bit        Muxes := 149   
	   7 Input      1 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 6     
	   9 Input      1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fifo_packer_128__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      3 Bit       Adders := 1     
+---Registers : 
	              224 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    224 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module fifo_packer_128__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      3 Bit       Adders := 1     
+---Registers : 
	              224 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    224 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module fifo_packer_128 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      3 Bit       Adders := 1     
+---Registers : 
	              224 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    224 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ram_2clk_1w_1r 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module async_cmp 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 4     
Module rd_ptr_empty 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module wr_ptr_full 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module async_fifo_fwft 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ram_1clk_1w_1r__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module sync_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module ram_1clk_1w_1r__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module sync_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module sg_list_requester__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module sg_list_requester 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module rx_port_requester_mux 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 12    
Module sg_list_reader_128 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module rx_port_reader 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 3     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 12    
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module ff__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rx_port_channel_gate 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module rx_port_128 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ram_2clk_1w_1r__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module async_cmp__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 4     
Module rd_ptr_empty__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
+---XORs : 
	   2 Input      3 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module wr_ptr_full__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
+---XORs : 
	   2 Input      3 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tx_port_channel_gate_128 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input    129 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
Module tx_port_monitor_128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ram_1clk_1w_1r__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module sync_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module tx_port_buffer_128 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              224 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    224 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sg_list_reader_128__1 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module tx_port_writer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   5 Input     10 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 7     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module tx_port_128 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ram_1clk_1w_1r__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module ram_1clk_1w_1r__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module ram_1clk_1w_1r__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module ram_1clk_1w_1r__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module reorder_queue_input 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 12    
	   4 Input      3 Bit       Adders := 1     
+---Registers : 
	              640 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 5     
	               44 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module reorder_queue_output 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	              102 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 7     
Module ram_1clk_1w_1r__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module ram_1clk_1w_1r__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module ram_1clk_1w_1r__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module ram_1clk_1w_1r 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module reorder_queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module reg_pipeline__parameterized32 
Detailed RTL Component Info : 
+---Registers : 
	              249 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	              205 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module registers 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module recv_credit_flow_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module interrupt_controller 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
Module interrupt 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   7 Input      2 Bit        Muxes := 1     
Module scsdpram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module tx_engine_selector__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module tx_engine_selector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module tx_multiplexer_128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               62 Bit    Registers := 4     
	               54 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 8     
Module tx_multiplexer 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module riffa 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module register 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module register__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module register__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module shiftreg 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
Module shiftreg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftreg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftreg__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module offset_to_mask 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module register__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module reg_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              105 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module rxc_engine_ultrascale 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module register__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module register__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module register__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module register__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module register__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module shiftreg__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
Module shiftreg__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftreg__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftreg__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftreg__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module register__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module offset_to_mask__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module register__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module reg_pipeline__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module rxr_engine_ultrascale 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module reg_pipeline__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              127 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module txr_formatter_ultrascale 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module reg_pipeline__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	              134 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module offset_to_mask__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module tx_data_shift 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module reg_pipeline__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	              68K Bit         RAMs := 1     
Module fifo__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	              68K Bit         RAMs := 1     
Module fifo__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__3 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	              68K Bit         RAMs := 1     
Module fifo__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	              68K Bit         RAMs := 1     
Module fifo 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module tx_data_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_pipeline__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
+---RAMs : 
	              632 Bit         RAMs := 1     
Module fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module offset_to_mask__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module offset_to_mask__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module reg_pipeline__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	              174 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module reg_pipeline__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	              132 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mux_select__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux_select__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux_select__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux_select 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module tx_alignment_pipeline 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module reg_pipeline__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	              134 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module offset_to_mask__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module reg_pipeline__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	              193 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	              131 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module txc_formatter_ultrascale 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module reg_pipeline__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	              134 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module offset_to_mask__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module tx_data_shift__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module reg_pipeline__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__7 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	              68K Bit         RAMs := 1     
Module fifo__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__6 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	              68K Bit         RAMs := 1     
Module fifo__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__5 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	              68K Bit         RAMs := 1     
Module fifo__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__4 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	              68K Bit         RAMs := 1     
Module fifo__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module tx_data_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_pipeline__parameterized14__1 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
+---RAMs : 
	              632 Bit         RAMs := 1     
Module fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized15__1 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module offset_to_mask__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module offset_to_mask__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module reg_pipeline__parameterized16__1 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized17__1 
Detailed RTL Component Info : 
+---Registers : 
	              174 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized18__1 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized19__1 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module counter__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module reg_pipeline__parameterized24__1 
Detailed RTL Component Info : 
+---Registers : 
	              132 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized20__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized21__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized22__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized23__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mux_select__7 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux_select__6 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux_select__5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux_select__4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module tx_alignment_pipeline__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module reg_pipeline__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	              134 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module offset_to_mask__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module reg_pipeline__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	              133 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module tx_engine_ultrascale 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Modu_Distributed_Single_RAM__2 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module Modu_Distributed_Single_RAM__3 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module Modu_Distributed_Single_RAM 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module Modu_Distributed_Dual_RAM__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module Modu_SelectBUF_3BUF 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 2     
+---Muxes : 
	   4 Input     22 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
Module Modu_sysAddLePar_Compute__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 4     
Module Modu_MaxFunction__40 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_MaxFunction__39 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_Butterfly__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 2     
Module Modu_MaxFunction__42 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_MaxFunction__41 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_Butterfly__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 2     
Module Modu_MaxFunction__44 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_MaxFunction__43 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_Butterfly__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 2     
Module Modu_MaxFunction__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_MaxFunction__45 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_Butterfly__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 2     
Module Modu_FPU 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 8     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module Modu_sysAddLePar_Compute__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 4     
Module Modu_MaxFunction__32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_MaxFunction__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_Butterfly__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 2     
Module Modu_MaxFunction__34 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_MaxFunction__33 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_Butterfly__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 2     
Module Modu_MaxFunction__36 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_MaxFunction__35 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_Butterfly__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 2     
Module Modu_MaxFunction__38 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_MaxFunction__37 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_Butterfly__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 2     
Module Modu_MaxFunction__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_MaxFunction__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_MaxFunction__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_MaxFunction__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_MaxFunction__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_MaxFunction__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_MaxFunction__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_Max8_Function__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 7     
Module Modu_MaxFunction__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_MaxFunction__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_MaxFunction__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_MaxFunction__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_MaxFunction__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_MaxFunction__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_MaxFunction__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_Max8_Function__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 7     
Module Modu_MaxFunction__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_MaxFunction__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_MaxFunction__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_MaxFunction__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_MaxFunction__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_MaxFunction__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_MaxFunction__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_Max8_Function__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 7     
Module Modu_MaxFunction__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_MaxFunction__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_MaxFunction__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_MaxFunction__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_MaxFunction__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_MaxFunction__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_MaxFunction__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_Max8_Function 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 7     
Module Modu_multiply_opt__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module Modu_multiply_opt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module Modu_LLR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 32    
	   3 Input     12 Bit       Adders := 16    
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 2     
Module Modu_BPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 8     
Module Modu_SW_MAP_3BUF 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module Modu_Interleave__16 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module Modu_Interleave__15 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module Modu_Interleave__14 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module Modu_Interleave__13 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module Modu_Interleave__12 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module Modu_Interleave__11 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module Modu_Interleave__10 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module Modu_Interleave__9 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module Modu_Interleave__2 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module Modu_Interleave__3 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module Modu_Interleave__4 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module Modu_Interleave__5 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module Modu_Interleave__6 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module Modu_Interleave__7 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module Modu_Interleave__8 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module Modu_Interleave 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module Modu_Block_Dual_RAM__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module Modu_Block_Dual_RAM__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module Modu_Block_Dual_RAM 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module Modu_Deinterleave__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module Modu_Deinterleave__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module Modu_Deinterleave__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module Modu_Deinterleave__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module Modu_Deinterleave__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module Modu_Deinterleave__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module Modu_Deinterleave__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module Modu_Deinterleave 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module Modu_Reorder_writeEn_1 
Detailed RTL Component Info : 
+---XORs : 
	   8 Input     64 Bit         XORs := 1     
Module Modu_Interleave__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Modu_Interleave__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Modu_Interleave__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Modu_Interleave__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Modu_Interleave__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Modu_Interleave__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Modu_Interleave__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Modu_Interleave__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Modu_Interleave__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Modu_Interleave__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Modu_Interleave__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Modu_Interleave__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Modu_Interleave__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Modu_Interleave__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Modu_Interleave__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Modu_Interleave__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Modu_Interleave__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Modu_Interleave__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Modu_Interleave__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Modu_Interleave__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Modu_Interleave__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Modu_Interleave__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Modu_Interleave__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Modu_Interleave__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Modu_LeBit_RAM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
Module Modu_Block_Dual_RAM__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module Modu_Deinterleave__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Modu_Deinterleave__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Modu_Deinterleave__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Modu_Deinterleave__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Modu_Deinterleave__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Modu_Deinterleave__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Modu_Deinterleave__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Modu_Deinterleave__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Modu_Reorder_writeEn_1__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   8 Input      8 Bit         XORs := 1     
Module Modu_AddrCal1Step__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   5 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 8     
Module Modu_AddrCal1Step__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   5 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 8     
Module Modu_AddrCal1Step__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   5 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 8     
Module Modu_AddrCal1Step__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   5 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 8     
Module Modu_AddrCal1Step__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   5 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 8     
Module Modu_AddrCal1Step__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   5 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 8     
Module Modu_AddrCal1Step__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   5 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 8     
Module Modu_AddrCal1Step 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   5 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 8     
Module Modu_CalcReadAddr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	               10 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
Module Modu_SaveLeInitWriteAddr_3BUF 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               24 Bit    Registers := 4     
	               10 Bit    Registers := 6     
Module Modu_AddrCal1Step__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   5 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 8     
Module Modu_AddrCal1Step__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   5 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 8     
Module Modu_AddrCal1Step__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   5 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 8     
Module Modu_AddrCal1Step__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   5 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 8     
Module Modu_AddrCal1Step__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   5 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 8     
Module Modu_AddrCal1Step__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   5 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 8     
Module Modu_AddrCal1Step__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   5 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 8     
Module Modu_AddrCal1Step__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   5 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 8     
Module Modu_CalcLeWriteAddr_3BUF 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module Modu_CalcBufA_Addr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Modu_CalcBufAddr_3BUF__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Modu_CalcBufAddr_3BUF__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Modu_CalcBufAddr_3BUF 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Modu_3BUF_w 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module Modu_Addr_control 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
Module Modu_Distributed_Dual_RAM__2 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Modu_Distributed_Dual_RAM__3 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Modu_Distributed_Dual_RAM__4 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Modu_Distributed_Dual_RAM__5 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Modu_Distributed_Dual_RAM__6 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Modu_Distributed_Dual_RAM__7 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Modu_Distributed_Dual_RAM__8 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Modu_Distributed_Dual_RAM 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Modu_Init_Value 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	               80 Bit    Registers := 24    
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 16    
	   5 Input     80 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 4     
Module Modu_sysAddLePar_Compute 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 4     
Module Modu_MaxFunction__48 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_MaxFunction__47 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_Butterfly__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 2     
Module Modu_MaxFunction__50 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_MaxFunction__49 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_Butterfly__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 2     
Module Modu_MaxFunction__52 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_MaxFunction__51 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_Butterfly__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 2     
Module Modu_MaxFunction__46 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_MaxFunction 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Modu_Butterfly 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 2     
Module Modu_BPU_Tail 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 8     
Module Modu_Subdecoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               80 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     80 Bit        Muxes := 8     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
Module Modu_Block_ROM_Para_P8 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Modu_Block_ROM_Para_P4 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	 566 Input     24 Bit        Muxes := 1     
Module Modu_InputPara 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module crc24_D1_type0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
Module crc24_D2_type0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
	   3 Input      1 Bit         XORs := 5     
Module crc24_D3_type0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 1     
Module crc24_D4_type0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 19    
	   5 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 7     
Module crc24_D5_type0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 19    
	   6 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 6     
Module crc24_D6_type0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
	   3 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 4     
Module crc24_D7_type0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 6     
	   4 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 4     
Module crc24_D8_type0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
	   8 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 2     
Module crc24_D1_type1__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module crc24_D2_type1__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   4 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
Module crc24_D3_type1__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 1     
Module crc24_D4_type1__2 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 10    
	   6 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
Module crc24_D5_type1__2 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input      1 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 9     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 1     
Module crc24_D6_type1__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 3     
	   8 Input      1 Bit         XORs := 1     
Module crc24_D7_type1__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   6 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 3     
	  10 Input      1 Bit         XORs := 1     
Module crc24_D8_type1__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 5     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 1     
Module parallel_crc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     24 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module Turbo_CRC24__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module crc24_D1_type0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
Module crc24_D2_type0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
	   3 Input      1 Bit         XORs := 5     
Module crc24_D3_type0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 1     
Module crc24_D4_type0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 19    
	   5 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 7     
Module crc24_D5_type0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 19    
	   6 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 6     
Module crc24_D6_type0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
	   3 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 4     
Module crc24_D7_type0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 6     
	   4 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 4     
Module crc24_D8_type0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
	   8 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 2     
Module crc24_D1_type1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module crc24_D2_type1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   4 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
Module crc24_D3_type1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 1     
Module crc24_D4_type1 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 10    
	   6 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
Module crc24_D5_type1 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input      1 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 9     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 1     
Module crc24_D6_type1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 3     
	   8 Input      1 Bit         XORs := 1     
Module crc24_D7_type1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   6 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 3     
	  10 Input      1 Bit         XORs := 1     
Module crc24_D8_type1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 5     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 1     
Module parallel_crc 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     24 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module Turbo_CRC24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module Modu_Decoder_New_CRC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
Module TurboDecoderWrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module chnl_parallel_turbo_decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
	   3 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 7     
	               32 Bit    Registers := 8     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   9 Input     32 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   9 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:59 ; elapsed = 00:02:03 . Memory (MB): peak = 1236.660 ; gain = 1042.570
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "CalcBufAddr_3BUF_BUF0/dir_3BUF" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CalcBufAddr_3BUF_BUF1/dir_3BUF" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CalcBufAddr_3BUF_BUF2/dir_3BUF" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "restore_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'rDataInEn_reg[2:0]' into 'rDataInEn_reg[2:0]' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/fifo_packer_128.v:82]
INFO: [Synth 8-4471] merging register 'rDataInEn_reg[2:0]' into 'rDataInEn_reg[2:0]' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/fifo_packer_128.v:82]
INFO: [Synth 8-4471] merging register 'rDataInEn_reg[2:0]' into 'rDataInEn_reg[2:0]' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/fifo_packer_128.v:82]
INFO: [Synth 8-5546] ROM "_rDelay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rDelay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rUseInit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rCopyBufWords" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'rCountHist_reg' and it is trimmed from '9' to '8' bits. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_port_buffer_128.v:140]
INFO: [Synth 8-4471] merging register 'channel/txPort/writer/rSgErr_reg' into 'channel/txPort/monitor/rTxErr_reg' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_port_writer.v:185]
INFO: [Synth 8-5546] ROM "channel/txPort/writer/_rStarted" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "channel/txPort/writer/_rUseInit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "channel/txPort/writer/_rCopyBufWords" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "channel/txPort/writer/_rOffLast" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "channel/txPort/writer/_rTxErrd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'rShift_reg[5:0]' into 'rShift_reg[5:0]' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/reorder_queue_output.v:155]
INFO: [Synth 8-4471] merging register 'rTxEngRdReqAck_reg' into 'rExtTagReq_reg' [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_multiplexer_128.v:186]
WARNING: [Synth 8-3936] Found unconnected internal register 'rLen_reg' and it is trimmed from '54' to '52' bits. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/tx_multiplexer_128.v:374]
INFO: [Synth 8-5546] ROM "TXR_META_LDWBE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "intr/rState0" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
WARNING: [Synth 8-3936] Found unconnected internal register 'engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/output_pipeline/pipeline_inst/gen_stages[2].rData_reg[2]' and it is trimmed from '153' to '152' bits. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:263]
WARNING: [Synth 8-3936] Found unconnected internal register 'engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/output_pipeline/pipeline_inst/gen_stages[1].rData_reg[1]' and it is trimmed from '153' to '152' bits. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:263]
WARNING: [Synth 8-3936] Found unconnected internal register 'engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/output_pipeline/pipeline_inst/gen_stages[2].rData_reg[2]' and it is trimmed from '105' to '97' bits. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:263]
WARNING: [Synth 8-3936] Found unconnected internal register 'engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/output_pipeline/pipeline_inst/gen_stages[1].rData_reg[1]' and it is trimmed from '105' to '97' bits. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/imports/riffa_hdl/pipeline.v:263]
INFO: [Synth 8-5546] ROM "Updata_BPUtail_beta" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Init_Flag_BPU_tail" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'rSystem_reg' and it is trimmed from '128' to '120' bits. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/chnl_parallel_turbo_decoder.v:353]
WARNING: [Synth 8-3936] Found unconnected internal register 'rParity0_reg' and it is trimmed from '128' to '120' bits. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/chnl_parallel_turbo_decoder.v:367]
WARNING: [Synth 8-3936] Found unconnected internal register 'rParity1_reg' and it is trimmed from '128' to '120' bits. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/chnl_parallel_turbo_decoder.v:381]
WARNING: [Synth 8-3936] Found unconnected internal register 'rTail_reg' and it is trimmed from '128' to '78' bits. [C:/Users/Xiaoshi/Documents/Graduate/PCIe/Turbo/pcie_turbo_debug/pcie_turbo.srcs/sources_1/new/chnl_parallel_turbo_decoder.v:395]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:02:21 ; elapsed = 00:02:26 . Memory (MB): peak = 1236.660 ; gain = 1042.570
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:02:21 ; elapsed = 00:02:26 . Memory (MB): peak = 1236.660 ; gain = 1042.570

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |channel                          |           2|     26151|
|2     |riffa__GC0                       |           1|     16461|
|3     |riffa_wrapper_vc709__GC0         |           1|     14065|
|4     |Modu_SW_MAP_3BUF                 |          32|     11423|
|5     |Modu_Subdecoder__GC0             |           4|     33756|
|6     |Modu_Decoder_New_CRC__GC0        |           4|      8339|
|7     |TurboDecoderWrapper__GC0         |           4|       322|
|8     |chnl_parallel_turbo_decoder__GC0 |           2|      5580|
|9     |top_pcie_turbo__GC0              |           1|       697|
+------+---------------------------------+------------+----------+
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM fifo/mem/rRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM mem/rRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM mem/rRAM_reg to conserve power
INFO: [Synth 8-5562] The signal channel/txPort/gate/fifo/mem/rRAM_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (3 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal channel/txPort/buffer/fifo/mem/rRAM_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (9 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal posRam/rRAM_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM rams[0].ram/rRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM rams[1].ram/rRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM rams[2].ram/rRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM rams[3].ram/rRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg to conserve power
INFO: [Synth 8-5562] The signal BUF0/Single_RAM_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal BUF1/Single_RAM_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal BUF2/Single_RAM_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal BUFA/Dual_RAM_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM Le_sys_RAM/Dual_RAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM Le_par1_RAM/Dual_RAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM Le_par0_RAM/Dual_RAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM result_RAM/Dual_RAM_reg to conserve power
INFO: [Synth 8-5562] The signal RAM_Init0/Dual_RAM_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (5 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal RAM_Init1/Dual_RAM_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (5 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal RAM_Init2/Dual_RAM_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (5 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal RAM_Init3/Dual_RAM_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (5 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal RAM_Init4/Dual_RAM_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (5 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal RAM_Init5/Dual_RAM_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (5 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal RAM_Init6/Dual_RAM_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (5 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal RAM_Init7/Dual_RAM_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (5 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------------+------------+---------------+----------------+
|Module Name            | RTL Object | Depth x Width | Implemented As | 
+-----------------------+------------+---------------+----------------+
|Modu_Block_ROM_Para_P8 | extrom     | 1024x24       | Block RAM      | 
|Modu_InputPara         | extrom     | 1024x24       | Block RAM      | 
+-----------------------+------------+---------------+----------------+


Block RAM:
+-------------------------+------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+------------------------------------------------+
|Module Name              | RTL Object                                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name                              | 
+-------------------------+------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+------------------------------------------------+
|channel                  | fifo/mem/rRAM_reg                                                            | 1 K x 128              | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B | 0      | 4      | channel/rx_port_128/async_fifo_fwft/extram__41 | 
|channel                  | mem/rRAM_reg                                                                 | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B | 0      | 4      | channel/rx_port_128/sync_fifo/extram__43       | 
|channel                  | mem/rRAM_reg                                                                 | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B | 0      | 4      | channel/rx_port_128/sync_fifo/extram__45       | 
|channel                  | channel/txPort/gate/fifo/mem/rRAM_reg                                        | 8 x 129                | W |   | 8 x 129(WRITE_FIRST)   |   | R | Port A and B | 0      | 2      | channel/extram__47                             | 
|channel                  | channel/txPort/buffer/fifo/mem/rRAM_reg                                      | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B | 0      | 2      | channel/extram__49                             | 
|riffa__GC0               | posRam/rRAM_reg                                                              | 64 x 20(READ_FIRST)    | W |   | 64 x 20(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | reorder_queue/reorder_queue_input/extram__57   | 
|riffa__GC0               | rams[0].ram/rRAM_reg                                                         | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B | 0      | 2      | reorder_queue/extram__59                       | 
|riffa__GC0               | rams[1].ram/rRAM_reg                                                         | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B | 0      | 2      | reorder_queue/extram__61                       | 
|riffa__GC0               | rams[2].ram/rRAM_reg                                                         | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B | 0      | 2      | reorder_queue/extram__63                       | 
|riffa__GC0               | rams[3].ram/rRAM_reg                                                         | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B | 0      | 2      | reorder_queue/extram__65                       | 
|riffa_wrapper_vc709__GC0 | tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg | 2 K x 34(READ_FIRST)   | W |   | 2 K x 34(WRITE_FIRST)  |   | R | Port A and B | 0      | 2      | tx_engine/extram__69                           | 
|riffa_wrapper_vc709__GC0 | tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg | 2 K x 34(READ_FIRST)   | W |   | 2 K x 34(WRITE_FIRST)  |   | R | Port A and B | 0      | 2      | tx_engine/extram__71                           | 
|riffa_wrapper_vc709__GC0 | tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg | 2 K x 34(READ_FIRST)   | W |   | 2 K x 34(WRITE_FIRST)  |   | R | Port A and B | 0      | 2      | tx_engine/extram__73                           | 
|riffa_wrapper_vc709__GC0 | tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg | 2 K x 34(READ_FIRST)   | W |   | 2 K x 34(WRITE_FIRST)  |   | R | Port A and B | 0      | 2      | tx_engine/extram__75                           | 
|riffa_wrapper_vc709__GC0 | tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg | 2 K x 34(READ_FIRST)   | W |   | 2 K x 34(WRITE_FIRST)  |   | R | Port A and B | 0      | 2      | tx_engine/extram__79                           | 
|riffa_wrapper_vc709__GC0 | tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg | 2 K x 34(READ_FIRST)   | W |   | 2 K x 34(WRITE_FIRST)  |   | R | Port A and B | 0      | 2      | tx_engine/extram__81                           | 
|riffa_wrapper_vc709__GC0 | tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg | 2 K x 34(READ_FIRST)   | W |   | 2 K x 34(WRITE_FIRST)  |   | R | Port A and B | 0      | 2      | tx_engine/extram__83                           | 
|riffa_wrapper_vc709__GC0 | tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg | 2 K x 34(READ_FIRST)   | W |   | 2 K x 34(WRITE_FIRST)  |   | R | Port A and B | 0      | 2      | tx_engine/extram__85                           | 
|Modu_SW_MAP_3BUF         | BUF0/Single_RAM_reg                                                          | 64 x 22(READ_FIRST)    | W | R |                        |   |   | Port A       | 1      | 0      | Modu_SW_MAP_3BUF/extram__89                    | 
|Modu_SW_MAP_3BUF         | BUF1/Single_RAM_reg                                                          | 64 x 22(READ_FIRST)    | W | R |                        |   |   | Port A       | 1      | 0      | Modu_SW_MAP_3BUF/extram__91                    | 
|Modu_SW_MAP_3BUF         | BUF2/Single_RAM_reg                                                          | 64 x 22(READ_FIRST)    | W | R |                        |   |   | Port A       | 1      | 0      | Modu_SW_MAP_3BUF/extram__93                    | 
|Modu_SW_MAP_3BUF         | BUFA/Dual_RAM_reg                                                            | 64 x 80(READ_FIRST)    | W |   | 64 x 80(WRITE_FIRST)   |   | R | Port A and B | 1      | 1      | Modu_SW_MAP_3BUF/extram__95                    | 
|Modu_Subdecoder__GC0     | Le_sys_RAM/Dual_RAM_reg                                                      | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B | 0      | 2      | Modu_LeBit_RAM/extram__97                      | 
|Modu_Subdecoder__GC0     | Le_par1_RAM/Dual_RAM_reg                                                     | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B | 0      | 2      | Modu_LeBit_RAM/extram__99                      | 
|Modu_Subdecoder__GC0     | Le_par0_RAM/Dual_RAM_reg                                                     | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B | 0      | 2      | Modu_LeBit_RAM/extram__101                     | 
|Modu_Subdecoder__GC0     | result_RAM/Dual_RAM_reg                                                      | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | Modu_D_RAM/extram__103                         | 
|Modu_Subdecoder__GC0     | RAM_Init0/Dual_RAM_reg                                                       | 32 x 80(READ_FIRST)    | W |   | 32 x 80(WRITE_FIRST)   |   | R | Port A and B | 1      | 1      | Modu_Init_Value/extram__105                    | 
|Modu_Subdecoder__GC0     | RAM_Init1/Dual_RAM_reg                                                       | 32 x 80(READ_FIRST)    | W |   | 32 x 80(WRITE_FIRST)   |   | R | Port A and B | 1      | 1      | Modu_Init_Value/extram__107                    | 
|Modu_Subdecoder__GC0     | RAM_Init2/Dual_RAM_reg                                                       | 32 x 80(READ_FIRST)    | W |   | 32 x 80(WRITE_FIRST)   |   | R | Port A and B | 1      | 1      | Modu_Init_Value/extram__109                    | 
|Modu_Subdecoder__GC0     | RAM_Init3/Dual_RAM_reg                                                       | 32 x 80(READ_FIRST)    | W |   | 32 x 80(WRITE_FIRST)   |   | R | Port A and B | 1      | 1      | Modu_Init_Value/extram__111                    | 
|Modu_Subdecoder__GC0     | RAM_Init4/Dual_RAM_reg                                                       | 32 x 80(READ_FIRST)    | W |   | 32 x 80(WRITE_FIRST)   |   | R | Port A and B | 1      | 1      | Modu_Init_Value/extram__113                    | 
|Modu_Subdecoder__GC0     | RAM_Init5/Dual_RAM_reg                                                       | 32 x 80(READ_FIRST)    | W |   | 32 x 80(WRITE_FIRST)   |   | R | Port A and B | 1      | 1      | Modu_Init_Value/extram__115                    | 
|Modu_Subdecoder__GC0     | RAM_Init6/Dual_RAM_reg                                                       | 32 x 80(READ_FIRST)    | W |   | 32 x 80(WRITE_FIRST)   |   | R | Port A and B | 1      | 1      | Modu_Init_Value/extram__117                    | 
|Modu_Subdecoder__GC0     | RAM_Init7/Dual_RAM_reg                                                       | 32 x 80(READ_FIRST)    | W |   | 32 x 80(WRITE_FIRST)   |   | R | Port A and B | 1      | 1      | Modu_Init_Value/extram__119                    | 
+-------------------------+------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+------------------------------------------------+

Note: The table shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. "Hierarchical Name" reflects the Block RAM name as it appears in the hierarchical module and only part of it is displayed.
Distributed RAM: 
+-------------------------+------------------------------------------+-----------+----------------------+----------------+------------------------------------------+
|Module Name              | RTL Object                               | Inference | Size (Depth x Width) | Primitives     | Hierarchical Name                        | 
+-------------------------+------------------------------------------+-----------+----------------------+----------------+------------------------------------------+
|riffa__GC0               | pktRam/rRAM_reg                          | Implied   | 64 x 12              | RAM64M x 4     | reorder_queue/ram__6                     | 
|riffa__GC0               | mapRam/rRAM_reg                          | Implied   | 64 x 6               | RAM64M x 2     | reorder_queue/ram__7                     | 
|riffa__GC0               | countRam/rRAM_reg                        | Implied   | 64 x 8               | RAM64M x 3     | reorder_queue/reorder_queue_input/ram__8 | 
|riffa__GC0               | tx_mux_inst/req_ack_fifo/mem/rMemory_reg | Implied   | 32 x 2               | RAM32X1D x 2   | ram__9                                   | 
|riffa_wrapper_vc709__GC0 | txhf_inst/fifo_inst/mem/rMemory_reg      | Implied   | 4 x 158              | RAM32M x 27    | tx_engine/ram__10                        | 
|riffa_wrapper_vc709__GC0 | txhf_inst/fifo_inst/mem/rMemory_reg      | Implied   | 4 x 158              | RAM32M x 27    | tx_engine/ram__11                        | 
+-------------------------+------------------------------------------+-----------+----------------------+----------------+------------------------------------------+

Note: The table shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\Le_w_ad_Delay/store_reg[7][9] ) is unused and will be removed from module Modu_Addr_control.
WARNING: [Synth 8-3332] Sequential element (\Le_w_ad_Delay/store_reg[7][8] ) is unused and will be removed from module Modu_Addr_control.
WARNING: [Synth 8-3332] Sequential element (\Le_w_ad_Delay/store_reg[7][7] ) is unused and will be removed from module Modu_Addr_control.
WARNING: [Synth 8-3332] Sequential element (\Le_w_ad_Delay/store_reg[7][6] ) is unused and will be removed from module Modu_Addr_control.
WARNING: [Synth 8-3332] Sequential element (\Le_w_ad_Delay/store_reg[7][5] ) is unused and will be removed from module Modu_Addr_control.
WARNING: [Synth 8-3332] Sequential element (\Le_w_ad_Delay/store_reg[7][4] ) is unused and will be removed from module Modu_Addr_control.
WARNING: [Synth 8-3332] Sequential element (\Le_w_ad_Delay/store_reg[7][3] ) is unused and will be removed from module Modu_Addr_control.
WARNING: [Synth 8-3332] Sequential element (\Le_w_ad_Delay/store_reg[7][2] ) is unused and will be removed from module Modu_Addr_control.
WARNING: [Synth 8-3332] Sequential element (\Le_w_ad_Delay/store_reg[7][1] ) is unused and will be removed from module Modu_Addr_control.
WARNING: [Synth 8-3332] Sequential element (\Le_w_ad_Delay/store_reg[7][0] ) is unused and will be removed from module Modu_Addr_control.
WARNING: [Synth 8-3332] Sequential element (\Le_w_sort_Delay/store_reg[7][23] ) is unused and will be removed from module Modu_Addr_control.
WARNING: [Synth 8-3332] Sequential element (\Le_w_sort_Delay/store_reg[7][22] ) is unused and will be removed from module Modu_Addr_control.
WARNING: [Synth 8-3332] Sequential element (\Le_w_sort_Delay/store_reg[7][21] ) is unused and will be removed from module Modu_Addr_control.
WARNING: [Synth 8-3332] Sequential element (\Le_w_sort_Delay/store_reg[7][20] ) is unused and will be removed from module Modu_Addr_control.
WARNING: [Synth 8-3332] Sequential element (\Le_w_sort_Delay/store_reg[7][19] ) is unused and will be removed from module Modu_Addr_control.
WARNING: [Synth 8-3332] Sequential element (\Le_w_sort_Delay/store_reg[7][18] ) is unused and will be removed from module Modu_Addr_control.
WARNING: [Synth 8-3332] Sequential element (\Le_w_sort_Delay/store_reg[7][17] ) is unused and will be removed from module Modu_Addr_control.
WARNING: [Synth 8-3332] Sequential element (\Le_w_sort_Delay/store_reg[7][16] ) is unused and will be removed from module Modu_Addr_control.
WARNING: [Synth 8-3332] Sequential element (\Le_w_sort_Delay/store_reg[7][15] ) is unused and will be removed from module Modu_Addr_control.
WARNING: [Synth 8-3332] Sequential element (\Le_w_sort_Delay/store_reg[7][14] ) is unused and will be removed from module Modu_Addr_control.
WARNING: [Synth 8-3332] Sequential element (\Le_w_sort_Delay/store_reg[7][13] ) is unused and will be removed from module Modu_Addr_control.
WARNING: [Synth 8-3332] Sequential element (\Le_w_sort_Delay/store_reg[7][12] ) is unused and will be removed from module Modu_Addr_control.
WARNING: [Synth 8-3332] Sequential element (\Le_w_sort_Delay/store_reg[7][11] ) is unused and will be removed from module Modu_Addr_control.
WARNING: [Synth 8-3332] Sequential element (\Le_w_sort_Delay/store_reg[7][10] ) is unused and will be removed from module Modu_Addr_control.
WARNING: [Synth 8-3332] Sequential element (\Le_w_sort_Delay/store_reg[7][9] ) is unused and will be removed from module Modu_Addr_control.
WARNING: [Synth 8-3332] Sequential element (\Le_w_sort_Delay/store_reg[7][8] ) is unused and will be removed from module Modu_Addr_control.
WARNING: [Synth 8-3332] Sequential element (\Le_w_sort_Delay/store_reg[7][7] ) is unused and will be removed from module Modu_Addr_control.
WARNING: [Synth 8-3332] Sequential element (\Le_w_sort_Delay/store_reg[7][6] ) is unused and will be removed from module Modu_Addr_control.
WARNING: [Synth 8-3332] Sequential element (\Le_w_sort_Delay/store_reg[7][5] ) is unused and will be removed from module Modu_Addr_control.
WARNING: [Synth 8-3332] Sequential element (\Le_w_sort_Delay/store_reg[7][4] ) is unused and will be removed from module Modu_Addr_control.
WARNING: [Synth 8-3332] Sequential element (\Le_w_sort_Delay/store_reg[7][3] ) is unused and will be removed from module Modu_Addr_control.
WARNING: [Synth 8-3332] Sequential element (\Le_w_sort_Delay/store_reg[7][2] ) is unused and will be removed from module Modu_Addr_control.
WARNING: [Synth 8-3332] Sequential element (\Le_w_sort_Delay/store_reg[7][1] ) is unused and will be removed from module Modu_Addr_control.
WARNING: [Synth 8-3332] Sequential element (\Le_w_sort_Delay/store_reg[7][0] ) is unused and will be removed from module Modu_Addr_control.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Modu_Subdecoder__GC0:/Addr_control/CalcReadAddr_modu/\resortP_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Modu_Subdecoder__GC0:/Addr_control/\resortP_delay_reg[18] )
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_0/data_out_reg[7] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_0/data_out_reg[6] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_0/data_out_reg[5] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_0/data_out_reg[4] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_0/data_out_reg[3] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_0/data_out_reg[2] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_0/data_out_reg[1] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_0/data_out_reg[0] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_1/data_out_reg[7] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_1/data_out_reg[6] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_1/data_out_reg[5] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_1/data_out_reg[4] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_1/data_out_reg[3] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_1/data_out_reg[2] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_1/data_out_reg[1] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_1/data_out_reg[0] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_2/data_out_reg[7] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_2/data_out_reg[6] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_2/data_out_reg[5] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_2/data_out_reg[4] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_2/data_out_reg[3] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_2/data_out_reg[2] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_2/data_out_reg[1] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_2/data_out_reg[0] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_3/data_out_reg[7] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_3/data_out_reg[6] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_3/data_out_reg[5] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_3/data_out_reg[4] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_3/data_out_reg[3] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_3/data_out_reg[2] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_3/data_out_reg[1] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_3/data_out_reg[0] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_4/data_out_reg[7] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_4/data_out_reg[6] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_4/data_out_reg[5] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_4/data_out_reg[4] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_4/data_out_reg[3] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_4/data_out_reg[2] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_4/data_out_reg[1] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_4/data_out_reg[0] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_5/data_out_reg[7] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_5/data_out_reg[6] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_5/data_out_reg[5] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_5/data_out_reg[4] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_5/data_out_reg[3] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_5/data_out_reg[2] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_5/data_out_reg[1] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_5/data_out_reg[0] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_6/data_out_reg[7] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_6/data_out_reg[6] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_6/data_out_reg[5] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_6/data_out_reg[4] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_6/data_out_reg[3] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_6/data_out_reg[2] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_6/data_out_reg[1] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_6/data_out_reg[0] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_7/data_out_reg[7] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_7/data_out_reg[6] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_7/data_out_reg[5] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_7/data_out_reg[4] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_7/data_out_reg[3] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_7/data_out_reg[2] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_7/data_out_reg[1] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit1_Out/Interleave_7/data_out_reg[0] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit0_Out/Interleave_0/data_out_reg[7] ) is unused and will be removed from module Modu_LeBit_RAM.
WARNING: [Synth 8-3332] Sequential element (\Reorder_Le_parBit0_Out/Interleave_0/data_out_reg[6] ) is unused and will be removed from module Modu_LeBit_RAM.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/txPorti_26/\channel/txPort/monitor/rWordsRecvdAdv_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/rxPort /\gate/rConsumed_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/txPorti_26/\channel/txPort/monitor/rWordsRecvdAdv_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/buffer/rLenLSB1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/buffer/rLenLSB1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/buffer/rLenLSB1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/buffer/rLenLSB1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/gate/rChnlOff_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/writer/rMaxPayload_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/writer/rMaxPayload_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/writer/rMaxPayload_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/writer/rMaxPayload_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/writer/rMaxPayload_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/rxPort /reader/\rMaxPayload_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/rxPort /sgTxReq/\rMaxPayload_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/rxPort /sgRxReq/\rMaxPayload_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/txPorti_26/\channel/txPort/monitor/rWordsRecvd_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/rxPort /\gate/rConsumedStable_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/rxPort /\gate/rConsumedSample_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][130] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_formatter_inst/output_inst/pipeline_inst/gen_stages[1].rData_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_formatter_inst/output_inst/pipeline_inst/gen_stages[1].rData_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_formatter_inst/output_inst/pipeline_inst/gen_stages[1].rData_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_formatter_inst/output_inst/pipeline_inst/gen_stages[1].rData_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst /\tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst /\tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst /\tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst /\tx_alignment_inst/compute_reg/pipeline_inst/gen_stages[1].rData_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst /\tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst /\tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst /\tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst /\tx_alignment_inst/compute_reg/pipeline_inst/gen_stages[1].rData_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_1/\engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/output_pipeline/pipeline_inst/gen_stages[1].rData_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_trans_inst/output_inst/pipeline_inst/gen_stages[1].rData_reg[1][59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_trans_inst/output_inst/pipeline_inst/gen_stages[1].rData_reg[1][60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_trans_inst/output_inst/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst /\txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst /\txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst /\txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst /\txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_1/\engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/output_pipeline/pipeline_inst/gen_stages[2].rData_reg[2][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/\rc_fc/rCplDAmt_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/reorderQueue/data_input/\rBaseAddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/reorderQueue/data_input/\rBaseAddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/reorderQueue/data_input/\rBaseAddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/reorderQueue/data_input/\rBaseAddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/reorderQueue/data_input/\rBaseAddr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/reorderQueue/data_input/\rShiftUp_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/reorderQueue/data_input/\rShiftUp_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/reorderQueue/data_input/\rShiftUp_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/reorderQueue/data_input/\rShiftUp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/reorderQueue/data_input/\rShiftUp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/reorderQueue/data_input/\rShiftDown_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/reorderQueue/data_input/\rShiftDown_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/reorderQueue/data_input/\rShiftDown_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/reorderQueue/data_input/\rShiftDown_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/reorderQueue/data_input/\rShiftDown_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/\reg_inst/rxr_input_register/pipeline_inst/gen_stages[1].rData_reg[1][44] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffa_insti_0/\reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/\reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/\rc_fc/rCplDAmt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/\tx_mux_inst/tx_mux_128_inst /\rRdChnl_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/\tx_mux_inst/tx_mux_128_inst /\rCapChnl_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/\tx_mux_inst/tx_mux_128_inst /\rCountChnl_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/\tx_mux_inst/tx_mux_128_inst /\rChnl_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/\tx_mux_inst/tx_mux_128_inst /\rChnl_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/\tx_mux_inst/tx_mux_128_inst /\rChnl_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/\tx_mux_inst/tx_mux_128_inst /\rChnl_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/\tx_mux_inst/tx_mux_128_inst /\rChnl_reg[1] )
