INFO: [VRFC 10-163] Analyzing VHDL file "/home/nick/ECEC302/W3/Homework/count_00/count_00.srcs/sources_1/new/count_00.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'count_00'
