C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin64\c_hdl.exe  -osyn  C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\synthesis\synwork\testeISP_comp.srs  -top  testeISP  -hdllog  C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\synthesis\synlog\testeISP_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro   -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram  -actel   -I C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\synthesis\  -I C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib   -sysv  -devicelib  C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v  -encrypt  -pro  -dmgen  C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\synthesis\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\hdl\Ram_interface.v -lib work C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\Actel\SgCore\TAMPER\2.1.300\tamper_comps.v -lib work C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\TAMPER_C0\TAMPER_C0_0\TAMPER_C0_TAMPER_C0_0_TAMPER.v -lib work C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\TAMPER_C0\TAMPER_C0.v -lib work C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\TPSRAM_C0\TPSRAM_C0_0\TPSRAM_C0_TPSRAM_C0_0_TPSRAM.v -lib work C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\TPSRAM_C0\TPSRAM_C0.v -lib work C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\Dev_Restart_after_ISP_blk\Dev_Restart_after_ISP_blk.v -lib work C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v -lib work C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v -lib work C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\CCC_0\testeISP_sb_CCC_0_FCCC.v -lib work C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\Actel\SgCore\OSC\2.0.101\osc_comps.v -lib work C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\FABOSC_0\testeISP_sb_FABOSC_0_OSC.v -lib work C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb_MSS\testeISP_sb_MSS_syn.v -lib work C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb_MSS\testeISP_sb_MSS.v -lib work C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\testeISP_sb.v -lib work C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\testeISP\testeISP.v  -jobname  "compiler" 
relcom:..\..\..\..\..\..\..\..\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin64\c_hdl.exe -osyn ..\synwork\testeISP_comp.srs -top testeISP -hdllog ..\synlog\testeISP_compiler.srr -encrypt -mp 4 -verification_mode 0 -verilog -prodtype synplify_pro -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram -actel -I ..\ -I ..\..\..\..\..\..\..\..\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib -sysv -devicelib ..\..\..\..\..\..\..\..\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v -encrypt -pro -dmgen ..\dm -ui -fid2 -ram -sharing on -ll 2000 -autosm -lib work ..\..\hdl\Ram_interface.v -lib work ..\..\component\Actel\SgCore\TAMPER\2.1.300\tamper_comps.v -lib work ..\..\component\work\TAMPER_C0\TAMPER_C0_0\TAMPER_C0_TAMPER_C0_0_TAMPER.v -lib work ..\..\component\work\TAMPER_C0\TAMPER_C0.v -lib work ..\..\component\work\TPSRAM_C0\TPSRAM_C0_0\TPSRAM_C0_TPSRAM_C0_0_TPSRAM.v -lib work ..\..\component\work\TPSRAM_C0\TPSRAM_C0.v -lib work ..\..\component\work\Dev_Restart_after_ISP_blk\Dev_Restart_after_ISP_blk.v -lib work ..\..\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v -lib work ..\..\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v -lib work ..\..\component\work\testeISP_sb\CCC_0\testeISP_sb_CCC_0_FCCC.v -lib work ..\..\component\Actel\SgCore\OSC\2.0.101\osc_comps.v -lib work ..\..\component\work\testeISP_sb\FABOSC_0\testeISP_sb_FABOSC_0_OSC.v -lib work ..\..\component\work\testeISP_sb_MSS\testeISP_sb_MSS_syn.v -lib work ..\..\component\work\testeISP_sb_MSS\testeISP_sb_MSS.v -lib work ..\..\component\work\testeISP_sb\testeISP_sb.v -lib work ..\..\component\work\testeISP\testeISP.v -jobname "compiler"
rc:0 success:1 runtime:7
file:..\synwork\testeisp_comp.srs|io:o|time:1744136921|size:75654|exec:0|csum:
file:..\synlog\testeisp_compiler.srr|io:o|time:1744136921|size:41385|exec:0|csum:
file:..\..\..\..\..\..\..\..\microchip\libero_soc_v2024.1\synplifypro\lib\generic\smartfusion2.v|io:i|time:1704384662|size:16415|exec:0|csum:9BAA6208AF4C76CF2C10809775E94DAF
file:..\..\hdl\ram_interface.v|io:i|time:1744134527|size:4318|exec:0|csum:1CA767EA1E1310D19255E0F9CBE21913
file:..\..\component\actel\sgcore\tamper\2.1.300\tamper_comps.v|io:i|time:1744134279|size:886|exec:0|csum:606B6C4E1D87F67CEC2C1313FBFF1B82
file:..\..\component\work\tamper_c0\tamper_c0_0\tamper_c0_tamper_c0_0_tamper.v|io:i|time:1744134279|size:1305|exec:0|csum:F0267D0D54E9D6551F15F69D20C219C1
file:..\..\component\work\tamper_c0\tamper_c0.v|io:i|time:1744134279|size:5355|exec:0|csum:AD16A08E5D0F8B8982BD7565F7F781D7
file:..\..\component\work\tpsram_c0\tpsram_c0_0\tpsram_c0_tpsram_c0_0_tpsram.v|io:i|time:1744136364|size:2008|exec:0|csum:E5252CDC2A74B17CBF3DE49E82CF4B06
file:..\..\component\work\tpsram_c0\tpsram_c0.v|io:i|time:1744136364|size:3458|exec:0|csum:26498699FBA79D96F846AE10305A41E7
file:..\..\component\work\dev_restart_after_isp_blk\dev_restart_after_isp_blk.v|io:i|time:1744136907|size:2766|exec:0|csum:3BFC3C2308E2EBB8FE09204B401CE68A
file:..\..\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v|io:i|time:1725993871|size:8822|exec:0|csum:57E473B7EFB406F9A215FD657D257341
file:..\..\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v|io:i|time:1725993871|size:65628|exec:0|csum:BD4FA2E8A1E20A1A844548995EB5EC24
file:..\..\component\work\testeisp_sb\ccc_0\testeisp_sb_ccc_0_fccc.v|io:i|time:1744131716|size:1725|exec:0|csum:5C36D4A7E7D443E456159308EA9B26D0
file:..\..\component\actel\sgcore\osc\2.0.101\osc_comps.v|io:i|time:1725993872|size:924|exec:0|csum:96EB0FE10D5CD792BE1E4F31403C1EFA
file:..\..\component\work\testeisp_sb\fabosc_0\testeisp_sb_fabosc_0_osc.v|io:i|time:1744131716|size:795|exec:0|csum:C3FA1F3E37C0AA494C7A520B86CDEB73
file:..\..\component\work\testeisp_sb_mss\testeisp_sb_mss_syn.v|io:i|time:1744131713|size:51351|exec:0|csum:C016FB13B736A78BD0A954D2FC2F0697
file:..\..\component\work\testeisp_sb_mss\testeisp_sb_mss.v|io:i|time:1744131714|size:45625|exec:0|csum:421A971350CACD53C37437BC08B5150A
file:..\..\component\work\testeisp_sb\testeisp_sb.v|io:i|time:1744131716|size:12237|exec:0|csum:C618DA55BF7EEF9CB25C151E24A86A5E
file:..\..\component\work\testeisp\testeisp.v|io:i|time:1744136911|size:3120|exec:0|csum:4CA6F590C4EA20BA0B8EC8CE9A82BC0C
file:..\..\..\..\..\..\..\..\microchip\libero_soc_v2024.1\synplifypro\bin64\c_hdl.exe|io:i|time:1704384984|size:7448576|exec:1|csum:76E3C5E55C912E189842A3CDFCBC6254
