#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17ee330 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17ea7b0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x17e6d60 .functor NOT 1, L_0x181f6f0, C4<0>, C4<0>, C4<0>;
L_0x181f3c0 .functor XOR 2, L_0x181f1d0, L_0x181f320, C4<00>, C4<00>;
L_0x181f630 .functor XOR 2, L_0x181f3c0, L_0x181f4d0, C4<00>, C4<00>;
v0x181e060_0 .net *"_ivl_10", 1 0, L_0x181f4d0;  1 drivers
v0x181e160_0 .net *"_ivl_12", 1 0, L_0x181f630;  1 drivers
v0x181e240_0 .net *"_ivl_2", 1 0, L_0x181f110;  1 drivers
v0x181e300_0 .net *"_ivl_4", 1 0, L_0x181f1d0;  1 drivers
v0x181e3e0_0 .net *"_ivl_6", 1 0, L_0x181f320;  1 drivers
v0x181e510_0 .net *"_ivl_8", 1 0, L_0x181f3c0;  1 drivers
v0x181e5f0_0 .net "a", 0 0, v0x181d310_0;  1 drivers
v0x181e690_0 .net "b", 0 0, v0x181d3b0_0;  1 drivers
v0x181e730_0 .var "clk", 0 0;
v0x181e860_0 .net "out_alwaysblock_dut", 0 0, v0x181dc80_0;  1 drivers
v0x181e930_0 .net "out_alwaysblock_ref", 0 0, v0x181c680_0;  1 drivers
v0x181ea00_0 .net "out_assign_dut", 0 0, L_0x17e6dd0;  1 drivers
v0x181ead0_0 .net "out_assign_ref", 0 0, L_0x17f4790;  1 drivers
v0x181eba0_0 .var/2u "stats1", 223 0;
v0x181ec40_0 .var/2u "strobe", 0 0;
v0x181ece0_0 .net "tb_match", 0 0, L_0x181f6f0;  1 drivers
v0x181ed80_0 .net "tb_mismatch", 0 0, L_0x17e6d60;  1 drivers
v0x181ee20_0 .net "wavedrom_enable", 0 0, v0x181d550_0;  1 drivers
v0x181eef0_0 .net "wavedrom_title", 511 0, v0x181d5f0_0;  1 drivers
L_0x181f110 .concat [ 1 1 0 0], v0x181c680_0, L_0x17f4790;
L_0x181f1d0 .concat [ 1 1 0 0], v0x181c680_0, L_0x17f4790;
L_0x181f320 .concat [ 1 1 0 0], v0x181dc80_0, L_0x17e6dd0;
L_0x181f4d0 .concat [ 1 1 0 0], v0x181c680_0, L_0x17f4790;
L_0x181f6f0 .cmp/eeq 2, L_0x181f110, L_0x181f630;
S_0x17ea940 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x17ea7b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out_assign";
    .port_info 3 /OUTPUT 1 "out_alwaysblock";
L_0x17f4790 .functor AND 1, v0x181d310_0, v0x181d3b0_0, C4<1>, C4<1>;
v0x17e6fd0_0 .net "a", 0 0, v0x181d310_0;  alias, 1 drivers
v0x17e7070_0 .net "b", 0 0, v0x181d3b0_0;  alias, 1 drivers
v0x181c680_0 .var "out_alwaysblock", 0 0;
v0x181c720_0 .net "out_assign", 0 0, L_0x17f4790;  alias, 1 drivers
E_0x17ef360 .event anyedge, v0x17e6fd0_0, v0x17e7070_0;
S_0x181c860 .scope module, "stim1" "stimulus_gen" 3 94, 3 17 0, S_0x17ea7b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x181d310_0 .var "a", 0 0;
v0x181d3b0_0 .var "b", 0 0;
v0x181d480_0 .net "clk", 0 0, v0x181e730_0;  1 drivers
v0x181d550_0 .var "wavedrom_enable", 0 0;
v0x181d5f0_0 .var "wavedrom_title", 511 0;
S_0x181cb10 .scope begin, "$unm_blk_2" "$unm_blk_2" 3 38, 3 38 0, S_0x181c860;
 .timescale -12 -12;
v0x181cd50_0 .var/2s "count", 31 0;
E_0x17ef810/0 .event negedge, v0x181d480_0;
E_0x17ef810/1 .event posedge, v0x181d480_0;
E_0x17ef810 .event/or E_0x17ef810/0, E_0x17ef810/1;
E_0x17ef5b0 .event posedge, v0x181d480_0;
S_0x181ce50 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x181c860;
 .timescale -12 -12;
v0x181d050_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x181d130 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x181c860;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x181d7a0 .scope module, "top_module1" "top_module" 3 105, 4 1 0, S_0x17ea7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out_assign";
    .port_info 3 /OUTPUT 1 "out_alwaysblock";
L_0x17e6dd0 .functor AND 1, v0x181d310_0, v0x181d3b0_0, C4<1>, C4<1>;
v0x181da60_0 .net "a", 0 0, v0x181d310_0;  alias, 1 drivers
v0x181db70_0 .net "b", 0 0, v0x181d3b0_0;  alias, 1 drivers
v0x181dc80_0 .var "out_alwaysblock", 0 0;
v0x181dd20_0 .net "out_assign", 0 0, L_0x17e6dd0;  alias, 1 drivers
E_0x17da9f0 .event anyedge, v0x17e7070_0, v0x17e6fd0_0;
S_0x181de40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x17ea7b0;
 .timescale -12 -12;
E_0x17edc70 .event anyedge, v0x181ec40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x181ec40_0;
    %nor/r;
    %assign/vec4 v0x181ec40_0, 0;
    %wait E_0x17edc70;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x181c860;
T_3 ;
    %fork t_1, S_0x181cb10;
    %jmp t_0;
    .scope S_0x181cb10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x181cd50_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x181d3b0_0, 0;
    %assign/vec4 v0x181d310_0, 0;
    %pushi/vec4 10, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17ef5b0;
    %load/vec4 v0x181cd50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x181cd50_0, 0, 32;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x181d3b0_0, 0;
    %assign/vec4 v0x181d310_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x181d130;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17ef810;
    %vpi_func 3 47 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x181d310_0, 0;
    %assign/vec4 v0x181d3b0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x181c860;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x17ea940;
T_4 ;
    %wait E_0x17ef360;
    %load/vec4 v0x17e6fd0_0;
    %load/vec4 v0x17e7070_0;
    %and;
    %store/vec4 v0x181c680_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x181d7a0;
T_5 ;
    %wait E_0x17da9f0;
    %load/vec4 v0x181da60_0;
    %load/vec4 v0x181db70_0;
    %and;
    %store/vec4 v0x181dc80_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x17ea7b0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x181e730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x181ec40_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x17ea7b0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x181e730_0;
    %inv;
    %store/vec4 v0x181e730_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x17ea7b0;
T_8 ;
    %vpi_call/w 3 86 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 87 "$dumpvars", 32'sb00000000000000000000000000000001, v0x181d480_0, v0x181ed80_0, v0x181e5f0_0, v0x181e690_0, v0x181ead0_0, v0x181ea00_0, v0x181e930_0, v0x181e860_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x17ea7b0;
T_9 ;
    %load/vec4 v0x181eba0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x181eba0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x181eba0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_assign", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "out_assign" {0 0 0};
T_9.1 ;
    %load/vec4 v0x181eba0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x181eba0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x181eba0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_alwaysblock", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out_alwaysblock" {0 0 0};
T_9.3 ;
    %load/vec4 v0x181eba0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x181eba0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x181eba0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x181eba0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x17ea7b0;
T_10 ;
    %wait E_0x17ef810;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x181eba0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x181eba0_0, 4, 32;
    %load/vec4 v0x181ece0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x181eba0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x181eba0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x181eba0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x181eba0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x181ead0_0;
    %load/vec4 v0x181ead0_0;
    %load/vec4 v0x181ea00_0;
    %xor;
    %load/vec4 v0x181ead0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x181eba0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x181eba0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x181eba0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x181eba0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x181e930_0;
    %load/vec4 v0x181e930_0;
    %load/vec4 v0x181e860_0;
    %xor;
    %load/vec4 v0x181e930_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x181eba0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 147 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x181eba0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x181eba0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x181eba0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/alwaysblock1/alwaysblock1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth10/human/alwaysblock1/iter0/response0/top_module.sv";
