Exception: 
```
Error: VeritSyntax.Debug
Message: | VeritAst.preprocess_certif: failed to preprocess || process_simplify: expecting argument of eq_simplify to be an equivalence at id t26.t2 |
Position: Line 98 Position 1
```

Proof File: x2020_07_29_03_46_36_378_8617908.cvc5oldpf
SMT File: x2020_07_29_03_46_36_378_8617908.smt_in
Path: /home/arjun/Desktop/smtcoq/arjunvish-smtcoq-veritAst/smtcoq/examples/thesis-exp/sledgehammer-benchmarks-cvc5-old/Benchmarks/Ordered_Resolution_Prover_veriT/

Problem1: 
Fix: Fixed

Problem2: Subproof inside subproof from process_simplify.
Fix: Need to debug code fix. See 01cvc5 for minimal example
