/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [10:0] _01_;
  reg [33:0] _02_;
  wire [25:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [33:0] celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire [15:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [14:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [17:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire [3:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [9:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [5:0] celloutsig_0_3z;
  wire [17:0] celloutsig_0_46z;
  wire [3:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [12:0] celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [25:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire [19:0] celloutsig_1_15z;
  wire [6:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [39:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [11:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~(celloutsig_1_0z[15] | celloutsig_1_0z[19]);
  assign celloutsig_1_8z = ~(celloutsig_1_7z[9] | celloutsig_1_5z);
  assign celloutsig_1_11z = ~(celloutsig_1_9z[1] | celloutsig_1_7z[0]);
  assign celloutsig_1_13z = ~(celloutsig_1_10z[5] | in_data[142]);
  assign celloutsig_1_18z = ~(celloutsig_1_17z[3] | celloutsig_1_6z[5]);
  assign celloutsig_0_8z = ~(_00_ | celloutsig_0_5z[0]);
  assign celloutsig_0_12z = ~(celloutsig_0_1z[3] | celloutsig_0_9z);
  assign celloutsig_0_15z = ~(celloutsig_0_13z[17] | celloutsig_0_4z[4]);
  assign celloutsig_0_16z = ~(celloutsig_0_1z[0] | celloutsig_0_7z[2]);
  assign celloutsig_0_20z = ~(celloutsig_0_14z[10] | celloutsig_0_9z);
  assign celloutsig_0_29z = ~(celloutsig_0_3z[2] | celloutsig_0_24z[1]);
  assign celloutsig_0_30z = ~(celloutsig_0_5z[9] | celloutsig_0_14z[8]);
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 34'h000000000;
    else _02_ <= { in_data[163:131], celloutsig_1_5z };
  reg [10:0] _16_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _16_ <= 11'h000;
    else _16_ <= { celloutsig_0_0z[23:21], celloutsig_0_1z, celloutsig_0_1z };
  assign { _01_[10:6], _00_, _01_[4:0] } = _16_;
  assign celloutsig_0_35z = & { celloutsig_0_30z, celloutsig_0_17z[4], celloutsig_0_12z };
  assign celloutsig_0_39z = & { celloutsig_0_38z, celloutsig_0_29z, celloutsig_0_28z, celloutsig_0_24z[14:12], celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_49z = & celloutsig_0_46z[17:2];
  assign celloutsig_1_5z = & celloutsig_1_4z[5:3];
  assign celloutsig_0_6z = & { celloutsig_0_5z, celloutsig_0_3z, in_data[30:8] };
  assign celloutsig_0_9z = & { _00_, _01_[10:6], _01_[4:2] };
  assign celloutsig_0_22z = & celloutsig_0_13z[25:19];
  assign celloutsig_0_26z = & { celloutsig_0_16z, celloutsig_0_13z[30:28], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_3z, in_data[30:8], celloutsig_0_0z[17:0] };
  assign celloutsig_1_10z = { celloutsig_1_6z[4], celloutsig_1_4z } >> celloutsig_1_9z[8:2];
  assign celloutsig_1_14z = { celloutsig_1_4z[5:1], celloutsig_1_8z } >> celloutsig_1_9z[10:5];
  assign celloutsig_0_14z = { in_data[61], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_12z } >> in_data[79:68];
  assign celloutsig_0_0z = in_data[37:12] >> in_data[60:35];
  assign celloutsig_0_38z = celloutsig_0_27z[16:7] >> { celloutsig_0_28z[1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_26z };
  assign celloutsig_0_48z = celloutsig_0_24z[9:6] >> { celloutsig_0_3z[2:0], celloutsig_0_12z };
  assign celloutsig_0_4z = in_data[18:6] >> { celloutsig_0_3z[3], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_4z = { celloutsig_1_1z[3:2], celloutsig_1_2z, 3'h7 } >> { celloutsig_1_1z[2:1], 3'h7, celloutsig_1_2z };
  assign celloutsig_1_9z = { celloutsig_1_7z[7:2], 6'h3f } >> { celloutsig_1_7z[9:4], celloutsig_1_4z };
  assign celloutsig_0_7z = celloutsig_0_0z[23:17] >> in_data[76:70];
  assign celloutsig_0_18z = { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_5z } >> in_data[21:6];
  assign celloutsig_0_33z = celloutsig_0_0z[11:8] >> { celloutsig_0_31z, celloutsig_0_12z };
  assign celloutsig_0_3z = { _01_[3:2], celloutsig_0_1z } >>> celloutsig_0_0z[25:20];
  assign celloutsig_1_1z = celloutsig_1_0z[20:16] >>> in_data[127:123];
  assign celloutsig_1_6z = { in_data[115:114], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z } >>> { 3'h7, celloutsig_1_4z };
  assign celloutsig_0_5z = celloutsig_0_4z[11:1] >>> { _01_[10:6], _00_, _01_[4:0] };
  assign celloutsig_1_17z = { celloutsig_1_15z[15:10], celloutsig_1_13z } >>> celloutsig_1_9z[7:1];
  assign celloutsig_0_13z = { in_data[36:35], _01_[10:6], _00_, _01_[4:0], celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_5z } >>> { celloutsig_0_4z[12:1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_0_27z = { celloutsig_0_3z[1:0], celloutsig_0_24z, celloutsig_0_20z } >>> { in_data[72:60], celloutsig_0_1z, celloutsig_0_22z };
  assign celloutsig_0_31z = celloutsig_0_14z[5:3] >>> { _01_[4], celloutsig_0_16z, celloutsig_0_9z };
  assign celloutsig_1_7z = { in_data[163:158], 3'h7, celloutsig_1_5z } - { 2'h3, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_11z = { _01_[10:6], _00_, _01_[4:2] } - celloutsig_0_4z[9:1];
  assign celloutsig_0_24z = { celloutsig_0_3z[4:2], celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_12z } - celloutsig_0_18z[15:1];
  assign celloutsig_0_28z = { celloutsig_0_14z[9:8], celloutsig_0_22z } - celloutsig_0_1z[3:1];
  assign celloutsig_0_46z = { celloutsig_0_27z[16:2], celloutsig_0_31z } ~^ { celloutsig_0_33z, celloutsig_0_35z, celloutsig_0_14z, celloutsig_0_39z };
  assign celloutsig_1_0z = in_data[144:119] ~^ in_data[140:115];
  assign celloutsig_1_15z = { _02_[19:13], celloutsig_1_9z, celloutsig_1_11z } ~^ { in_data[123:121], celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_1_19z = { in_data[178:159], celloutsig_1_15z } ~^ { celloutsig_1_14z[5:3], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_10z = celloutsig_0_7z[6:3] ~^ { celloutsig_0_3z[5:3], celloutsig_0_9z };
  assign celloutsig_0_1z = in_data[88:85] ~^ celloutsig_0_0z[16:13];
  assign celloutsig_0_17z = { celloutsig_0_14z[7:3], celloutsig_0_16z, celloutsig_0_15z } ~^ { celloutsig_0_8z, celloutsig_0_3z };
  assign _01_[5] = _00_;
  assign { out_data[128:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z[34:3], celloutsig_0_48z, celloutsig_0_49z };
endmodule
