
RC522_Smart Lock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000088b0  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000056c  08008ab0  08008ab0  00009ab0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800901c  0800901c  0000b0ac  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800901c  0800901c  0000a01c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009024  08009024  0000b0ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009024  08009024  0000a024  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009028  08009028  0000a028  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000ac  20000000  0800902c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004ac  200000ac  080090d8  0000b0ac  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000558  080090d8  0000b558  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000b0ac  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015971  00000000  00000000  0000b0da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031c1  00000000  00000000  00020a4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011f0  00000000  00000000  00023c10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000df9  00000000  00000000  00024e00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002995a  00000000  00000000  00025bf9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017b09  00000000  00000000  0004f553  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ff174  00000000  00000000  0006705c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001661d0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f9c  00000000  00000000  00166214  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  0016b1b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200000ac 	.word	0x200000ac
 800021c:	00000000 	.word	0x00000000
 8000220:	08008a98 	.word	0x08008a98

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200000b0 	.word	0x200000b0
 800023c:	08008a98 	.word	0x08008a98

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b988 	b.w	8000638 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	468e      	mov	lr, r1
 8000348:	4604      	mov	r4, r0
 800034a:	4688      	mov	r8, r1
 800034c:	2b00      	cmp	r3, #0
 800034e:	d14a      	bne.n	80003e6 <__udivmoddi4+0xa6>
 8000350:	428a      	cmp	r2, r1
 8000352:	4617      	mov	r7, r2
 8000354:	d962      	bls.n	800041c <__udivmoddi4+0xdc>
 8000356:	fab2 f682 	clz	r6, r2
 800035a:	b14e      	cbz	r6, 8000370 <__udivmoddi4+0x30>
 800035c:	f1c6 0320 	rsb	r3, r6, #32
 8000360:	fa01 f806 	lsl.w	r8, r1, r6
 8000364:	fa20 f303 	lsr.w	r3, r0, r3
 8000368:	40b7      	lsls	r7, r6
 800036a:	ea43 0808 	orr.w	r8, r3, r8
 800036e:	40b4      	lsls	r4, r6
 8000370:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000374:	fa1f fc87 	uxth.w	ip, r7
 8000378:	fbb8 f1fe 	udiv	r1, r8, lr
 800037c:	0c23      	lsrs	r3, r4, #16
 800037e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000382:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000386:	fb01 f20c 	mul.w	r2, r1, ip
 800038a:	429a      	cmp	r2, r3
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0x62>
 800038e:	18fb      	adds	r3, r7, r3
 8000390:	f101 30ff 	add.w	r0, r1, #4294967295
 8000394:	f080 80ea 	bcs.w	800056c <__udivmoddi4+0x22c>
 8000398:	429a      	cmp	r2, r3
 800039a:	f240 80e7 	bls.w	800056c <__udivmoddi4+0x22c>
 800039e:	3902      	subs	r1, #2
 80003a0:	443b      	add	r3, r7
 80003a2:	1a9a      	subs	r2, r3, r2
 80003a4:	b2a3      	uxth	r3, r4
 80003a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80003ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80003b6:	459c      	cmp	ip, r3
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x8e>
 80003ba:	18fb      	adds	r3, r7, r3
 80003bc:	f100 32ff 	add.w	r2, r0, #4294967295
 80003c0:	f080 80d6 	bcs.w	8000570 <__udivmoddi4+0x230>
 80003c4:	459c      	cmp	ip, r3
 80003c6:	f240 80d3 	bls.w	8000570 <__udivmoddi4+0x230>
 80003ca:	443b      	add	r3, r7
 80003cc:	3802      	subs	r0, #2
 80003ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003d2:	eba3 030c 	sub.w	r3, r3, ip
 80003d6:	2100      	movs	r1, #0
 80003d8:	b11d      	cbz	r5, 80003e2 <__udivmoddi4+0xa2>
 80003da:	40f3      	lsrs	r3, r6
 80003dc:	2200      	movs	r2, #0
 80003de:	e9c5 3200 	strd	r3, r2, [r5]
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d905      	bls.n	80003f6 <__udivmoddi4+0xb6>
 80003ea:	b10d      	cbz	r5, 80003f0 <__udivmoddi4+0xb0>
 80003ec:	e9c5 0100 	strd	r0, r1, [r5]
 80003f0:	2100      	movs	r1, #0
 80003f2:	4608      	mov	r0, r1
 80003f4:	e7f5      	b.n	80003e2 <__udivmoddi4+0xa2>
 80003f6:	fab3 f183 	clz	r1, r3
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d146      	bne.n	800048c <__udivmoddi4+0x14c>
 80003fe:	4573      	cmp	r3, lr
 8000400:	d302      	bcc.n	8000408 <__udivmoddi4+0xc8>
 8000402:	4282      	cmp	r2, r0
 8000404:	f200 8105 	bhi.w	8000612 <__udivmoddi4+0x2d2>
 8000408:	1a84      	subs	r4, r0, r2
 800040a:	eb6e 0203 	sbc.w	r2, lr, r3
 800040e:	2001      	movs	r0, #1
 8000410:	4690      	mov	r8, r2
 8000412:	2d00      	cmp	r5, #0
 8000414:	d0e5      	beq.n	80003e2 <__udivmoddi4+0xa2>
 8000416:	e9c5 4800 	strd	r4, r8, [r5]
 800041a:	e7e2      	b.n	80003e2 <__udivmoddi4+0xa2>
 800041c:	2a00      	cmp	r2, #0
 800041e:	f000 8090 	beq.w	8000542 <__udivmoddi4+0x202>
 8000422:	fab2 f682 	clz	r6, r2
 8000426:	2e00      	cmp	r6, #0
 8000428:	f040 80a4 	bne.w	8000574 <__udivmoddi4+0x234>
 800042c:	1a8a      	subs	r2, r1, r2
 800042e:	0c03      	lsrs	r3, r0, #16
 8000430:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000434:	b280      	uxth	r0, r0
 8000436:	b2bc      	uxth	r4, r7
 8000438:	2101      	movs	r1, #1
 800043a:	fbb2 fcfe 	udiv	ip, r2, lr
 800043e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000442:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000446:	fb04 f20c 	mul.w	r2, r4, ip
 800044a:	429a      	cmp	r2, r3
 800044c:	d907      	bls.n	800045e <__udivmoddi4+0x11e>
 800044e:	18fb      	adds	r3, r7, r3
 8000450:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000454:	d202      	bcs.n	800045c <__udivmoddi4+0x11c>
 8000456:	429a      	cmp	r2, r3
 8000458:	f200 80e0 	bhi.w	800061c <__udivmoddi4+0x2dc>
 800045c:	46c4      	mov	ip, r8
 800045e:	1a9b      	subs	r3, r3, r2
 8000460:	fbb3 f2fe 	udiv	r2, r3, lr
 8000464:	fb0e 3312 	mls	r3, lr, r2, r3
 8000468:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800046c:	fb02 f404 	mul.w	r4, r2, r4
 8000470:	429c      	cmp	r4, r3
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x144>
 8000474:	18fb      	adds	r3, r7, r3
 8000476:	f102 30ff 	add.w	r0, r2, #4294967295
 800047a:	d202      	bcs.n	8000482 <__udivmoddi4+0x142>
 800047c:	429c      	cmp	r4, r3
 800047e:	f200 80ca 	bhi.w	8000616 <__udivmoddi4+0x2d6>
 8000482:	4602      	mov	r2, r0
 8000484:	1b1b      	subs	r3, r3, r4
 8000486:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800048a:	e7a5      	b.n	80003d8 <__udivmoddi4+0x98>
 800048c:	f1c1 0620 	rsb	r6, r1, #32
 8000490:	408b      	lsls	r3, r1
 8000492:	fa22 f706 	lsr.w	r7, r2, r6
 8000496:	431f      	orrs	r7, r3
 8000498:	fa0e f401 	lsl.w	r4, lr, r1
 800049c:	fa20 f306 	lsr.w	r3, r0, r6
 80004a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80004a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80004a8:	4323      	orrs	r3, r4
 80004aa:	fa00 f801 	lsl.w	r8, r0, r1
 80004ae:	fa1f fc87 	uxth.w	ip, r7
 80004b2:	fbbe f0f9 	udiv	r0, lr, r9
 80004b6:	0c1c      	lsrs	r4, r3, #16
 80004b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80004bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004c4:	45a6      	cmp	lr, r4
 80004c6:	fa02 f201 	lsl.w	r2, r2, r1
 80004ca:	d909      	bls.n	80004e0 <__udivmoddi4+0x1a0>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f100 3aff 	add.w	sl, r0, #4294967295
 80004d2:	f080 809c 	bcs.w	800060e <__udivmoddi4+0x2ce>
 80004d6:	45a6      	cmp	lr, r4
 80004d8:	f240 8099 	bls.w	800060e <__udivmoddi4+0x2ce>
 80004dc:	3802      	subs	r0, #2
 80004de:	443c      	add	r4, r7
 80004e0:	eba4 040e 	sub.w	r4, r4, lr
 80004e4:	fa1f fe83 	uxth.w	lr, r3
 80004e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ec:	fb09 4413 	mls	r4, r9, r3, r4
 80004f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004f8:	45a4      	cmp	ip, r4
 80004fa:	d908      	bls.n	800050e <__udivmoddi4+0x1ce>
 80004fc:	193c      	adds	r4, r7, r4
 80004fe:	f103 3eff 	add.w	lr, r3, #4294967295
 8000502:	f080 8082 	bcs.w	800060a <__udivmoddi4+0x2ca>
 8000506:	45a4      	cmp	ip, r4
 8000508:	d97f      	bls.n	800060a <__udivmoddi4+0x2ca>
 800050a:	3b02      	subs	r3, #2
 800050c:	443c      	add	r4, r7
 800050e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000512:	eba4 040c 	sub.w	r4, r4, ip
 8000516:	fba0 ec02 	umull	lr, ip, r0, r2
 800051a:	4564      	cmp	r4, ip
 800051c:	4673      	mov	r3, lr
 800051e:	46e1      	mov	r9, ip
 8000520:	d362      	bcc.n	80005e8 <__udivmoddi4+0x2a8>
 8000522:	d05f      	beq.n	80005e4 <__udivmoddi4+0x2a4>
 8000524:	b15d      	cbz	r5, 800053e <__udivmoddi4+0x1fe>
 8000526:	ebb8 0203 	subs.w	r2, r8, r3
 800052a:	eb64 0409 	sbc.w	r4, r4, r9
 800052e:	fa04 f606 	lsl.w	r6, r4, r6
 8000532:	fa22 f301 	lsr.w	r3, r2, r1
 8000536:	431e      	orrs	r6, r3
 8000538:	40cc      	lsrs	r4, r1
 800053a:	e9c5 6400 	strd	r6, r4, [r5]
 800053e:	2100      	movs	r1, #0
 8000540:	e74f      	b.n	80003e2 <__udivmoddi4+0xa2>
 8000542:	fbb1 fcf2 	udiv	ip, r1, r2
 8000546:	0c01      	lsrs	r1, r0, #16
 8000548:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800054c:	b280      	uxth	r0, r0
 800054e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000552:	463b      	mov	r3, r7
 8000554:	4638      	mov	r0, r7
 8000556:	463c      	mov	r4, r7
 8000558:	46b8      	mov	r8, r7
 800055a:	46be      	mov	lr, r7
 800055c:	2620      	movs	r6, #32
 800055e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000562:	eba2 0208 	sub.w	r2, r2, r8
 8000566:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800056a:	e766      	b.n	800043a <__udivmoddi4+0xfa>
 800056c:	4601      	mov	r1, r0
 800056e:	e718      	b.n	80003a2 <__udivmoddi4+0x62>
 8000570:	4610      	mov	r0, r2
 8000572:	e72c      	b.n	80003ce <__udivmoddi4+0x8e>
 8000574:	f1c6 0220 	rsb	r2, r6, #32
 8000578:	fa2e f302 	lsr.w	r3, lr, r2
 800057c:	40b7      	lsls	r7, r6
 800057e:	40b1      	lsls	r1, r6
 8000580:	fa20 f202 	lsr.w	r2, r0, r2
 8000584:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000588:	430a      	orrs	r2, r1
 800058a:	fbb3 f8fe 	udiv	r8, r3, lr
 800058e:	b2bc      	uxth	r4, r7
 8000590:	fb0e 3318 	mls	r3, lr, r8, r3
 8000594:	0c11      	lsrs	r1, r2, #16
 8000596:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800059a:	fb08 f904 	mul.w	r9, r8, r4
 800059e:	40b0      	lsls	r0, r6
 80005a0:	4589      	cmp	r9, r1
 80005a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80005a6:	b280      	uxth	r0, r0
 80005a8:	d93e      	bls.n	8000628 <__udivmoddi4+0x2e8>
 80005aa:	1879      	adds	r1, r7, r1
 80005ac:	f108 3cff 	add.w	ip, r8, #4294967295
 80005b0:	d201      	bcs.n	80005b6 <__udivmoddi4+0x276>
 80005b2:	4589      	cmp	r9, r1
 80005b4:	d81f      	bhi.n	80005f6 <__udivmoddi4+0x2b6>
 80005b6:	eba1 0109 	sub.w	r1, r1, r9
 80005ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80005be:	fb09 f804 	mul.w	r8, r9, r4
 80005c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005c6:	b292      	uxth	r2, r2
 80005c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005cc:	4542      	cmp	r2, r8
 80005ce:	d229      	bcs.n	8000624 <__udivmoddi4+0x2e4>
 80005d0:	18ba      	adds	r2, r7, r2
 80005d2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005d6:	d2c4      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005d8:	4542      	cmp	r2, r8
 80005da:	d2c2      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005dc:	f1a9 0102 	sub.w	r1, r9, #2
 80005e0:	443a      	add	r2, r7
 80005e2:	e7be      	b.n	8000562 <__udivmoddi4+0x222>
 80005e4:	45f0      	cmp	r8, lr
 80005e6:	d29d      	bcs.n	8000524 <__udivmoddi4+0x1e4>
 80005e8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005f0:	3801      	subs	r0, #1
 80005f2:	46e1      	mov	r9, ip
 80005f4:	e796      	b.n	8000524 <__udivmoddi4+0x1e4>
 80005f6:	eba7 0909 	sub.w	r9, r7, r9
 80005fa:	4449      	add	r1, r9
 80005fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000600:	fbb1 f9fe 	udiv	r9, r1, lr
 8000604:	fb09 f804 	mul.w	r8, r9, r4
 8000608:	e7db      	b.n	80005c2 <__udivmoddi4+0x282>
 800060a:	4673      	mov	r3, lr
 800060c:	e77f      	b.n	800050e <__udivmoddi4+0x1ce>
 800060e:	4650      	mov	r0, sl
 8000610:	e766      	b.n	80004e0 <__udivmoddi4+0x1a0>
 8000612:	4608      	mov	r0, r1
 8000614:	e6fd      	b.n	8000412 <__udivmoddi4+0xd2>
 8000616:	443b      	add	r3, r7
 8000618:	3a02      	subs	r2, #2
 800061a:	e733      	b.n	8000484 <__udivmoddi4+0x144>
 800061c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000620:	443b      	add	r3, r7
 8000622:	e71c      	b.n	800045e <__udivmoddi4+0x11e>
 8000624:	4649      	mov	r1, r9
 8000626:	e79c      	b.n	8000562 <__udivmoddi4+0x222>
 8000628:	eba1 0109 	sub.w	r1, r1, r9
 800062c:	46c4      	mov	ip, r8
 800062e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000632:	fb09 f804 	mul.w	r8, r9, r4
 8000636:	e7c4      	b.n	80005c2 <__udivmoddi4+0x282>

08000638 <__aeabi_idiv0>:
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop

0800063c <ILI9341_Draw_Char>:
}

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour) 
{
 800063c:	b590      	push	{r4, r7, lr}
 800063e:	b089      	sub	sp, #36	@ 0x24
 8000640:	af02      	add	r7, sp, #8
 8000642:	4604      	mov	r4, r0
 8000644:	4608      	mov	r0, r1
 8000646:	4611      	mov	r1, r2
 8000648:	461a      	mov	r2, r3
 800064a:	4623      	mov	r3, r4
 800064c:	71fb      	strb	r3, [r7, #7]
 800064e:	4603      	mov	r3, r0
 8000650:	71bb      	strb	r3, [r7, #6]
 8000652:	460b      	mov	r3, r1
 8000654:	717b      	strb	r3, [r7, #5]
 8000656:	4613      	mov	r3, r2
 8000658:	807b      	strh	r3, [r7, #2]
		uint8_t 	function_char;
    uint8_t 	i,j;
		
		function_char = Character;
 800065a:	79fb      	ldrb	r3, [r7, #7]
 800065c:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ') {
 800065e:	7dfb      	ldrb	r3, [r7, #23]
 8000660:	2b1f      	cmp	r3, #31
 8000662:	d802      	bhi.n	800066a <ILI9341_Draw_Char+0x2e>
        Character = 0;
 8000664:	2300      	movs	r3, #0
 8000666:	71fb      	strb	r3, [r7, #7]
 8000668:	e002      	b.n	8000670 <ILI9341_Draw_Char+0x34>
    } else {
        function_char -= 32;
 800066a:	7dfb      	ldrb	r3, [r7, #23]
 800066c:	3b20      	subs	r3, #32
 800066e:	75fb      	strb	r3, [r7, #23]
		}
   	
		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 8000670:	2300      	movs	r3, #0
 8000672:	753b      	strb	r3, [r7, #20]
 8000674:	e012      	b.n	800069c <ILI9341_Draw_Char+0x60>
		{
		temp[k] = font[function_char][k];
 8000676:	7dfa      	ldrb	r2, [r7, #23]
 8000678:	7d38      	ldrb	r0, [r7, #20]
 800067a:	7d39      	ldrb	r1, [r7, #20]
 800067c:	4c3b      	ldr	r4, [pc, #236]	@ (800076c <ILI9341_Draw_Char+0x130>)
 800067e:	4613      	mov	r3, r2
 8000680:	005b      	lsls	r3, r3, #1
 8000682:	4413      	add	r3, r2
 8000684:	005b      	lsls	r3, r3, #1
 8000686:	4423      	add	r3, r4
 8000688:	4403      	add	r3, r0
 800068a:	781a      	ldrb	r2, [r3, #0]
 800068c:	f101 0318 	add.w	r3, r1, #24
 8000690:	443b      	add	r3, r7
 8000692:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 8000696:	7d3b      	ldrb	r3, [r7, #20]
 8000698:	3301      	adds	r3, #1
 800069a:	753b      	strb	r3, [r7, #20]
 800069c:	7d3b      	ldrb	r3, [r7, #20]
 800069e:	2b05      	cmp	r3, #5
 80006a0:	d9e9      	bls.n	8000676 <ILI9341_Draw_Char+0x3a>
		}
		
    // Draw pixels
		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
 80006a2:	79bb      	ldrb	r3, [r7, #6]
 80006a4:	b298      	uxth	r0, r3
 80006a6:	797b      	ldrb	r3, [r7, #5]
 80006a8:	b299      	uxth	r1, r3
 80006aa:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80006ac:	461a      	mov	r2, r3
 80006ae:	0052      	lsls	r2, r2, #1
 80006b0:	4413      	add	r3, r2
 80006b2:	005b      	lsls	r3, r3, #1
 80006b4:	b29a      	uxth	r2, r3
 80006b6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80006b8:	00db      	lsls	r3, r3, #3
 80006ba:	b29c      	uxth	r4, r3
 80006bc:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80006be:	9300      	str	r3, [sp, #0]
 80006c0:	4623      	mov	r3, r4
 80006c2:	f000 fc5f 	bl	8000f84 <ILI9341_Draw_Rectangle>
    for (j=0; j<CHAR_WIDTH; j++) {
 80006c6:	2300      	movs	r3, #0
 80006c8:	757b      	strb	r3, [r7, #21]
 80006ca:	e047      	b.n	800075c <ILI9341_Draw_Char+0x120>
        for (i=0; i<CHAR_HEIGHT; i++) {
 80006cc:	2300      	movs	r3, #0
 80006ce:	75bb      	strb	r3, [r7, #22]
 80006d0:	e03e      	b.n	8000750 <ILI9341_Draw_Char+0x114>
            if (temp[j] & (1<<i)) {			
 80006d2:	7d7b      	ldrb	r3, [r7, #21]
 80006d4:	3318      	adds	r3, #24
 80006d6:	443b      	add	r3, r7
 80006d8:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80006dc:	461a      	mov	r2, r3
 80006de:	7dbb      	ldrb	r3, [r7, #22]
 80006e0:	fa42 f303 	asr.w	r3, r2, r3
 80006e4:	f003 0301 	and.w	r3, r3, #1
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d02e      	beq.n	800074a <ILI9341_Draw_Char+0x10e>
							if(Size == 1)
 80006ec:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80006ee:	2b01      	cmp	r3, #1
 80006f0:	d110      	bne.n	8000714 <ILI9341_Draw_Char+0xd8>
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 80006f2:	79bb      	ldrb	r3, [r7, #6]
 80006f4:	b29a      	uxth	r2, r3
 80006f6:	7d7b      	ldrb	r3, [r7, #21]
 80006f8:	b29b      	uxth	r3, r3
 80006fa:	4413      	add	r3, r2
 80006fc:	b298      	uxth	r0, r3
 80006fe:	797b      	ldrb	r3, [r7, #5]
 8000700:	b29a      	uxth	r2, r3
 8000702:	7dbb      	ldrb	r3, [r7, #22]
 8000704:	b29b      	uxth	r3, r3
 8000706:	4413      	add	r3, r2
 8000708:	b29b      	uxth	r3, r3
 800070a:	887a      	ldrh	r2, [r7, #2]
 800070c:	4619      	mov	r1, r3
 800070e:	f000 fb5f 	bl	8000dd0 <ILI9341_Draw_Pixel>
 8000712:	e01a      	b.n	800074a <ILI9341_Draw_Char+0x10e>
							}
							else
							{
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 8000714:	79bb      	ldrb	r3, [r7, #6]
 8000716:	b29a      	uxth	r2, r3
 8000718:	7d7b      	ldrb	r3, [r7, #21]
 800071a:	b29b      	uxth	r3, r3
 800071c:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 800071e:	fb11 f303 	smulbb	r3, r1, r3
 8000722:	b29b      	uxth	r3, r3
 8000724:	4413      	add	r3, r2
 8000726:	b298      	uxth	r0, r3
 8000728:	797b      	ldrb	r3, [r7, #5]
 800072a:	b29a      	uxth	r2, r3
 800072c:	7dbb      	ldrb	r3, [r7, #22]
 800072e:	b29b      	uxth	r3, r3
 8000730:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 8000732:	fb11 f303 	smulbb	r3, r1, r3
 8000736:	b29b      	uxth	r3, r3
 8000738:	4413      	add	r3, r2
 800073a:	b299      	uxth	r1, r3
 800073c:	8d3c      	ldrh	r4, [r7, #40]	@ 0x28
 800073e:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000740:	887b      	ldrh	r3, [r7, #2]
 8000742:	9300      	str	r3, [sp, #0]
 8000744:	4623      	mov	r3, r4
 8000746:	f000 fc1d 	bl	8000f84 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++) {
 800074a:	7dbb      	ldrb	r3, [r7, #22]
 800074c:	3301      	adds	r3, #1
 800074e:	75bb      	strb	r3, [r7, #22]
 8000750:	7dbb      	ldrb	r3, [r7, #22]
 8000752:	2b07      	cmp	r3, #7
 8000754:	d9bd      	bls.n	80006d2 <ILI9341_Draw_Char+0x96>
    for (j=0; j<CHAR_WIDTH; j++) {
 8000756:	7d7b      	ldrb	r3, [r7, #21]
 8000758:	3301      	adds	r3, #1
 800075a:	757b      	strb	r3, [r7, #21]
 800075c:	7d7b      	ldrb	r3, [r7, #21]
 800075e:	2b05      	cmp	r3, #5
 8000760:	d9b4      	bls.n	80006cc <ILI9341_Draw_Char+0x90>
							}
            }						
        }
    }
}
 8000762:	bf00      	nop
 8000764:	bf00      	nop
 8000766:	371c      	adds	r7, #28
 8000768:	46bd      	mov	sp, r7
 800076a:	bd90      	pop	{r4, r7, pc}
 800076c:	08008d84 	.word	0x08008d84

08000770 <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 8000770:	b590      	push	{r4, r7, lr}
 8000772:	b085      	sub	sp, #20
 8000774:	af02      	add	r7, sp, #8
 8000776:	6078      	str	r0, [r7, #4]
 8000778:	4608      	mov	r0, r1
 800077a:	4611      	mov	r1, r2
 800077c:	461a      	mov	r2, r3
 800077e:	4603      	mov	r3, r0
 8000780:	70fb      	strb	r3, [r7, #3]
 8000782:	460b      	mov	r3, r1
 8000784:	70bb      	strb	r3, [r7, #2]
 8000786:	4613      	mov	r3, r2
 8000788:	803b      	strh	r3, [r7, #0]
    while (*Text) {
 800078a:	e017      	b.n	80007bc <ILI9341_Draw_Text+0x4c>
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	1c5a      	adds	r2, r3, #1
 8000790:	607a      	str	r2, [r7, #4]
 8000792:	7818      	ldrb	r0, [r3, #0]
 8000794:	883c      	ldrh	r4, [r7, #0]
 8000796:	78ba      	ldrb	r2, [r7, #2]
 8000798:	78f9      	ldrb	r1, [r7, #3]
 800079a:	8bbb      	ldrh	r3, [r7, #28]
 800079c:	9301      	str	r3, [sp, #4]
 800079e:	8b3b      	ldrh	r3, [r7, #24]
 80007a0:	9300      	str	r3, [sp, #0]
 80007a2:	4623      	mov	r3, r4
 80007a4:	f7ff ff4a 	bl	800063c <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 80007a8:	8b3b      	ldrh	r3, [r7, #24]
 80007aa:	b2db      	uxtb	r3, r3
 80007ac:	461a      	mov	r2, r3
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	4413      	add	r3, r2
 80007b2:	005b      	lsls	r3, r3, #1
 80007b4:	b2da      	uxtb	r2, r3
 80007b6:	78fb      	ldrb	r3, [r7, #3]
 80007b8:	4413      	add	r3, r2
 80007ba:	70fb      	strb	r3, [r7, #3]
    while (*Text) {
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	781b      	ldrb	r3, [r3, #0]
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d1e3      	bne.n	800078c <ILI9341_Draw_Text+0x1c>
    }
}
 80007c4:	bf00      	nop
 80007c6:	bf00      	nop
 80007c8:	370c      	adds	r7, #12
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd90      	pop	{r4, r7, pc}
	...

080007d0 <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	af00      	add	r7, sp, #0
MX_SPI5_Init();																							//SPI INIT
 80007d4:	f001 fda2 	bl	800231c <MX_SPI5_Init>
MX_GPIO_Init();																							//GPIO INIT
 80007d8:	f000 fe3e 	bl	8001458 <MX_GPIO_Init>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 80007dc:	2200      	movs	r2, #0
 80007de:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80007e2:	4802      	ldr	r0, [pc, #8]	@ (80007ec <ILI9341_SPI_Init+0x1c>)
 80007e4:	f002 ff66 	bl	80036b4 <HAL_GPIO_WritePin>
}
 80007e8:	bf00      	nop
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	40020800 	.word	0x40020800

080007f0 <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b082      	sub	sp, #8
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	4603      	mov	r3, r0
 80007f8:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
 80007fa:	1df9      	adds	r1, r7, #7
 80007fc:	2301      	movs	r3, #1
 80007fe:	2201      	movs	r2, #1
 8000800:	4803      	ldr	r0, [pc, #12]	@ (8000810 <ILI9341_SPI_Send+0x20>)
 8000802:	f004 f928 	bl	8004a56 <HAL_SPI_Transmit>
}
 8000806:	bf00      	nop
 8000808:	3708      	adds	r7, #8
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	20000164 	.word	0x20000164

08000814 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
 800081a:	4603      	mov	r3, r0
 800081c:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800081e:	2200      	movs	r2, #0
 8000820:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000824:	480b      	ldr	r0, [pc, #44]	@ (8000854 <ILI9341_Write_Command+0x40>)
 8000826:	f002 ff45 	bl	80036b4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 800082a:	2200      	movs	r2, #0
 800082c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000830:	4808      	ldr	r0, [pc, #32]	@ (8000854 <ILI9341_Write_Command+0x40>)
 8000832:	f002 ff3f 	bl	80036b4 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 8000836:	79fb      	ldrb	r3, [r7, #7]
 8000838:	4618      	mov	r0, r3
 800083a:	f7ff ffd9 	bl	80007f0 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 800083e:	2201      	movs	r2, #1
 8000840:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000844:	4803      	ldr	r0, [pc, #12]	@ (8000854 <ILI9341_Write_Command+0x40>)
 8000846:	f002 ff35 	bl	80036b4 <HAL_GPIO_WritePin>
}
 800084a:	bf00      	nop
 800084c:	3708      	adds	r7, #8
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	40020800 	.word	0x40020800

08000858 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b082      	sub	sp, #8
 800085c:	af00      	add	r7, sp, #0
 800085e:	4603      	mov	r3, r0
 8000860:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8000862:	2201      	movs	r2, #1
 8000864:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000868:	480b      	ldr	r0, [pc, #44]	@ (8000898 <ILI9341_Write_Data+0x40>)
 800086a:	f002 ff23 	bl	80036b4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800086e:	2200      	movs	r2, #0
 8000870:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000874:	4808      	ldr	r0, [pc, #32]	@ (8000898 <ILI9341_Write_Data+0x40>)
 8000876:	f002 ff1d 	bl	80036b4 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 800087a:	79fb      	ldrb	r3, [r7, #7]
 800087c:	4618      	mov	r0, r3
 800087e:	f7ff ffb7 	bl	80007f0 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000882:	2201      	movs	r2, #1
 8000884:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000888:	4803      	ldr	r0, [pc, #12]	@ (8000898 <ILI9341_Write_Data+0x40>)
 800088a:	f002 ff13 	bl	80036b4 <HAL_GPIO_WritePin>
}
 800088e:	bf00      	nop
 8000890:	3708      	adds	r7, #8
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	40020800 	.word	0x40020800

0800089c <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 800089c:	b590      	push	{r4, r7, lr}
 800089e:	b083      	sub	sp, #12
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	4604      	mov	r4, r0
 80008a4:	4608      	mov	r0, r1
 80008a6:	4611      	mov	r1, r2
 80008a8:	461a      	mov	r2, r3
 80008aa:	4623      	mov	r3, r4
 80008ac:	80fb      	strh	r3, [r7, #6]
 80008ae:	4603      	mov	r3, r0
 80008b0:	80bb      	strh	r3, [r7, #4]
 80008b2:	460b      	mov	r3, r1
 80008b4:	807b      	strh	r3, [r7, #2]
 80008b6:	4613      	mov	r3, r2
 80008b8:	803b      	strh	r3, [r7, #0]
ILI9341_Write_Command(0x2A);
 80008ba:	202a      	movs	r0, #42	@ 0x2a
 80008bc:	f7ff ffaa 	bl	8000814 <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 80008c0:	88fb      	ldrh	r3, [r7, #6]
 80008c2:	0a1b      	lsrs	r3, r3, #8
 80008c4:	b29b      	uxth	r3, r3
 80008c6:	b2db      	uxtb	r3, r3
 80008c8:	4618      	mov	r0, r3
 80008ca:	f7ff ffc5 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 80008ce:	88fb      	ldrh	r3, [r7, #6]
 80008d0:	b2db      	uxtb	r3, r3
 80008d2:	4618      	mov	r0, r3
 80008d4:	f7ff ffc0 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 80008d8:	887b      	ldrh	r3, [r7, #2]
 80008da:	0a1b      	lsrs	r3, r3, #8
 80008dc:	b29b      	uxth	r3, r3
 80008de:	b2db      	uxtb	r3, r3
 80008e0:	4618      	mov	r0, r3
 80008e2:	f7ff ffb9 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 80008e6:	887b      	ldrh	r3, [r7, #2]
 80008e8:	b2db      	uxtb	r3, r3
 80008ea:	4618      	mov	r0, r3
 80008ec:	f7ff ffb4 	bl	8000858 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 80008f0:	202b      	movs	r0, #43	@ 0x2b
 80008f2:	f7ff ff8f 	bl	8000814 <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 80008f6:	88bb      	ldrh	r3, [r7, #4]
 80008f8:	0a1b      	lsrs	r3, r3, #8
 80008fa:	b29b      	uxth	r3, r3
 80008fc:	b2db      	uxtb	r3, r3
 80008fe:	4618      	mov	r0, r3
 8000900:	f7ff ffaa 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 8000904:	88bb      	ldrh	r3, [r7, #4]
 8000906:	b2db      	uxtb	r3, r3
 8000908:	4618      	mov	r0, r3
 800090a:	f7ff ffa5 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 800090e:	883b      	ldrh	r3, [r7, #0]
 8000910:	0a1b      	lsrs	r3, r3, #8
 8000912:	b29b      	uxth	r3, r3
 8000914:	b2db      	uxtb	r3, r3
 8000916:	4618      	mov	r0, r3
 8000918:	f7ff ff9e 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 800091c:	883b      	ldrh	r3, [r7, #0]
 800091e:	b2db      	uxtb	r3, r3
 8000920:	4618      	mov	r0, r3
 8000922:	f7ff ff99 	bl	8000858 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 8000926:	202c      	movs	r0, #44	@ 0x2c
 8000928:	f7ff ff74 	bl	8000814 <ILI9341_Write_Command>
}
 800092c:	bf00      	nop
 800092e:	370c      	adds	r7, #12
 8000930:	46bd      	mov	sp, r7
 8000932:	bd90      	pop	{r4, r7, pc}

08000934 <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 8000938:	2200      	movs	r2, #0
 800093a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800093e:	480b      	ldr	r0, [pc, #44]	@ (800096c <ILI9341_Reset+0x38>)
 8000940:	f002 feb8 	bl	80036b4 <HAL_GPIO_WritePin>
HAL_Delay(200);
 8000944:	20c8      	movs	r0, #200	@ 0xc8
 8000946:	f002 fab1 	bl	8002eac <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800094a:	2200      	movs	r2, #0
 800094c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000950:	4806      	ldr	r0, [pc, #24]	@ (800096c <ILI9341_Reset+0x38>)
 8000952:	f002 feaf 	bl	80036b4 <HAL_GPIO_WritePin>
HAL_Delay(200);
 8000956:	20c8      	movs	r0, #200	@ 0xc8
 8000958:	f002 faa8 	bl	8002eac <HAL_Delay>
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);	
 800095c:	2201      	movs	r2, #1
 800095e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000962:	4802      	ldr	r0, [pc, #8]	@ (800096c <ILI9341_Reset+0x38>)
 8000964:	f002 fea6 	bl	80036b4 <HAL_GPIO_WritePin>
}
 8000968:	bf00      	nop
 800096a:	bd80      	pop	{r7, pc}
 800096c:	40020800 	.word	0x40020800

08000970 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b084      	sub	sp, #16
 8000974:	af00      	add	r7, sp, #0
 8000976:	4603      	mov	r3, r0
 8000978:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 800097a:	79fb      	ldrb	r3, [r7, #7]
 800097c:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 800097e:	2036      	movs	r0, #54	@ 0x36
 8000980:	f7ff ff48 	bl	8000814 <ILI9341_Write_Command>
HAL_Delay(1);
 8000984:	2001      	movs	r0, #1
 8000986:	f002 fa91 	bl	8002eac <HAL_Delay>
	
switch(screen_rotation) 
 800098a:	7bfb      	ldrb	r3, [r7, #15]
 800098c:	2b03      	cmp	r3, #3
 800098e:	d837      	bhi.n	8000a00 <ILI9341_Set_Rotation+0x90>
 8000990:	a201      	add	r2, pc, #4	@ (adr r2, 8000998 <ILI9341_Set_Rotation+0x28>)
 8000992:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000996:	bf00      	nop
 8000998:	080009a9 	.word	0x080009a9
 800099c:	080009bf 	.word	0x080009bf
 80009a0:	080009d5 	.word	0x080009d5
 80009a4:	080009eb 	.word	0x080009eb
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 80009a8:	2048      	movs	r0, #72	@ 0x48
 80009aa:	f7ff ff55 	bl	8000858 <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 80009ae:	4b17      	ldr	r3, [pc, #92]	@ (8000a0c <ILI9341_Set_Rotation+0x9c>)
 80009b0:	22f0      	movs	r2, #240	@ 0xf0
 80009b2:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 80009b4:	4b16      	ldr	r3, [pc, #88]	@ (8000a10 <ILI9341_Set_Rotation+0xa0>)
 80009b6:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80009ba:	801a      	strh	r2, [r3, #0]
			break;
 80009bc:	e021      	b.n	8000a02 <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 80009be:	2028      	movs	r0, #40	@ 0x28
 80009c0:	f7ff ff4a 	bl	8000858 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 80009c4:	4b11      	ldr	r3, [pc, #68]	@ (8000a0c <ILI9341_Set_Rotation+0x9c>)
 80009c6:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80009ca:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 80009cc:	4b10      	ldr	r3, [pc, #64]	@ (8000a10 <ILI9341_Set_Rotation+0xa0>)
 80009ce:	22f0      	movs	r2, #240	@ 0xf0
 80009d0:	801a      	strh	r2, [r3, #0]
			break;
 80009d2:	e016      	b.n	8000a02 <ILI9341_Set_Rotation+0x92>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 80009d4:	2088      	movs	r0, #136	@ 0x88
 80009d6:	f7ff ff3f 	bl	8000858 <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 80009da:	4b0c      	ldr	r3, [pc, #48]	@ (8000a0c <ILI9341_Set_Rotation+0x9c>)
 80009dc:	22f0      	movs	r2, #240	@ 0xf0
 80009de:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 80009e0:	4b0b      	ldr	r3, [pc, #44]	@ (8000a10 <ILI9341_Set_Rotation+0xa0>)
 80009e2:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80009e6:	801a      	strh	r2, [r3, #0]
			break;
 80009e8:	e00b      	b.n	8000a02 <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 80009ea:	20e8      	movs	r0, #232	@ 0xe8
 80009ec:	f7ff ff34 	bl	8000858 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 80009f0:	4b06      	ldr	r3, [pc, #24]	@ (8000a0c <ILI9341_Set_Rotation+0x9c>)
 80009f2:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80009f6:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 80009f8:	4b05      	ldr	r3, [pc, #20]	@ (8000a10 <ILI9341_Set_Rotation+0xa0>)
 80009fa:	22f0      	movs	r2, #240	@ 0xf0
 80009fc:	801a      	strh	r2, [r3, #0]
			break;
 80009fe:	e000      	b.n	8000a02 <ILI9341_Set_Rotation+0x92>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 8000a00:	bf00      	nop
	}
}
 8000a02:	bf00      	nop
 8000a04:	3710      	adds	r7, #16
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	20000002 	.word	0x20000002
 8000a10:	20000000 	.word	0x20000000

08000a14 <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8000a18:	2201      	movs	r2, #1
 8000a1a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a1e:	4802      	ldr	r0, [pc, #8]	@ (8000a28 <ILI9341_Enable+0x14>)
 8000a20:	f002 fe48 	bl	80036b4 <HAL_GPIO_WritePin>
}
 8000a24:	bf00      	nop
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	40020800 	.word	0x40020800

08000a2c <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	af00      	add	r7, sp, #0

ILI9341_Enable();
 8000a30:	f7ff fff0 	bl	8000a14 <ILI9341_Enable>
ILI9341_SPI_Init();
 8000a34:	f7ff fecc 	bl	80007d0 <ILI9341_SPI_Init>
ILI9341_Reset();
 8000a38:	f7ff ff7c 	bl	8000934 <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 8000a3c:	2001      	movs	r0, #1
 8000a3e:	f7ff fee9 	bl	8000814 <ILI9341_Write_Command>
HAL_Delay(1000);
 8000a42:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a46:	f002 fa31 	bl	8002eac <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 8000a4a:	20cb      	movs	r0, #203	@ 0xcb
 8000a4c:	f7ff fee2 	bl	8000814 <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 8000a50:	2039      	movs	r0, #57	@ 0x39
 8000a52:	f7ff ff01 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 8000a56:	202c      	movs	r0, #44	@ 0x2c
 8000a58:	f7ff fefe 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8000a5c:	2000      	movs	r0, #0
 8000a5e:	f7ff fefb 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 8000a62:	2034      	movs	r0, #52	@ 0x34
 8000a64:	f7ff fef8 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 8000a68:	2002      	movs	r0, #2
 8000a6a:	f7ff fef5 	bl	8000858 <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 8000a6e:	20cf      	movs	r0, #207	@ 0xcf
 8000a70:	f7ff fed0 	bl	8000814 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000a74:	2000      	movs	r0, #0
 8000a76:	f7ff feef 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8000a7a:	20c1      	movs	r0, #193	@ 0xc1
 8000a7c:	f7ff feec 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 8000a80:	2030      	movs	r0, #48	@ 0x30
 8000a82:	f7ff fee9 	bl	8000858 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 8000a86:	20e8      	movs	r0, #232	@ 0xe8
 8000a88:	f7ff fec4 	bl	8000814 <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 8000a8c:	2085      	movs	r0, #133	@ 0x85
 8000a8e:	f7ff fee3 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8000a92:	2000      	movs	r0, #0
 8000a94:	f7ff fee0 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 8000a98:	2078      	movs	r0, #120	@ 0x78
 8000a9a:	f7ff fedd 	bl	8000858 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 8000a9e:	20ea      	movs	r0, #234	@ 0xea
 8000aa0:	f7ff feb8 	bl	8000814 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000aa4:	2000      	movs	r0, #0
 8000aa6:	f7ff fed7 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8000aaa:	2000      	movs	r0, #0
 8000aac:	f7ff fed4 	bl	8000858 <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 8000ab0:	20ed      	movs	r0, #237	@ 0xed
 8000ab2:	f7ff feaf 	bl	8000814 <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 8000ab6:	2064      	movs	r0, #100	@ 0x64
 8000ab8:	f7ff fece 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8000abc:	2003      	movs	r0, #3
 8000abe:	f7ff fecb 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 8000ac2:	2012      	movs	r0, #18
 8000ac4:	f7ff fec8 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 8000ac8:	2081      	movs	r0, #129	@ 0x81
 8000aca:	f7ff fec5 	bl	8000858 <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 8000ace:	20f7      	movs	r0, #247	@ 0xf7
 8000ad0:	f7ff fea0 	bl	8000814 <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 8000ad4:	2020      	movs	r0, #32
 8000ad6:	f7ff febf 	bl	8000858 <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 8000ada:	20c0      	movs	r0, #192	@ 0xc0
 8000adc:	f7ff fe9a 	bl	8000814 <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 8000ae0:	2023      	movs	r0, #35	@ 0x23
 8000ae2:	f7ff feb9 	bl	8000858 <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 8000ae6:	20c1      	movs	r0, #193	@ 0xc1
 8000ae8:	f7ff fe94 	bl	8000814 <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 8000aec:	2010      	movs	r0, #16
 8000aee:	f7ff feb3 	bl	8000858 <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 8000af2:	20c5      	movs	r0, #197	@ 0xc5
 8000af4:	f7ff fe8e 	bl	8000814 <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 8000af8:	203e      	movs	r0, #62	@ 0x3e
 8000afa:	f7ff fead 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 8000afe:	2028      	movs	r0, #40	@ 0x28
 8000b00:	f7ff feaa 	bl	8000858 <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 8000b04:	20c7      	movs	r0, #199	@ 0xc7
 8000b06:	f7ff fe85 	bl	8000814 <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 8000b0a:	2086      	movs	r0, #134	@ 0x86
 8000b0c:	f7ff fea4 	bl	8000858 <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 8000b10:	2036      	movs	r0, #54	@ 0x36
 8000b12:	f7ff fe7f 	bl	8000814 <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 8000b16:	2048      	movs	r0, #72	@ 0x48
 8000b18:	f7ff fe9e 	bl	8000858 <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 8000b1c:	203a      	movs	r0, #58	@ 0x3a
 8000b1e:	f7ff fe79 	bl	8000814 <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 8000b22:	2055      	movs	r0, #85	@ 0x55
 8000b24:	f7ff fe98 	bl	8000858 <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 8000b28:	20b1      	movs	r0, #177	@ 0xb1
 8000b2a:	f7ff fe73 	bl	8000814 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000b2e:	2000      	movs	r0, #0
 8000b30:	f7ff fe92 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 8000b34:	2018      	movs	r0, #24
 8000b36:	f7ff fe8f 	bl	8000858 <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 8000b3a:	20b6      	movs	r0, #182	@ 0xb6
 8000b3c:	f7ff fe6a 	bl	8000814 <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 8000b40:	2008      	movs	r0, #8
 8000b42:	f7ff fe89 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 8000b46:	2082      	movs	r0, #130	@ 0x82
 8000b48:	f7ff fe86 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 8000b4c:	2027      	movs	r0, #39	@ 0x27
 8000b4e:	f7ff fe83 	bl	8000858 <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 8000b52:	20f2      	movs	r0, #242	@ 0xf2
 8000b54:	f7ff fe5e 	bl	8000814 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000b58:	2000      	movs	r0, #0
 8000b5a:	f7ff fe7d 	bl	8000858 <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 8000b5e:	2026      	movs	r0, #38	@ 0x26
 8000b60:	f7ff fe58 	bl	8000814 <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 8000b64:	2001      	movs	r0, #1
 8000b66:	f7ff fe77 	bl	8000858 <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 8000b6a:	20e0      	movs	r0, #224	@ 0xe0
 8000b6c:	f7ff fe52 	bl	8000814 <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 8000b70:	200f      	movs	r0, #15
 8000b72:	f7ff fe71 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8000b76:	2031      	movs	r0, #49	@ 0x31
 8000b78:	f7ff fe6e 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 8000b7c:	202b      	movs	r0, #43	@ 0x2b
 8000b7e:	f7ff fe6b 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8000b82:	200c      	movs	r0, #12
 8000b84:	f7ff fe68 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8000b88:	200e      	movs	r0, #14
 8000b8a:	f7ff fe65 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8000b8e:	2008      	movs	r0, #8
 8000b90:	f7ff fe62 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 8000b94:	204e      	movs	r0, #78	@ 0x4e
 8000b96:	f7ff fe5f 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 8000b9a:	20f1      	movs	r0, #241	@ 0xf1
 8000b9c:	f7ff fe5c 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 8000ba0:	2037      	movs	r0, #55	@ 0x37
 8000ba2:	f7ff fe59 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8000ba6:	2007      	movs	r0, #7
 8000ba8:	f7ff fe56 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 8000bac:	2010      	movs	r0, #16
 8000bae:	f7ff fe53 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8000bb2:	2003      	movs	r0, #3
 8000bb4:	f7ff fe50 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8000bb8:	200e      	movs	r0, #14
 8000bba:	f7ff fe4d 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 8000bbe:	2009      	movs	r0, #9
 8000bc0:	f7ff fe4a 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8000bc4:	2000      	movs	r0, #0
 8000bc6:	f7ff fe47 	bl	8000858 <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 8000bca:	20e1      	movs	r0, #225	@ 0xe1
 8000bcc:	f7ff fe22 	bl	8000814 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000bd0:	2000      	movs	r0, #0
 8000bd2:	f7ff fe41 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8000bd6:	200e      	movs	r0, #14
 8000bd8:	f7ff fe3e 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 8000bdc:	2014      	movs	r0, #20
 8000bde:	f7ff fe3b 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8000be2:	2003      	movs	r0, #3
 8000be4:	f7ff fe38 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 8000be8:	2011      	movs	r0, #17
 8000bea:	f7ff fe35 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8000bee:	2007      	movs	r0, #7
 8000bf0:	f7ff fe32 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8000bf4:	2031      	movs	r0, #49	@ 0x31
 8000bf6:	f7ff fe2f 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8000bfa:	20c1      	movs	r0, #193	@ 0xc1
 8000bfc:	f7ff fe2c 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 8000c00:	2048      	movs	r0, #72	@ 0x48
 8000c02:	f7ff fe29 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8000c06:	2008      	movs	r0, #8
 8000c08:	f7ff fe26 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8000c0c:	200f      	movs	r0, #15
 8000c0e:	f7ff fe23 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8000c12:	200c      	movs	r0, #12
 8000c14:	f7ff fe20 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8000c18:	2031      	movs	r0, #49	@ 0x31
 8000c1a:	f7ff fe1d 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 8000c1e:	2036      	movs	r0, #54	@ 0x36
 8000c20:	f7ff fe1a 	bl	8000858 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8000c24:	200f      	movs	r0, #15
 8000c26:	f7ff fe17 	bl	8000858 <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 8000c2a:	2011      	movs	r0, #17
 8000c2c:	f7ff fdf2 	bl	8000814 <ILI9341_Write_Command>
HAL_Delay(120);
 8000c30:	2078      	movs	r0, #120	@ 0x78
 8000c32:	f002 f93b 	bl	8002eac <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 8000c36:	2029      	movs	r0, #41	@ 0x29
 8000c38:	f7ff fdec 	bl	8000814 <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8000c3c:	2000      	movs	r0, #0
 8000c3e:	f7ff fe97 	bl	8000970 <ILI9341_Set_Rotation>
}
 8000c42:	bf00      	nop
 8000c44:	bd80      	pop	{r7, pc}
	...

08000c48 <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 8000c48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000c4c:	b08d      	sub	sp, #52	@ 0x34
 8000c4e:	af00      	add	r7, sp, #0
 8000c50:	4603      	mov	r3, r0
 8000c52:	6039      	str	r1, [r7, #0]
 8000c54:	80fb      	strh	r3, [r7, #6]
 8000c56:	466b      	mov	r3, sp
 8000c58:	461e      	mov	r6, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
if((Size*2) < BURST_MAX_SIZE)
 8000c5e:	683b      	ldr	r3, [r7, #0]
 8000c60:	005b      	lsls	r3, r3, #1
 8000c62:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000c66:	d202      	bcs.n	8000c6e <ILI9341_Draw_Colour_Burst+0x26>
{
	Buffer_Size = Size;
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000c6c:	e002      	b.n	8000c74 <ILI9341_Draw_Colour_Burst+0x2c>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 8000c6e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000c72:	62fb      	str	r3, [r7, #44]	@ 0x2c
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8000c74:	2201      	movs	r2, #1
 8000c76:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c7a:	4840      	ldr	r0, [pc, #256]	@ (8000d7c <ILI9341_Draw_Colour_Burst+0x134>)
 8000c7c:	f002 fd1a 	bl	80036b4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000c80:	2200      	movs	r2, #0
 8000c82:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c86:	483d      	ldr	r0, [pc, #244]	@ (8000d7c <ILI9341_Draw_Colour_Burst+0x134>)
 8000c88:	f002 fd14 	bl	80036b4 <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 8000c8c:	88fb      	ldrh	r3, [r7, #6]
 8000c8e:	0a1b      	lsrs	r3, r3, #8
 8000c90:	b29b      	uxth	r3, r3
 8000c92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
unsigned char burst_buffer[Buffer_Size];
 8000c96:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000c98:	460b      	mov	r3, r1
 8000c9a:	3b01      	subs	r3, #1
 8000c9c:	61fb      	str	r3, [r7, #28]
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	4688      	mov	r8, r1
 8000ca2:	4699      	mov	r9, r3
 8000ca4:	f04f 0200 	mov.w	r2, #0
 8000ca8:	f04f 0300 	mov.w	r3, #0
 8000cac:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000cb0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000cb4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000cb8:	2300      	movs	r3, #0
 8000cba:	460c      	mov	r4, r1
 8000cbc:	461d      	mov	r5, r3
 8000cbe:	f04f 0200 	mov.w	r2, #0
 8000cc2:	f04f 0300 	mov.w	r3, #0
 8000cc6:	00eb      	lsls	r3, r5, #3
 8000cc8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000ccc:	00e2      	lsls	r2, r4, #3
 8000cce:	1dcb      	adds	r3, r1, #7
 8000cd0:	08db      	lsrs	r3, r3, #3
 8000cd2:	00db      	lsls	r3, r3, #3
 8000cd4:	ebad 0d03 	sub.w	sp, sp, r3
 8000cd8:	466b      	mov	r3, sp
 8000cda:	3300      	adds	r3, #0
 8000cdc:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8000cde:	2300      	movs	r3, #0
 8000ce0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000ce2:	e00e      	b.n	8000d02 <ILI9341_Draw_Colour_Burst+0xba>
	{
		burst_buffer[j] = 	chifted;
 8000ce4:	69ba      	ldr	r2, [r7, #24]
 8000ce6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ce8:	4413      	add	r3, r2
 8000cea:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8000cee:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 8000cf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000cf2:	3301      	adds	r3, #1
 8000cf4:	88fa      	ldrh	r2, [r7, #6]
 8000cf6:	b2d1      	uxtb	r1, r2
 8000cf8:	69ba      	ldr	r2, [r7, #24]
 8000cfa:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8000cfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000cfe:	3302      	adds	r3, #2
 8000d00:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000d02:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d06:	429a      	cmp	r2, r3
 8000d08:	d3ec      	bcc.n	8000ce4 <ILI9341_Draw_Colour_Burst+0x9c>
	}

uint32_t Sending_Size = Size*2;
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	005b      	lsls	r3, r3, #1
 8000d0e:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 8000d10:	697a      	ldr	r2, [r7, #20]
 8000d12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d14:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d18:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 8000d1a:	697b      	ldr	r3, [r7, #20]
 8000d1c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000d1e:	fbb3 f2f2 	udiv	r2, r3, r2
 8000d22:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000d24:	fb01 f202 	mul.w	r2, r1, r2
 8000d28:	1a9b      	subs	r3, r3, r2
 8000d2a:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 8000d2c:	693b      	ldr	r3, [r7, #16]
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d010      	beq.n	8000d54 <ILI9341_Draw_Colour_Burst+0x10c>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8000d32:	2300      	movs	r3, #0
 8000d34:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d36:	e009      	b.n	8000d4c <ILI9341_Draw_Colour_Burst+0x104>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);	
 8000d38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d3a:	b29a      	uxth	r2, r3
 8000d3c:	230a      	movs	r3, #10
 8000d3e:	69b9      	ldr	r1, [r7, #24]
 8000d40:	480f      	ldr	r0, [pc, #60]	@ (8000d80 <ILI9341_Draw_Colour_Burst+0x138>)
 8000d42:	f003 fe88 	bl	8004a56 <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8000d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d48:	3301      	adds	r3, #1
 8000d4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000d4e:	693b      	ldr	r3, [r7, #16]
 8000d50:	429a      	cmp	r2, r3
 8000d52:	d3f1      	bcc.n	8000d38 <ILI9341_Draw_Colour_Burst+0xf0>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);	
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	b29a      	uxth	r2, r3
 8000d58:	230a      	movs	r3, #10
 8000d5a:	69b9      	ldr	r1, [r7, #24]
 8000d5c:	4808      	ldr	r0, [pc, #32]	@ (8000d80 <ILI9341_Draw_Colour_Burst+0x138>)
 8000d5e:	f003 fe7a 	bl	8004a56 <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000d62:	2201      	movs	r2, #1
 8000d64:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d68:	4804      	ldr	r0, [pc, #16]	@ (8000d7c <ILI9341_Draw_Colour_Burst+0x134>)
 8000d6a:	f002 fca3 	bl	80036b4 <HAL_GPIO_WritePin>
 8000d6e:	46b5      	mov	sp, r6
}
 8000d70:	bf00      	nop
 8000d72:	3734      	adds	r7, #52	@ 0x34
 8000d74:	46bd      	mov	sp, r7
 8000d76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000d7a:	bf00      	nop
 8000d7c:	40020800 	.word	0x40020800
 8000d80:	20000164 	.word	0x20000164

08000d84 <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	80fb      	strh	r3, [r7, #6]
ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);	
 8000d8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000dc8 <ILI9341_Fill_Screen+0x44>)
 8000d90:	881b      	ldrh	r3, [r3, #0]
 8000d92:	b29a      	uxth	r2, r3
 8000d94:	4b0d      	ldr	r3, [pc, #52]	@ (8000dcc <ILI9341_Fill_Screen+0x48>)
 8000d96:	881b      	ldrh	r3, [r3, #0]
 8000d98:	b29b      	uxth	r3, r3
 8000d9a:	2100      	movs	r1, #0
 8000d9c:	2000      	movs	r0, #0
 8000d9e:	f7ff fd7d 	bl	800089c <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH*LCD_HEIGHT);	
 8000da2:	4b09      	ldr	r3, [pc, #36]	@ (8000dc8 <ILI9341_Fill_Screen+0x44>)
 8000da4:	881b      	ldrh	r3, [r3, #0]
 8000da6:	b29b      	uxth	r3, r3
 8000da8:	461a      	mov	r2, r3
 8000daa:	4b08      	ldr	r3, [pc, #32]	@ (8000dcc <ILI9341_Fill_Screen+0x48>)
 8000dac:	881b      	ldrh	r3, [r3, #0]
 8000dae:	b29b      	uxth	r3, r3
 8000db0:	fb02 f303 	mul.w	r3, r2, r3
 8000db4:	461a      	mov	r2, r3
 8000db6:	88fb      	ldrh	r3, [r7, #6]
 8000db8:	4611      	mov	r1, r2
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f7ff ff44 	bl	8000c48 <ILI9341_Draw_Colour_Burst>
}
 8000dc0:	bf00      	nop
 8000dc2:	3708      	adds	r7, #8
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}
 8000dc8:	20000002 	.word	0x20000002
 8000dcc:	20000000 	.word	0x20000000

08000dd0 <ILI9341_Draw_Pixel>:
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X,uint16_t Y,uint16_t Colour) 
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b086      	sub	sp, #24
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	80fb      	strh	r3, [r7, #6]
 8000dda:	460b      	mov	r3, r1
 8000ddc:	80bb      	strh	r3, [r7, #4]
 8000dde:	4613      	mov	r3, r2
 8000de0:	807b      	strh	r3, [r7, #2]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8000de2:	4b64      	ldr	r3, [pc, #400]	@ (8000f74 <ILI9341_Draw_Pixel+0x1a4>)
 8000de4:	881b      	ldrh	r3, [r3, #0]
 8000de6:	b29b      	uxth	r3, r3
 8000de8:	88fa      	ldrh	r2, [r7, #6]
 8000dea:	429a      	cmp	r2, r3
 8000dec:	f080 80be 	bcs.w	8000f6c <ILI9341_Draw_Pixel+0x19c>
 8000df0:	4b61      	ldr	r3, [pc, #388]	@ (8000f78 <ILI9341_Draw_Pixel+0x1a8>)
 8000df2:	881b      	ldrh	r3, [r3, #0]
 8000df4:	b29b      	uxth	r3, r3
 8000df6:	88ba      	ldrh	r2, [r7, #4]
 8000df8:	429a      	cmp	r2, r3
 8000dfa:	f080 80b7 	bcs.w	8000f6c <ILI9341_Draw_Pixel+0x19c>
	
//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8000dfe:	2200      	movs	r2, #0
 8000e00:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e04:	485d      	ldr	r0, [pc, #372]	@ (8000f7c <ILI9341_Draw_Pixel+0x1ac>)
 8000e06:	f002 fc55 	bl	80036b4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e10:	485a      	ldr	r0, [pc, #360]	@ (8000f7c <ILI9341_Draw_Pixel+0x1ac>)
 8000e12:	f002 fc4f 	bl	80036b4 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2A);
 8000e16:	202a      	movs	r0, #42	@ 0x2a
 8000e18:	f7ff fcea 	bl	80007f0 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8000e1c:	2201      	movs	r2, #1
 8000e1e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e22:	4856      	ldr	r0, [pc, #344]	@ (8000f7c <ILI9341_Draw_Pixel+0x1ac>)
 8000e24:	f002 fc46 	bl	80036b4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8000e28:	2201      	movs	r2, #1
 8000e2a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e2e:	4853      	ldr	r0, [pc, #332]	@ (8000f7c <ILI9341_Draw_Pixel+0x1ac>)
 8000e30:	f002 fc40 	bl	80036b4 <HAL_GPIO_WritePin>

//XDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8000e34:	2200      	movs	r2, #0
 8000e36:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e3a:	4850      	ldr	r0, [pc, #320]	@ (8000f7c <ILI9341_Draw_Pixel+0x1ac>)
 8000e3c:	f002 fc3a 	bl	80036b4 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer[4] = {X>>8,X, (X+1)>>8, (X+1)};
 8000e40:	88fb      	ldrh	r3, [r7, #6]
 8000e42:	0a1b      	lsrs	r3, r3, #8
 8000e44:	b29b      	uxth	r3, r3
 8000e46:	b2db      	uxtb	r3, r3
 8000e48:	753b      	strb	r3, [r7, #20]
 8000e4a:	88fb      	ldrh	r3, [r7, #6]
 8000e4c:	b2db      	uxtb	r3, r3
 8000e4e:	757b      	strb	r3, [r7, #21]
 8000e50:	88fb      	ldrh	r3, [r7, #6]
 8000e52:	3301      	adds	r3, #1
 8000e54:	121b      	asrs	r3, r3, #8
 8000e56:	b2db      	uxtb	r3, r3
 8000e58:	75bb      	strb	r3, [r7, #22]
 8000e5a:	88fb      	ldrh	r3, [r7, #6]
 8000e5c:	b2db      	uxtb	r3, r3
 8000e5e:	3301      	adds	r3, #1
 8000e60:	b2db      	uxtb	r3, r3
 8000e62:	75fb      	strb	r3, [r7, #23]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1);
 8000e64:	f107 0114 	add.w	r1, r7, #20
 8000e68:	2301      	movs	r3, #1
 8000e6a:	2204      	movs	r2, #4
 8000e6c:	4844      	ldr	r0, [pc, #272]	@ (8000f80 <ILI9341_Draw_Pixel+0x1b0>)
 8000e6e:	f003 fdf2 	bl	8004a56 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000e72:	2201      	movs	r2, #1
 8000e74:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e78:	4840      	ldr	r0, [pc, #256]	@ (8000f7c <ILI9341_Draw_Pixel+0x1ac>)
 8000e7a:	f002 fc1b 	bl	80036b4 <HAL_GPIO_WritePin>

//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8000e7e:	2200      	movs	r2, #0
 8000e80:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e84:	483d      	ldr	r0, [pc, #244]	@ (8000f7c <ILI9341_Draw_Pixel+0x1ac>)
 8000e86:	f002 fc15 	bl	80036b4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e90:	483a      	ldr	r0, [pc, #232]	@ (8000f7c <ILI9341_Draw_Pixel+0x1ac>)
 8000e92:	f002 fc0f 	bl	80036b4 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2B);
 8000e96:	202b      	movs	r0, #43	@ 0x2b
 8000e98:	f7ff fcaa 	bl	80007f0 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8000e9c:	2201      	movs	r2, #1
 8000e9e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ea2:	4836      	ldr	r0, [pc, #216]	@ (8000f7c <ILI9341_Draw_Pixel+0x1ac>)
 8000ea4:	f002 fc06 	bl	80036b4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8000ea8:	2201      	movs	r2, #1
 8000eaa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000eae:	4833      	ldr	r0, [pc, #204]	@ (8000f7c <ILI9341_Draw_Pixel+0x1ac>)
 8000eb0:	f002 fc00 	bl	80036b4 <HAL_GPIO_WritePin>

//YDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000eba:	4830      	ldr	r0, [pc, #192]	@ (8000f7c <ILI9341_Draw_Pixel+0x1ac>)
 8000ebc:	f002 fbfa 	bl	80036b4 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer1[4] = {Y>>8,Y, (Y+1)>>8, (Y+1)};
 8000ec0:	88bb      	ldrh	r3, [r7, #4]
 8000ec2:	0a1b      	lsrs	r3, r3, #8
 8000ec4:	b29b      	uxth	r3, r3
 8000ec6:	b2db      	uxtb	r3, r3
 8000ec8:	743b      	strb	r3, [r7, #16]
 8000eca:	88bb      	ldrh	r3, [r7, #4]
 8000ecc:	b2db      	uxtb	r3, r3
 8000ece:	747b      	strb	r3, [r7, #17]
 8000ed0:	88bb      	ldrh	r3, [r7, #4]
 8000ed2:	3301      	adds	r3, #1
 8000ed4:	121b      	asrs	r3, r3, #8
 8000ed6:	b2db      	uxtb	r3, r3
 8000ed8:	74bb      	strb	r3, [r7, #18]
 8000eda:	88bb      	ldrh	r3, [r7, #4]
 8000edc:	b2db      	uxtb	r3, r3
 8000ede:	3301      	adds	r3, #1
 8000ee0:	b2db      	uxtb	r3, r3
 8000ee2:	74fb      	strb	r3, [r7, #19]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1);
 8000ee4:	f107 0110 	add.w	r1, r7, #16
 8000ee8:	2301      	movs	r3, #1
 8000eea:	2204      	movs	r2, #4
 8000eec:	4824      	ldr	r0, [pc, #144]	@ (8000f80 <ILI9341_Draw_Pixel+0x1b0>)
 8000eee:	f003 fdb2 	bl	8004a56 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ef8:	4820      	ldr	r0, [pc, #128]	@ (8000f7c <ILI9341_Draw_Pixel+0x1ac>)
 8000efa:	f002 fbdb 	bl	80036b4 <HAL_GPIO_WritePin>

//ADDRESS	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8000efe:	2200      	movs	r2, #0
 8000f00:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f04:	481d      	ldr	r0, [pc, #116]	@ (8000f7c <ILI9341_Draw_Pixel+0x1ac>)
 8000f06:	f002 fbd5 	bl	80036b4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f10:	481a      	ldr	r0, [pc, #104]	@ (8000f7c <ILI9341_Draw_Pixel+0x1ac>)
 8000f12:	f002 fbcf 	bl	80036b4 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2C);
 8000f16:	202c      	movs	r0, #44	@ 0x2c
 8000f18:	f7ff fc6a 	bl	80007f0 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f22:	4816      	ldr	r0, [pc, #88]	@ (8000f7c <ILI9341_Draw_Pixel+0x1ac>)
 8000f24:	f002 fbc6 	bl	80036b4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8000f28:	2201      	movs	r2, #1
 8000f2a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f2e:	4813      	ldr	r0, [pc, #76]	@ (8000f7c <ILI9341_Draw_Pixel+0x1ac>)
 8000f30:	f002 fbc0 	bl	80036b4 <HAL_GPIO_WritePin>

//COLOUR	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000f34:	2200      	movs	r2, #0
 8000f36:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f3a:	4810      	ldr	r0, [pc, #64]	@ (8000f7c <ILI9341_Draw_Pixel+0x1ac>)
 8000f3c:	f002 fbba 	bl	80036b4 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer2[2] = {Colour>>8, Colour};
 8000f40:	887b      	ldrh	r3, [r7, #2]
 8000f42:	0a1b      	lsrs	r3, r3, #8
 8000f44:	b29b      	uxth	r3, r3
 8000f46:	b2db      	uxtb	r3, r3
 8000f48:	733b      	strb	r3, [r7, #12]
 8000f4a:	887b      	ldrh	r3, [r7, #2]
 8000f4c:	b2db      	uxtb	r3, r3
 8000f4e:	737b      	strb	r3, [r7, #13]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1);
 8000f50:	f107 010c 	add.w	r1, r7, #12
 8000f54:	2301      	movs	r3, #1
 8000f56:	2202      	movs	r2, #2
 8000f58:	4809      	ldr	r0, [pc, #36]	@ (8000f80 <ILI9341_Draw_Pixel+0x1b0>)
 8000f5a:	f003 fd7c 	bl	8004a56 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000f5e:	2201      	movs	r2, #1
 8000f60:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f64:	4805      	ldr	r0, [pc, #20]	@ (8000f7c <ILI9341_Draw_Pixel+0x1ac>)
 8000f66:	f002 fba5 	bl	80036b4 <HAL_GPIO_WritePin>
 8000f6a:	e000      	b.n	8000f6e <ILI9341_Draw_Pixel+0x19e>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8000f6c:	bf00      	nop
	
}
 8000f6e:	3718      	adds	r7, #24
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	20000002 	.word	0x20000002
 8000f78:	20000000 	.word	0x20000000
 8000f7c:	40020800 	.word	0x40020800
 8000f80:	20000164 	.word	0x20000164

08000f84 <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Height, uint16_t Colour)
{
 8000f84:	b590      	push	{r4, r7, lr}
 8000f86:	b083      	sub	sp, #12
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	4604      	mov	r4, r0
 8000f8c:	4608      	mov	r0, r1
 8000f8e:	4611      	mov	r1, r2
 8000f90:	461a      	mov	r2, r3
 8000f92:	4623      	mov	r3, r4
 8000f94:	80fb      	strh	r3, [r7, #6]
 8000f96:	4603      	mov	r3, r0
 8000f98:	80bb      	strh	r3, [r7, #4]
 8000f9a:	460b      	mov	r3, r1
 8000f9c:	807b      	strh	r3, [r7, #2]
 8000f9e:	4613      	mov	r3, r2
 8000fa0:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8000fa2:	4b24      	ldr	r3, [pc, #144]	@ (8001034 <ILI9341_Draw_Rectangle+0xb0>)
 8000fa4:	881b      	ldrh	r3, [r3, #0]
 8000fa6:	b29b      	uxth	r3, r3
 8000fa8:	88fa      	ldrh	r2, [r7, #6]
 8000faa:	429a      	cmp	r2, r3
 8000fac:	d23d      	bcs.n	800102a <ILI9341_Draw_Rectangle+0xa6>
 8000fae:	4b22      	ldr	r3, [pc, #136]	@ (8001038 <ILI9341_Draw_Rectangle+0xb4>)
 8000fb0:	881b      	ldrh	r3, [r3, #0]
 8000fb2:	b29b      	uxth	r3, r3
 8000fb4:	88ba      	ldrh	r2, [r7, #4]
 8000fb6:	429a      	cmp	r2, r3
 8000fb8:	d237      	bcs.n	800102a <ILI9341_Draw_Rectangle+0xa6>
if((X+Width-1)>=LCD_WIDTH)
 8000fba:	88fa      	ldrh	r2, [r7, #6]
 8000fbc:	887b      	ldrh	r3, [r7, #2]
 8000fbe:	4413      	add	r3, r2
 8000fc0:	4a1c      	ldr	r2, [pc, #112]	@ (8001034 <ILI9341_Draw_Rectangle+0xb0>)
 8000fc2:	8812      	ldrh	r2, [r2, #0]
 8000fc4:	b292      	uxth	r2, r2
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	dd05      	ble.n	8000fd6 <ILI9341_Draw_Rectangle+0x52>
	{
		Width=LCD_WIDTH-X;
 8000fca:	4b1a      	ldr	r3, [pc, #104]	@ (8001034 <ILI9341_Draw_Rectangle+0xb0>)
 8000fcc:	881b      	ldrh	r3, [r3, #0]
 8000fce:	b29a      	uxth	r2, r3
 8000fd0:	88fb      	ldrh	r3, [r7, #6]
 8000fd2:	1ad3      	subs	r3, r2, r3
 8000fd4:	807b      	strh	r3, [r7, #2]
	}
if((Y+Height-1)>=LCD_HEIGHT)
 8000fd6:	88ba      	ldrh	r2, [r7, #4]
 8000fd8:	883b      	ldrh	r3, [r7, #0]
 8000fda:	4413      	add	r3, r2
 8000fdc:	4a16      	ldr	r2, [pc, #88]	@ (8001038 <ILI9341_Draw_Rectangle+0xb4>)
 8000fde:	8812      	ldrh	r2, [r2, #0]
 8000fe0:	b292      	uxth	r2, r2
 8000fe2:	4293      	cmp	r3, r2
 8000fe4:	dd05      	ble.n	8000ff2 <ILI9341_Draw_Rectangle+0x6e>
	{
		Height=LCD_HEIGHT-Y;
 8000fe6:	4b14      	ldr	r3, [pc, #80]	@ (8001038 <ILI9341_Draw_Rectangle+0xb4>)
 8000fe8:	881b      	ldrh	r3, [r3, #0]
 8000fea:	b29a      	uxth	r2, r3
 8000fec:	88bb      	ldrh	r3, [r7, #4]
 8000fee:	1ad3      	subs	r3, r2, r3
 8000ff0:	803b      	strh	r3, [r7, #0]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y+Height-1);
 8000ff2:	88fa      	ldrh	r2, [r7, #6]
 8000ff4:	887b      	ldrh	r3, [r7, #2]
 8000ff6:	4413      	add	r3, r2
 8000ff8:	b29b      	uxth	r3, r3
 8000ffa:	3b01      	subs	r3, #1
 8000ffc:	b29c      	uxth	r4, r3
 8000ffe:	88ba      	ldrh	r2, [r7, #4]
 8001000:	883b      	ldrh	r3, [r7, #0]
 8001002:	4413      	add	r3, r2
 8001004:	b29b      	uxth	r3, r3
 8001006:	3b01      	subs	r3, #1
 8001008:	b29b      	uxth	r3, r3
 800100a:	88b9      	ldrh	r1, [r7, #4]
 800100c:	88f8      	ldrh	r0, [r7, #6]
 800100e:	4622      	mov	r2, r4
 8001010:	f7ff fc44 	bl	800089c <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Height*Width);
 8001014:	883b      	ldrh	r3, [r7, #0]
 8001016:	887a      	ldrh	r2, [r7, #2]
 8001018:	fb02 f303 	mul.w	r3, r2, r3
 800101c:	461a      	mov	r2, r3
 800101e:	8b3b      	ldrh	r3, [r7, #24]
 8001020:	4611      	mov	r1, r2
 8001022:	4618      	mov	r0, r3
 8001024:	f7ff fe10 	bl	8000c48 <ILI9341_Draw_Colour_Burst>
 8001028:	e000      	b.n	800102c <ILI9341_Draw_Rectangle+0xa8>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 800102a:	bf00      	nop
}
 800102c:	370c      	adds	r7, #12
 800102e:	46bd      	mov	sp, r7
 8001030:	bd90      	pop	{r4, r7, pc}
 8001032:	bf00      	nop
 8001034:	20000002 	.word	0x20000002
 8001038:	20000000 	.word	0x20000000

0800103c <RC522_SPI_Transfer>:
 * Description: A common function used by Write_MFRC522 and Read_MFRC522
 * Input Parameters: data - the value to be written
 * Returns: a byte of data read from the module
 */
uint8_t RC522_SPI_Transfer(uchar data)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b086      	sub	sp, #24
 8001040:	af02      	add	r7, sp, #8
 8001042:	4603      	mov	r3, r0
 8001044:	71fb      	strb	r3, [r7, #7]
	uchar rx_data;
	HAL_SPI_TransmitReceive(HSPI_INSTANCE,&data,&rx_data,1,100);
 8001046:	f107 020f 	add.w	r2, r7, #15
 800104a:	1df9      	adds	r1, r7, #7
 800104c:	2364      	movs	r3, #100	@ 0x64
 800104e:	9300      	str	r3, [sp, #0]
 8001050:	2301      	movs	r3, #1
 8001052:	4804      	ldr	r0, [pc, #16]	@ (8001064 <RC522_SPI_Transfer+0x28>)
 8001054:	f003 fe75 	bl	8004d42 <HAL_SPI_TransmitReceive>

	return rx_data;
 8001058:	7bfb      	ldrb	r3, [r7, #15]
}
 800105a:	4618      	mov	r0, r3
 800105c:	3710      	adds	r7, #16
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	20000100 	.word	0x20000100

08001068 <Write_MFRC522>:
 * Function Description: To a certain MFRC522 register to write a byte of data
 * Input Parameters: addr - register address; val - the value to be written
 * Return value: None
 */
void Write_MFRC522(uchar addr, uchar val)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
 800106e:	4603      	mov	r3, r0
 8001070:	460a      	mov	r2, r1
 8001072:	71fb      	strb	r3, [r7, #7]
 8001074:	4613      	mov	r3, r2
 8001076:	71bb      	strb	r3, [r7, #6]
	/* CS LOW */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_RESET);
 8001078:	2200      	movs	r2, #0
 800107a:	2104      	movs	r1, #4
 800107c:	480c      	ldr	r0, [pc, #48]	@ (80010b0 <Write_MFRC522+0x48>)
 800107e:	f002 fb19 	bl	80036b4 <HAL_GPIO_WritePin>
	  // two 8-bit frames smooshed together-- sending two 8 bit frames back to back
	  // results in a spike in the select line which will jack with transactions
	  // - top 8 bits are the address. Per the spec, we shift the address left
	  //   1 bit, clear the LSb, and clear the MSb to indicate a write
	  // - bottom 8 bits are the data bits being sent for that address, we send them
	RC522_SPI_Transfer((addr<<1)&0x7E);
 8001082:	79fb      	ldrb	r3, [r7, #7]
 8001084:	005b      	lsls	r3, r3, #1
 8001086:	b2db      	uxtb	r3, r3
 8001088:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 800108c:	b2db      	uxtb	r3, r3
 800108e:	4618      	mov	r0, r3
 8001090:	f7ff ffd4 	bl	800103c <RC522_SPI_Transfer>
	RC522_SPI_Transfer(val);
 8001094:	79bb      	ldrb	r3, [r7, #6]
 8001096:	4618      	mov	r0, r3
 8001098:	f7ff ffd0 	bl	800103c <RC522_SPI_Transfer>

	/* CS HIGH */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 800109c:	2201      	movs	r2, #1
 800109e:	2104      	movs	r1, #4
 80010a0:	4803      	ldr	r0, [pc, #12]	@ (80010b0 <Write_MFRC522+0x48>)
 80010a2:	f002 fb07 	bl	80036b4 <HAL_GPIO_WritePin>
}
 80010a6:	bf00      	nop
 80010a8:	3708      	adds	r7, #8
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	40020800 	.word	0x40020800

080010b4 <Read_MFRC522>:
 * Description: From a certain MFRC522 read a byte of data register
 * Input Parameters: addr - register address
 * Returns: a byte of data read from the module
 */
uchar Read_MFRC522(uchar addr)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	4603      	mov	r3, r0
 80010bc:	71fb      	strb	r3, [r7, #7]
	uchar val;

	/* CS LOW */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_RESET);
 80010be:	2200      	movs	r2, #0
 80010c0:	2104      	movs	r1, #4
 80010c2:	4810      	ldr	r0, [pc, #64]	@ (8001104 <Read_MFRC522+0x50>)
 80010c4:	f002 faf6 	bl	80036b4 <HAL_GPIO_WritePin>
	  // two 8-bit frames smooshed together-- sending two 8 bit frames back to back
	  // results in a spike in the select line which will jack with transactions
	  // - top 8 bits are the address. Per the spec, we shift the address left
	  //   1 bit, clear the LSb, and set the MSb to indicate a read
	  // - bottom 8 bits are all 0s on a read per 8.1.2.1 Table 6
	RC522_SPI_Transfer(((addr<<1)&0x7E) | 0x80);
 80010c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010cc:	005b      	lsls	r3, r3, #1
 80010ce:	b25b      	sxtb	r3, r3
 80010d0:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 80010d4:	b25b      	sxtb	r3, r3
 80010d6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80010da:	b25b      	sxtb	r3, r3
 80010dc:	b2db      	uxtb	r3, r3
 80010de:	4618      	mov	r0, r3
 80010e0:	f7ff ffac 	bl	800103c <RC522_SPI_Transfer>
	val = RC522_SPI_Transfer(0x00);
 80010e4:	2000      	movs	r0, #0
 80010e6:	f7ff ffa9 	bl	800103c <RC522_SPI_Transfer>
 80010ea:	4603      	mov	r3, r0
 80010ec:	73fb      	strb	r3, [r7, #15]

	/* CS HIGH */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 80010ee:	2201      	movs	r2, #1
 80010f0:	2104      	movs	r1, #4
 80010f2:	4804      	ldr	r0, [pc, #16]	@ (8001104 <Read_MFRC522+0x50>)
 80010f4:	f002 fade 	bl	80036b4 <HAL_GPIO_WritePin>

	return val;
 80010f8:	7bfb      	ldrb	r3, [r7, #15]

}
 80010fa:	4618      	mov	r0, r3
 80010fc:	3710      	adds	r7, #16
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	40020800 	.word	0x40020800

08001108 <SetBitMask>:
 * Description: Set RC522 register bit
 * Input parameters: reg - register address; mask - set value
 * Return value: None
 */
void SetBitMask(uchar reg, uchar mask)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af00      	add	r7, sp, #0
 800110e:	4603      	mov	r3, r0
 8001110:	460a      	mov	r2, r1
 8001112:	71fb      	strb	r3, [r7, #7]
 8001114:	4613      	mov	r3, r2
 8001116:	71bb      	strb	r3, [r7, #6]
    uchar tmp;
    tmp = Read_MFRC522(reg);
 8001118:	79fb      	ldrb	r3, [r7, #7]
 800111a:	4618      	mov	r0, r3
 800111c:	f7ff ffca 	bl	80010b4 <Read_MFRC522>
 8001120:	4603      	mov	r3, r0
 8001122:	73fb      	strb	r3, [r7, #15]
    Write_MFRC522(reg, tmp | mask);  // set bit mask
 8001124:	7bfa      	ldrb	r2, [r7, #15]
 8001126:	79bb      	ldrb	r3, [r7, #6]
 8001128:	4313      	orrs	r3, r2
 800112a:	b2da      	uxtb	r2, r3
 800112c:	79fb      	ldrb	r3, [r7, #7]
 800112e:	4611      	mov	r1, r2
 8001130:	4618      	mov	r0, r3
 8001132:	f7ff ff99 	bl	8001068 <Write_MFRC522>
}
 8001136:	bf00      	nop
 8001138:	3710      	adds	r7, #16
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}

0800113e <ClearBitMask>:
 * Description: clear RC522 register bit
 * Input parameters: reg - register address; mask - clear bit value
 * Return value: None
*/
void ClearBitMask(uchar reg, uchar mask)
{
 800113e:	b580      	push	{r7, lr}
 8001140:	b084      	sub	sp, #16
 8001142:	af00      	add	r7, sp, #0
 8001144:	4603      	mov	r3, r0
 8001146:	460a      	mov	r2, r1
 8001148:	71fb      	strb	r3, [r7, #7]
 800114a:	4613      	mov	r3, r2
 800114c:	71bb      	strb	r3, [r7, #6]
    uchar tmp;
    tmp = Read_MFRC522(reg);
 800114e:	79fb      	ldrb	r3, [r7, #7]
 8001150:	4618      	mov	r0, r3
 8001152:	f7ff ffaf 	bl	80010b4 <Read_MFRC522>
 8001156:	4603      	mov	r3, r0
 8001158:	73fb      	strb	r3, [r7, #15]
    Write_MFRC522(reg, tmp & (~mask));  // clear bit mask
 800115a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800115e:	43db      	mvns	r3, r3
 8001160:	b25a      	sxtb	r2, r3
 8001162:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001166:	4013      	ands	r3, r2
 8001168:	b25b      	sxtb	r3, r3
 800116a:	b2da      	uxtb	r2, r3
 800116c:	79fb      	ldrb	r3, [r7, #7]
 800116e:	4611      	mov	r1, r2
 8001170:	4618      	mov	r0, r3
 8001172:	f7ff ff79 	bl	8001068 <Write_MFRC522>
}
 8001176:	bf00      	nop
 8001178:	3710      	adds	r7, #16
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}

0800117e <AntennaOn>:
 * Description: Open antennas, each time you start or shut down the natural barrier between the transmitter should be at least 1ms interval
 * Input: None
 * Return value: None
 */
void AntennaOn(void)
{
 800117e:	b580      	push	{r7, lr}
 8001180:	af00      	add	r7, sp, #0

	Read_MFRC522(TxControlReg);
 8001182:	2014      	movs	r0, #20
 8001184:	f7ff ff96 	bl	80010b4 <Read_MFRC522>
	SetBitMask(TxControlReg, 0x03);
 8001188:	2103      	movs	r1, #3
 800118a:	2014      	movs	r0, #20
 800118c:	f7ff ffbc 	bl	8001108 <SetBitMask>
}
 8001190:	bf00      	nop
 8001192:	bd80      	pop	{r7, pc}

08001194 <MFRC522_Reset>:
 * Description: Reset RC522
 * Input: None
 * Return value: None
 */
void MFRC522_Reset(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	af00      	add	r7, sp, #0
    Write_MFRC522(CommandReg, PCD_RESETPHASE);
 8001198:	210f      	movs	r1, #15
 800119a:	2001      	movs	r0, #1
 800119c:	f7ff ff64 	bl	8001068 <Write_MFRC522>
}
 80011a0:	bf00      	nop
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <MFRC522_Init>:
 * Description: Initialize RC522
 * Input: None
 * Return value: None
*/
void MFRC522_Init(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 80011a8:	2201      	movs	r2, #1
 80011aa:	2104      	movs	r1, #4
 80011ac:	4812      	ldr	r0, [pc, #72]	@ (80011f8 <MFRC522_Init+0x54>)
 80011ae:	f002 fa81 	bl	80036b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MFRC522_RST_PORT,MFRC522_RST_PIN,GPIO_PIN_SET);
 80011b2:	2201      	movs	r2, #1
 80011b4:	2102      	movs	r1, #2
 80011b6:	4811      	ldr	r0, [pc, #68]	@ (80011fc <MFRC522_Init+0x58>)
 80011b8:	f002 fa7c 	bl	80036b4 <HAL_GPIO_WritePin>
	MFRC522_Reset();
 80011bc:	f7ff ffea 	bl	8001194 <MFRC522_Reset>

	//Timer: TPrescaler*TreloadVal/6.78MHz = 24ms
	Write_MFRC522(TModeReg, 0x8D);		//Tauto=1; f(Timer) = 6.78MHz/TPreScaler
 80011c0:	218d      	movs	r1, #141	@ 0x8d
 80011c2:	202a      	movs	r0, #42	@ 0x2a
 80011c4:	f7ff ff50 	bl	8001068 <Write_MFRC522>
	Write_MFRC522(TPrescalerReg, 0x3E);	//TModeReg[3..0] + TPrescalerReg
 80011c8:	213e      	movs	r1, #62	@ 0x3e
 80011ca:	202b      	movs	r0, #43	@ 0x2b
 80011cc:	f7ff ff4c 	bl	8001068 <Write_MFRC522>
	Write_MFRC522(TReloadRegL, 30);
 80011d0:	211e      	movs	r1, #30
 80011d2:	202d      	movs	r0, #45	@ 0x2d
 80011d4:	f7ff ff48 	bl	8001068 <Write_MFRC522>
	Write_MFRC522(TReloadRegH, 0);
 80011d8:	2100      	movs	r1, #0
 80011da:	202c      	movs	r0, #44	@ 0x2c
 80011dc:	f7ff ff44 	bl	8001068 <Write_MFRC522>

	Write_MFRC522(TxAutoReg, 0x40);		// force 100% ASK modulation
 80011e0:	2140      	movs	r1, #64	@ 0x40
 80011e2:	2015      	movs	r0, #21
 80011e4:	f7ff ff40 	bl	8001068 <Write_MFRC522>
	Write_MFRC522(ModeReg, 0x3D);		// CRC Initial value 0x6363
 80011e8:	213d      	movs	r1, #61	@ 0x3d
 80011ea:	2011      	movs	r0, #17
 80011ec:	f7ff ff3c 	bl	8001068 <Write_MFRC522>

	AntennaOn();
 80011f0:	f7ff ffc5 	bl	800117e <AntennaOn>
}
 80011f4:	bf00      	nop
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	40020800 	.word	0x40020800
 80011fc:	40020400 	.word	0x40020400

08001200 <MFRC522_ToCard>:
 *			 backData--Received the card returns data,
 *			 backLen--Return data bit length
 * Return value: the successful return MI_OK
 */
uchar MFRC522_ToCard(uchar command, uchar *sendData, uchar sendLen, uchar *backData, uint *backLen)
{
 8001200:	b590      	push	{r4, r7, lr}
 8001202:	b089      	sub	sp, #36	@ 0x24
 8001204:	af00      	add	r7, sp, #0
 8001206:	60b9      	str	r1, [r7, #8]
 8001208:	607b      	str	r3, [r7, #4]
 800120a:	4603      	mov	r3, r0
 800120c:	73fb      	strb	r3, [r7, #15]
 800120e:	4613      	mov	r3, r2
 8001210:	73bb      	strb	r3, [r7, #14]
    uchar status = MI_ERR;
 8001212:	2302      	movs	r3, #2
 8001214:	77fb      	strb	r3, [r7, #31]
    uchar irqEn = 0x00;
 8001216:	2300      	movs	r3, #0
 8001218:	77bb      	strb	r3, [r7, #30]
    uchar waitIRq = 0x00;
 800121a:	2300      	movs	r3, #0
 800121c:	777b      	strb	r3, [r7, #29]
    uchar lastBits;
    uchar n;
    uint i;

    switch (command)
 800121e:	7bfb      	ldrb	r3, [r7, #15]
 8001220:	2b0c      	cmp	r3, #12
 8001222:	d006      	beq.n	8001232 <MFRC522_ToCard+0x32>
 8001224:	2b0e      	cmp	r3, #14
 8001226:	d109      	bne.n	800123c <MFRC522_ToCard+0x3c>
    {
        case PCD_AUTHENT:		// Certification cards close
		{
			irqEn = 0x12;
 8001228:	2312      	movs	r3, #18
 800122a:	77bb      	strb	r3, [r7, #30]
			waitIRq = 0x10;
 800122c:	2310      	movs	r3, #16
 800122e:	777b      	strb	r3, [r7, #29]
			break;
 8001230:	e005      	b.n	800123e <MFRC522_ToCard+0x3e>
		}
		case PCD_TRANSCEIVE:	// Transmit FIFO data
		{
			irqEn = 0x77;
 8001232:	2377      	movs	r3, #119	@ 0x77
 8001234:	77bb      	strb	r3, [r7, #30]
			waitIRq = 0x30;
 8001236:	2330      	movs	r3, #48	@ 0x30
 8001238:	777b      	strb	r3, [r7, #29]
			break;
 800123a:	e000      	b.n	800123e <MFRC522_ToCard+0x3e>
		}
		default:
			break;
 800123c:	bf00      	nop
    }

    Write_MFRC522(CommIEnReg, irqEn|0x80);	// Interrupt request
 800123e:	7fbb      	ldrb	r3, [r7, #30]
 8001240:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001244:	b2db      	uxtb	r3, r3
 8001246:	4619      	mov	r1, r3
 8001248:	2002      	movs	r0, #2
 800124a:	f7ff ff0d 	bl	8001068 <Write_MFRC522>
    ClearBitMask(CommIrqReg, 0x80);			// Clear all interrupt request bit
 800124e:	2180      	movs	r1, #128	@ 0x80
 8001250:	2004      	movs	r0, #4
 8001252:	f7ff ff74 	bl	800113e <ClearBitMask>
    SetBitMask(FIFOLevelReg, 0x80);			// FlushBuffer=1, FIFO Initialization
 8001256:	2180      	movs	r1, #128	@ 0x80
 8001258:	200a      	movs	r0, #10
 800125a:	f7ff ff55 	bl	8001108 <SetBitMask>

	Write_MFRC522(CommandReg, PCD_IDLE);	// NO action; Cancel the current command
 800125e:	2100      	movs	r1, #0
 8001260:	2001      	movs	r0, #1
 8001262:	f7ff ff01 	bl	8001068 <Write_MFRC522>

	// Writing data to the FIFO
    for (i=0; i<sendLen; i++)
 8001266:	2300      	movs	r3, #0
 8001268:	61bb      	str	r3, [r7, #24]
 800126a:	e00a      	b.n	8001282 <MFRC522_ToCard+0x82>
    {
		Write_MFRC522(FIFODataReg, sendData[i]);
 800126c:	68ba      	ldr	r2, [r7, #8]
 800126e:	69bb      	ldr	r3, [r7, #24]
 8001270:	4413      	add	r3, r2
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	4619      	mov	r1, r3
 8001276:	2009      	movs	r0, #9
 8001278:	f7ff fef6 	bl	8001068 <Write_MFRC522>
    for (i=0; i<sendLen; i++)
 800127c:	69bb      	ldr	r3, [r7, #24]
 800127e:	3301      	adds	r3, #1
 8001280:	61bb      	str	r3, [r7, #24]
 8001282:	7bbb      	ldrb	r3, [r7, #14]
 8001284:	69ba      	ldr	r2, [r7, #24]
 8001286:	429a      	cmp	r2, r3
 8001288:	d3f0      	bcc.n	800126c <MFRC522_ToCard+0x6c>
	}

    // Execute the command
	Write_MFRC522(CommandReg, command);
 800128a:	7bfb      	ldrb	r3, [r7, #15]
 800128c:	4619      	mov	r1, r3
 800128e:	2001      	movs	r0, #1
 8001290:	f7ff feea 	bl	8001068 <Write_MFRC522>
    if (command == PCD_TRANSCEIVE)
 8001294:	7bfb      	ldrb	r3, [r7, #15]
 8001296:	2b0c      	cmp	r3, #12
 8001298:	d103      	bne.n	80012a2 <MFRC522_ToCard+0xa2>
    {
		SetBitMask(BitFramingReg, 0x80);		// StartSend=1,transmission of data starts
 800129a:	2180      	movs	r1, #128	@ 0x80
 800129c:	200d      	movs	r0, #13
 800129e:	f7ff ff33 	bl	8001108 <SetBitMask>
	}

    // Waiting to receive data to complete
	i = 2000;	// i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms
 80012a2:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80012a6:	61bb      	str	r3, [r7, #24]
    do
    {
		//CommIrqReg[7..0]
		//Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
        n = Read_MFRC522(CommIrqReg);
 80012a8:	2004      	movs	r0, #4
 80012aa:	f7ff ff03 	bl	80010b4 <Read_MFRC522>
 80012ae:	4603      	mov	r3, r0
 80012b0:	773b      	strb	r3, [r7, #28]
        i--;
 80012b2:	69bb      	ldr	r3, [r7, #24]
 80012b4:	3b01      	subs	r3, #1
 80012b6:	61bb      	str	r3, [r7, #24]
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));
 80012b8:	69bb      	ldr	r3, [r7, #24]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d00a      	beq.n	80012d4 <MFRC522_ToCard+0xd4>
 80012be:	7f3b      	ldrb	r3, [r7, #28]
 80012c0:	f003 0301 	and.w	r3, r3, #1
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d105      	bne.n	80012d4 <MFRC522_ToCard+0xd4>
 80012c8:	7f3a      	ldrb	r2, [r7, #28]
 80012ca:	7f7b      	ldrb	r3, [r7, #29]
 80012cc:	4013      	ands	r3, r2
 80012ce:	b2db      	uxtb	r3, r3
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d0e9      	beq.n	80012a8 <MFRC522_ToCard+0xa8>

    ClearBitMask(BitFramingReg, 0x80);			//StartSend=0
 80012d4:	2180      	movs	r1, #128	@ 0x80
 80012d6:	200d      	movs	r0, #13
 80012d8:	f7ff ff31 	bl	800113e <ClearBitMask>

    if (i != 0)
 80012dc:	69bb      	ldr	r3, [r7, #24]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d052      	beq.n	8001388 <MFRC522_ToCard+0x188>
    {
        if(!(Read_MFRC522(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
 80012e2:	2006      	movs	r0, #6
 80012e4:	f7ff fee6 	bl	80010b4 <Read_MFRC522>
 80012e8:	4603      	mov	r3, r0
 80012ea:	f003 031b 	and.w	r3, r3, #27
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d148      	bne.n	8001384 <MFRC522_ToCard+0x184>
        {
            status = MI_OK;
 80012f2:	2300      	movs	r3, #0
 80012f4:	77fb      	strb	r3, [r7, #31]
            if (n & irqEn & 0x01)
 80012f6:	7f3a      	ldrb	r2, [r7, #28]
 80012f8:	7fbb      	ldrb	r3, [r7, #30]
 80012fa:	4013      	ands	r3, r2
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	f003 0301 	and.w	r3, r3, #1
 8001302:	2b00      	cmp	r3, #0
 8001304:	d001      	beq.n	800130a <MFRC522_ToCard+0x10a>
            {
				status = MI_NOTAGERR;
 8001306:	2301      	movs	r3, #1
 8001308:	77fb      	strb	r3, [r7, #31]
			}

            if (command == PCD_TRANSCEIVE)
 800130a:	7bfb      	ldrb	r3, [r7, #15]
 800130c:	2b0c      	cmp	r3, #12
 800130e:	d13b      	bne.n	8001388 <MFRC522_ToCard+0x188>
            {
               	n = Read_MFRC522(FIFOLevelReg);
 8001310:	200a      	movs	r0, #10
 8001312:	f7ff fecf 	bl	80010b4 <Read_MFRC522>
 8001316:	4603      	mov	r3, r0
 8001318:	773b      	strb	r3, [r7, #28]
              	lastBits = Read_MFRC522(ControlReg) & 0x07;
 800131a:	200c      	movs	r0, #12
 800131c:	f7ff feca 	bl	80010b4 <Read_MFRC522>
 8001320:	4603      	mov	r3, r0
 8001322:	f003 0307 	and.w	r3, r3, #7
 8001326:	75fb      	strb	r3, [r7, #23]
                if (lastBits)
 8001328:	7dfb      	ldrb	r3, [r7, #23]
 800132a:	2b00      	cmp	r3, #0
 800132c:	d008      	beq.n	8001340 <MFRC522_ToCard+0x140>
                {
					*backLen = (n-1)*8 + lastBits;
 800132e:	7f3b      	ldrb	r3, [r7, #28]
 8001330:	3b01      	subs	r3, #1
 8001332:	00da      	lsls	r2, r3, #3
 8001334:	7dfb      	ldrb	r3, [r7, #23]
 8001336:	4413      	add	r3, r2
 8001338:	461a      	mov	r2, r3
 800133a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800133c:	601a      	str	r2, [r3, #0]
 800133e:	e004      	b.n	800134a <MFRC522_ToCard+0x14a>
				}
                else
                {
					*backLen = n*8;
 8001340:	7f3b      	ldrb	r3, [r7, #28]
 8001342:	00db      	lsls	r3, r3, #3
 8001344:	461a      	mov	r2, r3
 8001346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001348:	601a      	str	r2, [r3, #0]
				}

                if (n == 0)
 800134a:	7f3b      	ldrb	r3, [r7, #28]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d101      	bne.n	8001354 <MFRC522_ToCard+0x154>
                {
					n = 1;
 8001350:	2301      	movs	r3, #1
 8001352:	773b      	strb	r3, [r7, #28]
				}
                if (n > MAX_LEN)
 8001354:	7f3b      	ldrb	r3, [r7, #28]
 8001356:	2b10      	cmp	r3, #16
 8001358:	d901      	bls.n	800135e <MFRC522_ToCard+0x15e>
                {
					n = MAX_LEN;
 800135a:	2310      	movs	r3, #16
 800135c:	773b      	strb	r3, [r7, #28]
				}

                // Reading the received data in FIFO
                for (i=0; i<n; i++)
 800135e:	2300      	movs	r3, #0
 8001360:	61bb      	str	r3, [r7, #24]
 8001362:	e00a      	b.n	800137a <MFRC522_ToCard+0x17a>
                {
					backData[i] = Read_MFRC522(FIFODataReg);
 8001364:	687a      	ldr	r2, [r7, #4]
 8001366:	69bb      	ldr	r3, [r7, #24]
 8001368:	18d4      	adds	r4, r2, r3
 800136a:	2009      	movs	r0, #9
 800136c:	f7ff fea2 	bl	80010b4 <Read_MFRC522>
 8001370:	4603      	mov	r3, r0
 8001372:	7023      	strb	r3, [r4, #0]
                for (i=0; i<n; i++)
 8001374:	69bb      	ldr	r3, [r7, #24]
 8001376:	3301      	adds	r3, #1
 8001378:	61bb      	str	r3, [r7, #24]
 800137a:	7f3b      	ldrb	r3, [r7, #28]
 800137c:	69ba      	ldr	r2, [r7, #24]
 800137e:	429a      	cmp	r2, r3
 8001380:	d3f0      	bcc.n	8001364 <MFRC522_ToCard+0x164>
 8001382:	e001      	b.n	8001388 <MFRC522_ToCard+0x188>
				}
            }
        }
        else
        {
			status = MI_ERR;
 8001384:	2302      	movs	r3, #2
 8001386:	77fb      	strb	r3, [r7, #31]
    }

    //SetBitMask(ControlReg,0x80);           //timer stops
    //Write_MFRC522(CommandReg, PCD_IDLE);

    return status;
 8001388:	7ffb      	ldrb	r3, [r7, #31]
}
 800138a:	4618      	mov	r0, r3
 800138c:	3724      	adds	r7, #36	@ 0x24
 800138e:	46bd      	mov	sp, r7
 8001390:	bd90      	pop	{r4, r7, pc}

08001392 <MFRC522_Request>:
 *    0x0800 = Mifare_Pro(X)
 *    0x4403 = Mifare_DESFire
 * Return value: the successful return MI_OK
 */
uchar MFRC522_Request(uchar reqMode, uchar *TagType)
{
 8001392:	b580      	push	{r7, lr}
 8001394:	b086      	sub	sp, #24
 8001396:	af02      	add	r7, sp, #8
 8001398:	4603      	mov	r3, r0
 800139a:	6039      	str	r1, [r7, #0]
 800139c:	71fb      	strb	r3, [r7, #7]
	uchar status;
	uint backBits;			 // The received data bits

	Write_MFRC522(BitFramingReg, 0x07);		//TxLastBists = BitFramingReg[2..0]
 800139e:	2107      	movs	r1, #7
 80013a0:	200d      	movs	r0, #13
 80013a2:	f7ff fe61 	bl	8001068 <Write_MFRC522>

	TagType[0] = reqMode;
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	79fa      	ldrb	r2, [r7, #7]
 80013aa:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 80013ac:	f107 0308 	add.w	r3, r7, #8
 80013b0:	9300      	str	r3, [sp, #0]
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	2201      	movs	r2, #1
 80013b6:	6839      	ldr	r1, [r7, #0]
 80013b8:	200c      	movs	r0, #12
 80013ba:	f7ff ff21 	bl	8001200 <MFRC522_ToCard>
 80013be:	4603      	mov	r3, r0
 80013c0:	73fb      	strb	r3, [r7, #15]

	if ((status != MI_OK) || (backBits != 0x10))
 80013c2:	7bfb      	ldrb	r3, [r7, #15]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d102      	bne.n	80013ce <MFRC522_Request+0x3c>
 80013c8:	68bb      	ldr	r3, [r7, #8]
 80013ca:	2b10      	cmp	r3, #16
 80013cc:	d001      	beq.n	80013d2 <MFRC522_Request+0x40>
	{
		status = MI_ERR;
 80013ce:	2302      	movs	r3, #2
 80013d0:	73fb      	strb	r3, [r7, #15]
	}

	return status;
 80013d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	3710      	adds	r7, #16
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}

080013dc <MFRC522_Anticoll>:
 * Description: Anti-collision detection, reading selected card serial number card
 * Input parameters: serNum - returns 4 bytes card serial number, the first 5 bytes for the checksum byte
 * Return value: the successful return MI_OK
 */
uchar MFRC522_Anticoll(uchar *serNum)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b086      	sub	sp, #24
 80013e0:	af02      	add	r7, sp, #8
 80013e2:	6078      	str	r0, [r7, #4]
    uchar status;
    uchar i;
	uchar serNumCheck=0;
 80013e4:	2300      	movs	r3, #0
 80013e6:	737b      	strb	r3, [r7, #13]
    uint unLen;

	Write_MFRC522(BitFramingReg, 0x00);		//TxLastBists = BitFramingReg[2..0]
 80013e8:	2100      	movs	r1, #0
 80013ea:	200d      	movs	r0, #13
 80013ec:	f7ff fe3c 	bl	8001068 <Write_MFRC522>

    serNum[0] = PICC_ANTICOLL;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2293      	movs	r2, #147	@ 0x93
 80013f4:	701a      	strb	r2, [r3, #0]
    serNum[1] = 0x20;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	3301      	adds	r3, #1
 80013fa:	2220      	movs	r2, #32
 80013fc:	701a      	strb	r2, [r3, #0]
    status = MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 80013fe:	f107 0308 	add.w	r3, r7, #8
 8001402:	9300      	str	r3, [sp, #0]
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	2202      	movs	r2, #2
 8001408:	6879      	ldr	r1, [r7, #4]
 800140a:	200c      	movs	r0, #12
 800140c:	f7ff fef8 	bl	8001200 <MFRC522_ToCard>
 8001410:	4603      	mov	r3, r0
 8001412:	73fb      	strb	r3, [r7, #15]

    if (status == MI_OK)
 8001414:	7bfb      	ldrb	r3, [r7, #15]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d118      	bne.n	800144c <MFRC522_Anticoll+0x70>
	{
    	 //Check card serial number
		for (i=0; i<4; i++)
 800141a:	2300      	movs	r3, #0
 800141c:	73bb      	strb	r3, [r7, #14]
 800141e:	e009      	b.n	8001434 <MFRC522_Anticoll+0x58>
		{
		 	serNumCheck ^= serNum[i];
 8001420:	7bbb      	ldrb	r3, [r7, #14]
 8001422:	687a      	ldr	r2, [r7, #4]
 8001424:	4413      	add	r3, r2
 8001426:	781a      	ldrb	r2, [r3, #0]
 8001428:	7b7b      	ldrb	r3, [r7, #13]
 800142a:	4053      	eors	r3, r2
 800142c:	737b      	strb	r3, [r7, #13]
		for (i=0; i<4; i++)
 800142e:	7bbb      	ldrb	r3, [r7, #14]
 8001430:	3301      	adds	r3, #1
 8001432:	73bb      	strb	r3, [r7, #14]
 8001434:	7bbb      	ldrb	r3, [r7, #14]
 8001436:	2b03      	cmp	r3, #3
 8001438:	d9f2      	bls.n	8001420 <MFRC522_Anticoll+0x44>
		}
		if (serNumCheck != serNum[i])
 800143a:	7bbb      	ldrb	r3, [r7, #14]
 800143c:	687a      	ldr	r2, [r7, #4]
 800143e:	4413      	add	r3, r2
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	7b7a      	ldrb	r2, [r7, #13]
 8001444:	429a      	cmp	r2, r3
 8001446:	d001      	beq.n	800144c <MFRC522_Anticoll+0x70>
		{
			status = MI_ERR;
 8001448:	2302      	movs	r3, #2
 800144a:	73fb      	strb	r3, [r7, #15]
		}
    }

    return status;
 800144c:	7bfb      	ldrb	r3, [r7, #15]
}
 800144e:	4618      	mov	r0, r3
 8001450:	3710      	adds	r7, #16
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
	...

08001458 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b08e      	sub	sp, #56	@ 0x38
 800145c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800145e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001462:	2200      	movs	r2, #0
 8001464:	601a      	str	r2, [r3, #0]
 8001466:	605a      	str	r2, [r3, #4]
 8001468:	609a      	str	r2, [r3, #8]
 800146a:	60da      	str	r2, [r3, #12]
 800146c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800146e:	4b7f      	ldr	r3, [pc, #508]	@ (800166c <MX_GPIO_Init+0x214>)
 8001470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001472:	4a7e      	ldr	r2, [pc, #504]	@ (800166c <MX_GPIO_Init+0x214>)
 8001474:	f043 0310 	orr.w	r3, r3, #16
 8001478:	6313      	str	r3, [r2, #48]	@ 0x30
 800147a:	4b7c      	ldr	r3, [pc, #496]	@ (800166c <MX_GPIO_Init+0x214>)
 800147c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800147e:	f003 0310 	and.w	r3, r3, #16
 8001482:	623b      	str	r3, [r7, #32]
 8001484:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001486:	4b79      	ldr	r3, [pc, #484]	@ (800166c <MX_GPIO_Init+0x214>)
 8001488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800148a:	4a78      	ldr	r2, [pc, #480]	@ (800166c <MX_GPIO_Init+0x214>)
 800148c:	f043 0320 	orr.w	r3, r3, #32
 8001490:	6313      	str	r3, [r2, #48]	@ 0x30
 8001492:	4b76      	ldr	r3, [pc, #472]	@ (800166c <MX_GPIO_Init+0x214>)
 8001494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001496:	f003 0320 	and.w	r3, r3, #32
 800149a:	61fb      	str	r3, [r7, #28]
 800149c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800149e:	4b73      	ldr	r3, [pc, #460]	@ (800166c <MX_GPIO_Init+0x214>)
 80014a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014a2:	4a72      	ldr	r2, [pc, #456]	@ (800166c <MX_GPIO_Init+0x214>)
 80014a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014aa:	4b70      	ldr	r3, [pc, #448]	@ (800166c <MX_GPIO_Init+0x214>)
 80014ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014b2:	61bb      	str	r3, [r7, #24]
 80014b4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014b6:	4b6d      	ldr	r3, [pc, #436]	@ (800166c <MX_GPIO_Init+0x214>)
 80014b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ba:	4a6c      	ldr	r2, [pc, #432]	@ (800166c <MX_GPIO_Init+0x214>)
 80014bc:	f043 0304 	orr.w	r3, r3, #4
 80014c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014c2:	4b6a      	ldr	r3, [pc, #424]	@ (800166c <MX_GPIO_Init+0x214>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c6:	f003 0304 	and.w	r3, r3, #4
 80014ca:	617b      	str	r3, [r7, #20]
 80014cc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ce:	4b67      	ldr	r3, [pc, #412]	@ (800166c <MX_GPIO_Init+0x214>)
 80014d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d2:	4a66      	ldr	r2, [pc, #408]	@ (800166c <MX_GPIO_Init+0x214>)
 80014d4:	f043 0301 	orr.w	r3, r3, #1
 80014d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014da:	4b64      	ldr	r3, [pc, #400]	@ (800166c <MX_GPIO_Init+0x214>)
 80014dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014de:	f003 0301 	and.w	r3, r3, #1
 80014e2:	613b      	str	r3, [r7, #16]
 80014e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014e6:	4b61      	ldr	r3, [pc, #388]	@ (800166c <MX_GPIO_Init+0x214>)
 80014e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ea:	4a60      	ldr	r2, [pc, #384]	@ (800166c <MX_GPIO_Init+0x214>)
 80014ec:	f043 0302 	orr.w	r3, r3, #2
 80014f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014f2:	4b5e      	ldr	r3, [pc, #376]	@ (800166c <MX_GPIO_Init+0x214>)
 80014f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f6:	f003 0302 	and.w	r3, r3, #2
 80014fa:	60fb      	str	r3, [r7, #12]
 80014fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014fe:	4b5b      	ldr	r3, [pc, #364]	@ (800166c <MX_GPIO_Init+0x214>)
 8001500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001502:	4a5a      	ldr	r2, [pc, #360]	@ (800166c <MX_GPIO_Init+0x214>)
 8001504:	f043 0308 	orr.w	r3, r3, #8
 8001508:	6313      	str	r3, [r2, #48]	@ 0x30
 800150a:	4b58      	ldr	r3, [pc, #352]	@ (800166c <MX_GPIO_Init+0x214>)
 800150c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800150e:	f003 0308 	and.w	r3, r3, #8
 8001512:	60bb      	str	r3, [r7, #8]
 8001514:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001516:	4b55      	ldr	r3, [pc, #340]	@ (800166c <MX_GPIO_Init+0x214>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800151a:	4a54      	ldr	r2, [pc, #336]	@ (800166c <MX_GPIO_Init+0x214>)
 800151c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001520:	6313      	str	r3, [r2, #48]	@ 0x30
 8001522:	4b52      	ldr	r3, [pc, #328]	@ (800166c <MX_GPIO_Init+0x214>)
 8001524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001526:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800152a:	607b      	str	r3, [r7, #4]
 800152c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, T_CLK_Pin|T_MOSI_Pin|T_CS_Pin|GPIO_PIN_7
 800152e:	2200      	movs	r2, #0
 8001530:	f640 31e8 	movw	r1, #3048	@ 0xbe8
 8001534:	484e      	ldr	r0, [pc, #312]	@ (8001670 <MX_GPIO_Init+0x218>)
 8001536:	f002 f8bd 	bl	80036b4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_3|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 800153a:	2200      	movs	r2, #0
 800153c:	f247 0108 	movw	r1, #28680	@ 0x7008
 8001540:	484c      	ldr	r0, [pc, #304]	@ (8001674 <MX_GPIO_Init+0x21c>)
 8001542:	f002 f8b7 	bl	80036b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|GPIO_PIN_6|CS_Pin|DC_Pin
 8001546:	2200      	movs	r2, #0
 8001548:	f240 7144 	movw	r1, #1860	@ 0x744
 800154c:	484a      	ldr	r0, [pc, #296]	@ (8001678 <MX_GPIO_Init+0x220>)
 800154e:	f002 f8b1 	bl	80036b4 <HAL_GPIO_WritePin>
                          |RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8001552:	2200      	movs	r2, #0
 8001554:	2102      	movs	r1, #2
 8001556:	4849      	ldr	r0, [pc, #292]	@ (800167c <MX_GPIO_Init+0x224>)
 8001558:	f002 f8ac 	bl	80036b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 800155c:	2200      	movs	r2, #0
 800155e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001562:	4847      	ldr	r0, [pc, #284]	@ (8001680 <MX_GPIO_Init+0x228>)
 8001564:	f002 f8a6 	bl	80036b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : T_IRQ_Pin T_MISO_Pin */
  GPIO_InitStruct.Pin = T_IRQ_Pin|T_MISO_Pin;
 8001568:	2314      	movs	r3, #20
 800156a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800156c:	2300      	movs	r3, #0
 800156e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001570:	2300      	movs	r3, #0
 8001572:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001574:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001578:	4619      	mov	r1, r3
 800157a:	483d      	ldr	r0, [pc, #244]	@ (8001670 <MX_GPIO_Init+0x218>)
 800157c:	f001 fed6 	bl	800332c <HAL_GPIO_Init>

  /*Configure GPIO pins : T_CLK_Pin T_MOSI_Pin T_CS_Pin PE7
                           PE8 PE9 PE11 */
  GPIO_InitStruct.Pin = T_CLK_Pin|T_MOSI_Pin|T_CS_Pin|GPIO_PIN_7
 8001580:	f640 33e8 	movw	r3, #3048	@ 0xbe8
 8001584:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001586:	2301      	movs	r3, #1
 8001588:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158a:	2300      	movs	r3, #0
 800158c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800158e:	2300      	movs	r3, #0
 8001590:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001592:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001596:	4619      	mov	r1, r3
 8001598:	4835      	ldr	r0, [pc, #212]	@ (8001670 <MX_GPIO_Init+0x218>)
 800159a:	f001 fec7 	bl	800332c <HAL_GPIO_Init>

  /*Configure GPIO pins : PF3 PF12 PF13 PF14 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 800159e:	f247 0308 	movw	r3, #28680	@ 0x7008
 80015a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015a4:	2301      	movs	r3, #1
 80015a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a8:	2300      	movs	r3, #0
 80015aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ac:	2300      	movs	r3, #0
 80015ae:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80015b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015b4:	4619      	mov	r1, r3
 80015b6:	482f      	ldr	r0, [pc, #188]	@ (8001674 <MX_GPIO_Init+0x21c>)
 80015b8:	f001 feb8 	bl	800332c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC2 PC6 CS_Pin DC_Pin
                           RST_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6|CS_Pin|DC_Pin
 80015bc:	f240 7344 	movw	r3, #1860	@ 0x744
 80015c0:	627b      	str	r3, [r7, #36]	@ 0x24
                          |RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015c2:	2301      	movs	r3, #1
 80015c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c6:	2300      	movs	r3, #0
 80015c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ca:	2300      	movs	r3, #0
 80015cc:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015d2:	4619      	mov	r1, r3
 80015d4:	4828      	ldr	r0, [pc, #160]	@ (8001678 <MX_GPIO_Init+0x220>)
 80015d6:	f001 fea9 	bl	800332c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80015da:	2302      	movs	r3, #2
 80015dc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015de:	2301      	movs	r3, #1
 80015e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e2:	2300      	movs	r3, #0
 80015e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e6:	2300      	movs	r3, #0
 80015e8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015ee:	4619      	mov	r1, r3
 80015f0:	4822      	ldr	r0, [pc, #136]	@ (800167c <MX_GPIO_Init+0x224>)
 80015f2:	f001 fe9b 	bl	800332c <HAL_GPIO_Init>

  /*Configure GPIO pin : PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80015f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80015fa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015fc:	2300      	movs	r3, #0
 80015fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001600:	2301      	movs	r3, #1
 8001602:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001604:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001608:	4619      	mov	r1, r3
 800160a:	481a      	ldr	r0, [pc, #104]	@ (8001674 <MX_GPIO_Init+0x21c>)
 800160c:	f001 fe8e 	bl	800332c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001610:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001614:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001616:	2300      	movs	r3, #0
 8001618:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800161a:	2301      	movs	r3, #1
 800161c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800161e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001622:	4619      	mov	r1, r3
 8001624:	4812      	ldr	r0, [pc, #72]	@ (8001670 <MX_GPIO_Init+0x218>)
 8001626:	f001 fe81 	bl	800332c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800162a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800162e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001630:	2301      	movs	r3, #1
 8001632:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001634:	2300      	movs	r3, #0
 8001636:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001638:	2300      	movs	r3, #0
 800163a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800163c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001640:	4619      	mov	r1, r3
 8001642:	480f      	ldr	r0, [pc, #60]	@ (8001680 <MX_GPIO_Init+0x228>)
 8001644:	f001 fe72 	bl	800332c <HAL_GPIO_Init>

  /*Configure GPIO pins : PG9 PG14 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_14;
 8001648:	f44f 4384 	mov.w	r3, #16896	@ 0x4200
 800164c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800164e:	2300      	movs	r3, #0
 8001650:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001652:	2301      	movs	r3, #1
 8001654:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001656:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800165a:	4619      	mov	r1, r3
 800165c:	4809      	ldr	r0, [pc, #36]	@ (8001684 <MX_GPIO_Init+0x22c>)
 800165e:	f001 fe65 	bl	800332c <HAL_GPIO_Init>

}
 8001662:	bf00      	nop
 8001664:	3738      	adds	r7, #56	@ 0x38
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	40023800 	.word	0x40023800
 8001670:	40021000 	.word	0x40021000
 8001674:	40021400 	.word	0x40021400
 8001678:	40020800 	.word	0x40020800
 800167c:	40020400 	.word	0x40020400
 8001680:	40020c00 	.word	0x40020c00
 8001684:	40021800 	.word	0x40021800

08001688 <getKey>:
//	char cmd[100];
//	snprintf(cmd, sizeof(cmd), "AT+HTTPGET=\"%s/%s\"\r\n", URL, path);
//	HAL_UART_Transmit(&huart2, (uint8_t*)cmd, strlen(cmd), 100);
//}

char getKey(void) {
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
	for (int r = 0; r < ROWS; r++) {
 800168e:	2300      	movs	r3, #0
 8001690:	607b      	str	r3, [r7, #4]
 8001692:	e06e      	b.n	8001772 <getKey+0xea>
		HAL_GPIO_WritePin(rowPorts[r], rowPins[r], GPIO_PIN_RESET);
 8001694:	4a3b      	ldr	r2, [pc, #236]	@ (8001784 <getKey+0xfc>)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800169c:	4a3a      	ldr	r2, [pc, #232]	@ (8001788 <getKey+0x100>)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80016a4:	2200      	movs	r2, #0
 80016a6:	4619      	mov	r1, r3
 80016a8:	f002 f804 	bl	80036b4 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 80016ac:	2001      	movs	r0, #1
 80016ae:	f001 fbfd 	bl	8002eac <HAL_Delay>

		for (int c = 0; c < COLS; c++) {
 80016b2:	2300      	movs	r3, #0
 80016b4:	603b      	str	r3, [r7, #0]
 80016b6:	e04a      	b.n	800174e <getKey+0xc6>
			if (HAL_GPIO_ReadPin(colPorts[c], colPins[c]) == GPIO_PIN_RESET) {
 80016b8:	4a34      	ldr	r2, [pc, #208]	@ (800178c <getKey+0x104>)
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80016c0:	4933      	ldr	r1, [pc, #204]	@ (8001790 <getKey+0x108>)
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80016c8:	4619      	mov	r1, r3
 80016ca:	4610      	mov	r0, r2
 80016cc:	f001 ffda 	bl	8003684 <HAL_GPIO_ReadPin>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d138      	bne.n	8001748 <getKey+0xc0>
				HAL_Delay(30);
 80016d6:	201e      	movs	r0, #30
 80016d8:	f001 fbe8 	bl	8002eac <HAL_Delay>

				if (HAL_GPIO_ReadPin(colPorts[c], colPins[c]) == GPIO_PIN_RESET) {
 80016dc:	4a2b      	ldr	r2, [pc, #172]	@ (800178c <getKey+0x104>)
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80016e4:	492a      	ldr	r1, [pc, #168]	@ (8001790 <getKey+0x108>)
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80016ec:	4619      	mov	r1, r3
 80016ee:	4610      	mov	r0, r2
 80016f0:	f001 ffc8 	bl	8003684 <HAL_GPIO_ReadPin>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d126      	bne.n	8001748 <getKey+0xc0>
					while (HAL_GPIO_ReadPin(colPorts[c], colPins[c]) == GPIO_PIN_RESET) {
 80016fa:	e002      	b.n	8001702 <getKey+0x7a>
						HAL_Delay(10);
 80016fc:	200a      	movs	r0, #10
 80016fe:	f001 fbd5 	bl	8002eac <HAL_Delay>
					while (HAL_GPIO_ReadPin(colPorts[c], colPins[c]) == GPIO_PIN_RESET) {
 8001702:	4a22      	ldr	r2, [pc, #136]	@ (800178c <getKey+0x104>)
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800170a:	4921      	ldr	r1, [pc, #132]	@ (8001790 <getKey+0x108>)
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001712:	4619      	mov	r1, r3
 8001714:	4610      	mov	r0, r2
 8001716:	f001 ffb5 	bl	8003684 <HAL_GPIO_ReadPin>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d0ed      	beq.n	80016fc <getKey+0x74>
					}
					HAL_GPIO_WritePin(rowPorts[r], rowPins[r], GPIO_PIN_SET);
 8001720:	4a18      	ldr	r2, [pc, #96]	@ (8001784 <getKey+0xfc>)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001728:	4a17      	ldr	r2, [pc, #92]	@ (8001788 <getKey+0x100>)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001730:	2201      	movs	r2, #1
 8001732:	4619      	mov	r1, r3
 8001734:	f001 ffbe 	bl	80036b4 <HAL_GPIO_WritePin>

					return keys[r][c];
 8001738:	4a16      	ldr	r2, [pc, #88]	@ (8001794 <getKey+0x10c>)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	009b      	lsls	r3, r3, #2
 800173e:	441a      	add	r2, r3
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	4413      	add	r3, r2
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	e018      	b.n	800177a <getKey+0xf2>
		for (int c = 0; c < COLS; c++) {
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	3301      	adds	r3, #1
 800174c:	603b      	str	r3, [r7, #0]
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	2b03      	cmp	r3, #3
 8001752:	ddb1      	ble.n	80016b8 <getKey+0x30>
				}
			}
		}
		HAL_GPIO_WritePin(rowPorts[r], rowPins[r], GPIO_PIN_SET);
 8001754:	4a0b      	ldr	r2, [pc, #44]	@ (8001784 <getKey+0xfc>)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800175c:	4a0a      	ldr	r2, [pc, #40]	@ (8001788 <getKey+0x100>)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001764:	2201      	movs	r2, #1
 8001766:	4619      	mov	r1, r3
 8001768:	f001 ffa4 	bl	80036b4 <HAL_GPIO_WritePin>
	for (int r = 0; r < ROWS; r++) {
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	3301      	adds	r3, #1
 8001770:	607b      	str	r3, [r7, #4]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2b03      	cmp	r3, #3
 8001776:	dd8d      	ble.n	8001694 <getKey+0xc>
	}
	return 0;
 8001778:	2300      	movs	r3, #0
}
 800177a:	4618      	mov	r0, r3
 800177c:	3708      	adds	r7, #8
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	2000000c 	.word	0x2000000c
 8001788:	20000004 	.word	0x20000004
 800178c:	20000024 	.word	0x20000024
 8001790:	2000001c 	.word	0x2000001c
 8001794:	20000034 	.word	0x20000034

08001798 <is_uid_allowed>:

static bool is_uid_allowed(uint8_t *uid) {
 8001798:	b580      	push	{r7, lr}
 800179a:	b084      	sub	sp, #16
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
    for (size_t i = 0; i < allowed_count; ++i) {
 80017a0:	2300      	movs	r3, #0
 80017a2:	60fb      	str	r3, [r7, #12]
 80017a4:	e012      	b.n	80017cc <is_uid_allowed+0x34>
        if (memcmp(uid, allowed_uids[i], UID_LEN) == 0) return true;
 80017a6:	68fa      	ldr	r2, [r7, #12]
 80017a8:	4613      	mov	r3, r2
 80017aa:	009b      	lsls	r3, r3, #2
 80017ac:	4413      	add	r3, r2
 80017ae:	4a0c      	ldr	r2, [pc, #48]	@ (80017e0 <is_uid_allowed+0x48>)
 80017b0:	4413      	add	r3, r2
 80017b2:	2205      	movs	r2, #5
 80017b4:	4619      	mov	r1, r3
 80017b6:	6878      	ldr	r0, [r7, #4]
 80017b8:	f006 fcd8 	bl	800816c <memcmp>
 80017bc:	4603      	mov	r3, r0
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d101      	bne.n	80017c6 <is_uid_allowed+0x2e>
 80017c2:	2301      	movs	r3, #1
 80017c4:	e007      	b.n	80017d6 <is_uid_allowed+0x3e>
    for (size_t i = 0; i < allowed_count; ++i) {
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	3301      	adds	r3, #1
 80017ca:	60fb      	str	r3, [r7, #12]
 80017cc:	2202      	movs	r2, #2
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	4293      	cmp	r3, r2
 80017d2:	d3e8      	bcc.n	80017a6 <is_uid_allowed+0xe>
    }
    return false;
 80017d4:	2300      	movs	r3, #0
}
 80017d6:	4618      	mov	r0, r3
 80017d8:	3710      	adds	r7, #16
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	08008fc4 	.word	0x08008fc4

080017e4 <led_show_result>:

void led_show_result(uint8_t isPasswordCorrect) {
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b082      	sub	sp, #8
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	4603      	mov	r3, r0
 80017ec:	71fb      	strb	r3, [r7, #7]
	if (isPasswordCorrect) {
 80017ee:	79fb      	ldrb	r3, [r7, #7]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d00e      	beq.n	8001812 <led_show_result+0x2e>
		HAL_GPIO_WritePin(SIGNAL_PASS_PORT, SIGNAL_PASS_PIN, 1);
 80017f4:	2201      	movs	r2, #1
 80017f6:	2180      	movs	r1, #128	@ 0x80
 80017f8:	4810      	ldr	r0, [pc, #64]	@ (800183c <led_show_result+0x58>)
 80017fa:	f001 ff5b 	bl	80036b4 <HAL_GPIO_WritePin>
		HAL_Delay(3000);
 80017fe:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001802:	f001 fb53 	bl	8002eac <HAL_Delay>
		HAL_GPIO_WritePin(SIGNAL_PASS_PORT, SIGNAL_PASS_PIN, 0);
 8001806:	2200      	movs	r2, #0
 8001808:	2180      	movs	r1, #128	@ 0x80
 800180a:	480c      	ldr	r0, [pc, #48]	@ (800183c <led_show_result+0x58>)
 800180c:	f001 ff52 	bl	80036b4 <HAL_GPIO_WritePin>
	else {
		HAL_GPIO_WritePin(SIGNAL_FAIL_PORT, SIGNAL_FAIL_PIN, 1);
		HAL_Delay(3000);
		HAL_GPIO_WritePin(SIGNAL_FAIL_PORT, SIGNAL_FAIL_PIN, 0);
	}
}
 8001810:	e00f      	b.n	8001832 <led_show_result+0x4e>
		HAL_GPIO_WritePin(SIGNAL_FAIL_PORT, SIGNAL_FAIL_PIN, 1);
 8001812:	2201      	movs	r2, #1
 8001814:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001818:	4808      	ldr	r0, [pc, #32]	@ (800183c <led_show_result+0x58>)
 800181a:	f001 ff4b 	bl	80036b4 <HAL_GPIO_WritePin>
		HAL_Delay(3000);
 800181e:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001822:	f001 fb43 	bl	8002eac <HAL_Delay>
		HAL_GPIO_WritePin(SIGNAL_FAIL_PORT, SIGNAL_FAIL_PIN, 0);
 8001826:	2200      	movs	r2, #0
 8001828:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800182c:	4803      	ldr	r0, [pc, #12]	@ (800183c <led_show_result+0x58>)
 800182e:	f001 ff41 	bl	80036b4 <HAL_GPIO_WritePin>
}
 8001832:	bf00      	nop
 8001834:	3708      	adds	r7, #8
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	40021000 	.word	0x40021000

08001840 <uart_print>:

void uart_print(const char *s) {
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*)s, strlen(s), HAL_MAX_DELAY);
 8001848:	6878      	ldr	r0, [r7, #4]
 800184a:	f7fe fd03 	bl	8000254 <strlen>
 800184e:	4603      	mov	r3, r0
 8001850:	b29a      	uxth	r2, r3
 8001852:	f04f 33ff 	mov.w	r3, #4294967295
 8001856:	6879      	ldr	r1, [r7, #4]
 8001858:	4803      	ldr	r0, [pc, #12]	@ (8001868 <uart_print+0x28>)
 800185a:	f005 fbf3 	bl	8007044 <HAL_UART_Transmit>
}
 800185e:	bf00      	nop
 8001860:	3708      	adds	r7, #8
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	20000384 	.word	0x20000384

0800186c <Servo_Open>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//Servo functions
void Servo_Open(uint32_t delay) {
 800186c:	b580      	push	{r7, lr}
 800186e:	b082      	sub	sp, #8
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
    // Angle should be between 0 and 180
    // Pulse width min-max: 1ms (500) to 2ms (2600) for 0 to 180
	// Pulse width for this project: 600-2000
	// Best Delay for parameter is 190
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 2000);
 8001874:	4b05      	ldr	r3, [pc, #20]	@ (800188c <Servo_Open+0x20>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800187c:	639a      	str	r2, [r3, #56]	@ 0x38
    HAL_Delay(delay);
 800187e:	6878      	ldr	r0, [r7, #4]
 8001880:	f001 fb14 	bl	8002eac <HAL_Delay>
}
 8001884:	bf00      	nop
 8001886:	3708      	adds	r7, #8
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	20000264 	.word	0x20000264

08001890 <Servo_Close>:

void Servo_Close(uint32_t delay) {
 8001890:	b580      	push	{r7, lr}
 8001892:	b082      	sub	sp, #8
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
    // Angle should be between 0 and 180
    // Pulse width min-max: 1ms (500) to 2ms (2600) for 0 to 180
	// Pulse width for this project: 600-2000
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 600);
 8001898:	4b05      	ldr	r3, [pc, #20]	@ (80018b0 <Servo_Close+0x20>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f44f 7216 	mov.w	r2, #600	@ 0x258
 80018a0:	639a      	str	r2, [r3, #56]	@ 0x38
    HAL_Delay(delay);
 80018a2:	6878      	ldr	r0, [r7, #4]
 80018a4:	f001 fb02 	bl	8002eac <HAL_Delay>
}
 80018a8:	bf00      	nop
 80018aa:	3708      	adds	r7, #8
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	20000264 	.word	0x20000264
 80018b4:	00000000 	.word	0x00000000

080018b8 <HAL_TIM_IC_CaptureCallback>:

//Ultrasonic Callback function
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b082      	sub	sp, #8
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
    if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4) {
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	7f1b      	ldrb	r3, [r3, #28]
 80018c4:	2b08      	cmp	r3, #8
 80018c6:	f040 808e 	bne.w	80019e6 <HAL_TIM_IC_CaptureCallback+0x12e>
        if (Is_First_Captured == 0) {
 80018ca:	4b4b      	ldr	r3, [pc, #300]	@ (80019f8 <HAL_TIM_IC_CaptureCallback+0x140>)
 80018cc:	781b      	ldrb	r3, [r3, #0]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d11a      	bne.n	8001908 <HAL_TIM_IC_CaptureCallback+0x50>
            IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4);
 80018d2:	210c      	movs	r1, #12
 80018d4:	6878      	ldr	r0, [r7, #4]
 80018d6:	f004 fd6b 	bl	80063b0 <HAL_TIM_ReadCapturedValue>
 80018da:	4603      	mov	r3, r0
 80018dc:	4a47      	ldr	r2, [pc, #284]	@ (80019fc <HAL_TIM_IC_CaptureCallback+0x144>)
 80018de:	6013      	str	r3, [r2, #0]
            __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_4, TIM_INPUTCHANNELPOLARITY_FALLING);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	6a1a      	ldr	r2, [r3, #32]
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f422 4220 	bic.w	r2, r2, #40960	@ 0xa000
 80018ee:	621a      	str	r2, [r3, #32]
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	6a1a      	ldr	r2, [r3, #32]
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80018fe:	621a      	str	r2, [r3, #32]
            Is_First_Captured = 1;
 8001900:	4b3d      	ldr	r3, [pc, #244]	@ (80019f8 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001902:	2201      	movs	r2, #1
 8001904:	701a      	strb	r2, [r3, #0]
 8001906:	e03e      	b.n	8001986 <HAL_TIM_IC_CaptureCallback+0xce>
        } else {
            IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4);
 8001908:	210c      	movs	r1, #12
 800190a:	6878      	ldr	r0, [r7, #4]
 800190c:	f004 fd50 	bl	80063b0 <HAL_TIM_ReadCapturedValue>
 8001910:	4603      	mov	r3, r0
 8001912:	4a3b      	ldr	r2, [pc, #236]	@ (8001a00 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001914:	6013      	str	r3, [r2, #0]
            __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_4, TIM_INPUTCHANNELPOLARITY_RISING);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	6a1a      	ldr	r2, [r3, #32]
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f422 4220 	bic.w	r2, r2, #40960	@ 0xa000
 8001924:	621a      	str	r2, [r3, #32]
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681a      	ldr	r2, [r3, #0]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	6a12      	ldr	r2, [r2, #32]
 8001930:	621a      	str	r2, [r3, #32]
            Is_First_Captured = 0;
 8001932:	4b31      	ldr	r3, [pc, #196]	@ (80019f8 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001934:	2200      	movs	r2, #0
 8001936:	701a      	strb	r2, [r3, #0]

            if (IC_Val2 > IC_Val1)
 8001938:	4b31      	ldr	r3, [pc, #196]	@ (8001a00 <HAL_TIM_IC_CaptureCallback+0x148>)
 800193a:	681a      	ldr	r2, [r3, #0]
 800193c:	4b2f      	ldr	r3, [pc, #188]	@ (80019fc <HAL_TIM_IC_CaptureCallback+0x144>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	429a      	cmp	r2, r3
 8001942:	d907      	bls.n	8001954 <HAL_TIM_IC_CaptureCallback+0x9c>
                Difference = IC_Val2 - IC_Val1;
 8001944:	4b2e      	ldr	r3, [pc, #184]	@ (8001a00 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001946:	681a      	ldr	r2, [r3, #0]
 8001948:	4b2c      	ldr	r3, [pc, #176]	@ (80019fc <HAL_TIM_IC_CaptureCallback+0x144>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	4a2d      	ldr	r2, [pc, #180]	@ (8001a04 <HAL_TIM_IC_CaptureCallback+0x14c>)
 8001950:	6013      	str	r3, [r2, #0]
 8001952:	e009      	b.n	8001968 <HAL_TIM_IC_CaptureCallback+0xb0>
            else
                Difference = (0xFFFF - IC_Val1 + IC_Val2);
 8001954:	4b2a      	ldr	r3, [pc, #168]	@ (8001a00 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001956:	681a      	ldr	r2, [r3, #0]
 8001958:	4b28      	ldr	r3, [pc, #160]	@ (80019fc <HAL_TIM_IC_CaptureCallback+0x144>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	1ad2      	subs	r2, r2, r3
 800195e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001962:	4413      	add	r3, r2
 8001964:	4a27      	ldr	r2, [pc, #156]	@ (8001a04 <HAL_TIM_IC_CaptureCallback+0x14c>)
 8001966:	6013      	str	r3, [r2, #0]

            Distance = Difference / 58.0;
 8001968:	4b26      	ldr	r3, [pc, #152]	@ (8001a04 <HAL_TIM_IC_CaptureCallback+0x14c>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	ee07 3a90 	vmov	s15, r3
 8001970:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8001974:	ed9f 5b1e 	vldr	d5, [pc, #120]	@ 80019f0 <HAL_TIM_IC_CaptureCallback+0x138>
 8001978:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800197c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001980:	4b21      	ldr	r3, [pc, #132]	@ (8001a08 <HAL_TIM_IC_CaptureCallback+0x150>)
 8001982:	edc3 7a00 	vstr	s15, [r3]
        }

        //if distance is too close from ultrasonic then led on board turn on
        if(Distance >= 2.0 && Distance <= 3.5 ){
 8001986:	4b20      	ldr	r3, [pc, #128]	@ (8001a08 <HAL_TIM_IC_CaptureCallback+0x150>)
 8001988:	edd3 7a00 	vldr	s15, [r3]
 800198c:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001990:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001994:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001998:	db12      	blt.n	80019c0 <HAL_TIM_IC_CaptureCallback+0x108>
 800199a:	4b1b      	ldr	r3, [pc, #108]	@ (8001a08 <HAL_TIM_IC_CaptureCallback+0x150>)
 800199c:	edd3 7a00 	vldr	s15, [r3]
 80019a0:	eeb0 7a0c 	vmov.f32	s14, #12	@ 0x40600000  3.5
 80019a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ac:	d808      	bhi.n	80019c0 <HAL_TIM_IC_CaptureCallback+0x108>
        	//Door closed
        	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_3, GPIO_PIN_RESET);
 80019ae:	2200      	movs	r2, #0
 80019b0:	2108      	movs	r1, #8
 80019b2:	4816      	ldr	r0, [pc, #88]	@ (8001a0c <HAL_TIM_IC_CaptureCallback+0x154>)
 80019b4:	f001 fe7e 	bl	80036b4 <HAL_GPIO_WritePin>
        	isClose = 1;
 80019b8:	4b15      	ldr	r3, [pc, #84]	@ (8001a10 <HAL_TIM_IC_CaptureCallback+0x158>)
 80019ba:	2201      	movs	r2, #1
 80019bc:	701a      	strb	r2, [r3, #0]
        	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_3, GPIO_PIN_SET);
        	isClose = 0;
        }

    }
}
 80019be:	e012      	b.n	80019e6 <HAL_TIM_IC_CaptureCallback+0x12e>
        else if(Distance > 3.5){
 80019c0:	4b11      	ldr	r3, [pc, #68]	@ (8001a08 <HAL_TIM_IC_CaptureCallback+0x150>)
 80019c2:	edd3 7a00 	vldr	s15, [r3]
 80019c6:	eeb0 7a0c 	vmov.f32	s14, #12	@ 0x40600000  3.5
 80019ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019d2:	dc00      	bgt.n	80019d6 <HAL_TIM_IC_CaptureCallback+0x11e>
}
 80019d4:	e007      	b.n	80019e6 <HAL_TIM_IC_CaptureCallback+0x12e>
        	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_3, GPIO_PIN_SET);
 80019d6:	2201      	movs	r2, #1
 80019d8:	2108      	movs	r1, #8
 80019da:	480c      	ldr	r0, [pc, #48]	@ (8001a0c <HAL_TIM_IC_CaptureCallback+0x154>)
 80019dc:	f001 fe6a 	bl	80036b4 <HAL_GPIO_WritePin>
        	isClose = 0;
 80019e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001a10 <HAL_TIM_IC_CaptureCallback+0x158>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	701a      	strb	r2, [r3, #0]
}
 80019e6:	bf00      	nop
 80019e8:	3708      	adds	r7, #8
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	00000000 	.word	0x00000000
 80019f4:	404d0000 	.word	0x404d0000
 80019f8:	200000ec 	.word	0x200000ec
 80019fc:	200000e0 	.word	0x200000e0
 8001a00:	200000e4 	.word	0x200000e4
 8001a04:	200000e8 	.word	0x200000e8
 8001a08:	200000f0 	.word	0x200000f0
 8001a0c:	40021400 	.word	0x40021400
 8001a10:	2000004f 	.word	0x2000004f

08001a14 <pwdEnter>:

void pwdEnter(char* entered){
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b08c      	sub	sp, #48	@ 0x30
 8001a18:	af02      	add	r7, sp, #8
 8001a1a:	6078      	str	r0, [r7, #4]
	uint8_t censor = strlen(entered);
 8001a1c:	6878      	ldr	r0, [r7, #4]
 8001a1e:	f7fe fc19 	bl	8000254 <strlen>
 8001a22:	4603      	mov	r3, r0
 8001a24:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	char buffer[20];
	strcpy(buffer, entered);
 8001a28:	f107 030c 	add.w	r3, r7, #12
 8001a2c:	6879      	ldr	r1, [r7, #4]
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f006 fbe0 	bl	80081f4 <strcpy>
	for (int i = 0; buffer[i] != '\0'; i++){
 8001a34:	2300      	movs	r3, #0
 8001a36:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a38:	e008      	b.n	8001a4c <pwdEnter+0x38>
		buffer[i] = '*';
 8001a3a:	f107 020c 	add.w	r2, r7, #12
 8001a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a40:	4413      	add	r3, r2
 8001a42:	222a      	movs	r2, #42	@ 0x2a
 8001a44:	701a      	strb	r2, [r3, #0]
	for (int i = 0; buffer[i] != '\0'; i++){
 8001a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a48:	3301      	adds	r3, #1
 8001a4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a4c:	f107 020c 	add.w	r2, r7, #12
 8001a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a52:	4413      	add	r3, r2
 8001a54:	781b      	ldrb	r3, [r3, #0]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d1ef      	bne.n	8001a3a <pwdEnter+0x26>
	}
	ILI9341_Draw_Text("000000000000", 161-(12*6), 130, WHITE, 2 , WHITE);
 8001a5a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a5e:	9301      	str	r3, [sp, #4]
 8001a60:	2302      	movs	r3, #2
 8001a62:	9300      	str	r3, [sp, #0]
 8001a64:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a68:	2282      	movs	r2, #130	@ 0x82
 8001a6a:	2159      	movs	r1, #89	@ 0x59
 8001a6c:	480d      	ldr	r0, [pc, #52]	@ (8001aa4 <pwdEnter+0x90>)
 8001a6e:	f7fe fe7f 	bl	8000770 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(buffer, 161-(censor*6), 130, BLACK, 2, WHITE);
 8001a72:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001a76:	461a      	mov	r2, r3
 8001a78:	009b      	lsls	r3, r3, #2
 8001a7a:	1ad3      	subs	r3, r2, r3
 8001a7c:	005b      	lsls	r3, r3, #1
 8001a7e:	b2db      	uxtb	r3, r3
 8001a80:	3b5f      	subs	r3, #95	@ 0x5f
 8001a82:	b2d9      	uxtb	r1, r3
 8001a84:	f107 000c 	add.w	r0, r7, #12
 8001a88:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a8c:	9301      	str	r3, [sp, #4]
 8001a8e:	2302      	movs	r3, #2
 8001a90:	9300      	str	r3, [sp, #0]
 8001a92:	2300      	movs	r3, #0
 8001a94:	2282      	movs	r2, #130	@ 0x82
 8001a96:	f7fe fe6b 	bl	8000770 <ILI9341_Draw_Text>
}
 8001a9a:	bf00      	nop
 8001a9c:	3728      	adds	r7, #40	@ 0x28
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	08008ab0 	.word	0x08008ab0

08001aa8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001aa8:	b5b0      	push	{r4, r5, r7, lr}
 8001aaa:	b0aa      	sub	sp, #168	@ 0xa8
 8001aac:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001aae:	f000 fbc5 	bl	800223c <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ab2:	f001 f99e 	bl	8002df2 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ab6:	f000 fb1b 	bl	80020f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001aba:	f7ff fccd 	bl	8001458 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001abe:	f000 fbef 	bl	80022a0 <MX_SPI1_Init>
  MX_USART3_UART_Init();
 8001ac2:	f001 f893 	bl	8002bec <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8001ac6:	f000 fe05 	bl	80026d4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001aca:	f000 fe9d 	bl	8002808 <MX_TIM3_Init>
  MX_TIM1_Init();
 8001ace:	f000 fdad 	bl	800262c <MX_TIM1_Init>
  MX_TIM4_Init();
 8001ad2:	f000 ff11 	bl	80028f8 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 8001ad6:	f001 f859 	bl	8002b8c <MX_USART2_UART_Init>
  MX_SPI5_Init();
 8001ada:	f000 fc1f 	bl	800231c <MX_SPI5_Init>
  /* USER CODE BEGIN 2 */
  MFRC522_Init();
 8001ade:	f7ff fb61 	bl	80011a4 <MFRC522_Init>
//  for (int i = 0; i < ROWS; i++) {
//	  ESP_ConnectWifi();
//	  HAL_Delay(500);
//  }

  HAL_TIM_Base_Start_IT(&htim4);
 8001ae2:	48aa      	ldr	r0, [pc, #680]	@ (8001d8c <main+0x2e4>)
 8001ae4:	f003 fd2c 	bl	8005540 <HAL_TIM_Base_Start_IT>

  for (int i = 0; i < ROWS; i++) {
 8001ae8:	2300      	movs	r3, #0
 8001aea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001aee:	e012      	b.n	8001b16 <main+0x6e>
	  HAL_GPIO_WritePin(rowPorts[i], rowPins[i], 1);
 8001af0:	4aa7      	ldr	r2, [pc, #668]	@ (8001d90 <main+0x2e8>)
 8001af2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001af6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001afa:	4aa6      	ldr	r2, [pc, #664]	@ (8001d94 <main+0x2ec>)
 8001afc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001b00:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001b04:	2201      	movs	r2, #1
 8001b06:	4619      	mov	r1, r3
 8001b08:	f001 fdd4 	bl	80036b4 <HAL_GPIO_WritePin>
  for (int i = 0; i < ROWS; i++) {
 8001b0c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001b10:	3301      	adds	r3, #1
 8001b12:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001b16:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001b1a:	2b03      	cmp	r3, #3
 8001b1c:	dde8      	ble.n	8001af0 <main+0x48>
  }

  char entered[MAX_PASSWORD_LEN + 1];
  char buffer[64];
  uint8_t idx = 0;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
  memset(entered, 0, sizeof(entered));
 8001b24:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8001b28:	220b      	movs	r2, #11
 8001b2a:	2100      	movs	r1, #0
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f006 fb2d 	bl	800818c <memset>

  uart_print("System Ready.\r\nPress A = Keypad | Press B = RFID\r\n");
 8001b32:	4899      	ldr	r0, [pc, #612]	@ (8001d98 <main+0x2f0>)
 8001b34:	f7ff fe84 	bl	8001840 <uart_print>

  //Servo Ultrasonic PWM/Timer Start
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001b38:	2104      	movs	r1, #4
 8001b3a:	4898      	ldr	r0, [pc, #608]	@ (8001d9c <main+0x2f4>)
 8001b3c:	f003 fe0a 	bl	8005754 <HAL_TIM_PWM_Start>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_4);
 8001b40:	210c      	movs	r1, #12
 8001b42:	4897      	ldr	r0, [pc, #604]	@ (8001da0 <main+0x2f8>)
 8001b44:	f003 ff62 	bl	8005a0c <HAL_TIM_IC_Start_IT>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001b48:	2100      	movs	r1, #0
 8001b4a:	4895      	ldr	r0, [pc, #596]	@ (8001da0 <main+0x2f8>)
 8001b4c:	f003 fe02 	bl	8005754 <HAL_TIM_PWM_Start>

  ILI9341_Init();
 8001b50:	f7fe ff6c 	bl	8000a2c <ILI9341_Init>
  ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 8001b54:	2001      	movs	r0, #1
 8001b56:	f7fe ff0b 	bl	8000970 <ILI9341_Set_Rotation>
  ILI9341_Fill_Screen(BLACK);
 8001b5a:	2000      	movs	r0, #0
 8001b5c:	f7ff f912 	bl	8000d84 <ILI9341_Fill_Screen>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(isClose == 0){
 8001b60:	4b90      	ldr	r3, [pc, #576]	@ (8001da4 <main+0x2fc>)
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d13a      	bne.n	8001bde <main+0x136>
		  if(prev_state != isClose){
//			  ESP_HttpGet("info/door_is_opened\r\n");
		  }
		  if(isPass == 1){
 8001b68:	4b8f      	ldr	r3, [pc, #572]	@ (8001da8 <main+0x300>)
 8001b6a:	781b      	ldrb	r3, [r3, #0]
 8001b6c:	2b01      	cmp	r3, #1
 8001b6e:	d109      	bne.n	8001b84 <main+0xdc>
			  //If Timer still counts then stop
			  HAL_TIM_Base_Stop_IT(&htim1);
 8001b70:	488e      	ldr	r0, [pc, #568]	@ (8001dac <main+0x304>)
 8001b72:	f003 fd5d 	bl	8005630 <HAL_TIM_Base_Stop_IT>
			  count = 0;
 8001b76:	4b8e      	ldr	r3, [pc, #568]	@ (8001db0 <main+0x308>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	601a      	str	r2, [r3, #0]
			  //Reset Access when door is opened
			  isPass = 0;
 8001b7c:	4b8a      	ldr	r3, [pc, #552]	@ (8001da8 <main+0x300>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	701a      	strb	r2, [r3, #0]
 8001b82:	e073      	b.n	8001c6c <main+0x1c4>
		  }
		  else{
			  //If Door is opened for some sec then buzzer alert
			  if(count == 0){
 8001b84:	4b8a      	ldr	r3, [pc, #552]	@ (8001db0 <main+0x308>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d103      	bne.n	8001b94 <main+0xec>
				  HAL_TIM_Base_Start_IT(&htim1);
 8001b8c:	4887      	ldr	r0, [pc, #540]	@ (8001dac <main+0x304>)
 8001b8e:	f003 fcd7 	bl	8005540 <HAL_TIM_Base_Start_IT>
 8001b92:	e06b      	b.n	8001c6c <main+0x1c4>
			  }
			  //count 100 = 1s
			  else if(count >= 1500 && count < 2000){
 8001b94:	4b86      	ldr	r3, [pc, #536]	@ (8001db0 <main+0x308>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f240 52db 	movw	r2, #1499	@ 0x5db
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d90a      	bls.n	8001bb6 <main+0x10e>
 8001ba0:	4b83      	ldr	r3, [pc, #524]	@ (8001db0 <main+0x308>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001ba8:	d205      	bcs.n	8001bb6 <main+0x10e>
				  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8001baa:	2201      	movs	r2, #1
 8001bac:	2140      	movs	r1, #64	@ 0x40
 8001bae:	4881      	ldr	r0, [pc, #516]	@ (8001db4 <main+0x30c>)
 8001bb0:	f001 fd80 	bl	80036b4 <HAL_GPIO_WritePin>
 8001bb4:	e05a      	b.n	8001c6c <main+0x1c4>
			  }
			  else if(count >= 2000){
 8001bb6:	4b7e      	ldr	r3, [pc, #504]	@ (8001db0 <main+0x308>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001bbe:	d355      	bcc.n	8001c6c <main+0x1c4>
				  uart_print("Door still open. Buzzer closed\r\n");
 8001bc0:	487d      	ldr	r0, [pc, #500]	@ (8001db8 <main+0x310>)
 8001bc2:	f7ff fe3d 	bl	8001840 <uart_print>
//				  ESP_HttpGet("alert/door_still_open\r\n");
				  HAL_TIM_Base_Stop_IT(&htim1);
 8001bc6:	4879      	ldr	r0, [pc, #484]	@ (8001dac <main+0x304>)
 8001bc8:	f003 fd32 	bl	8005630 <HAL_TIM_Base_Stop_IT>
				  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8001bcc:	2200      	movs	r2, #0
 8001bce:	2140      	movs	r1, #64	@ 0x40
 8001bd0:	4878      	ldr	r0, [pc, #480]	@ (8001db4 <main+0x30c>)
 8001bd2:	f001 fd6f 	bl	80036b4 <HAL_GPIO_WritePin>
				  count = 200;
 8001bd6:	4b76      	ldr	r3, [pc, #472]	@ (8001db0 <main+0x308>)
 8001bd8:	22c8      	movs	r2, #200	@ 0xc8
 8001bda:	601a      	str	r2, [r3, #0]
 8001bdc:	e046      	b.n	8001c6c <main+0x1c4>
	  }
	  else {
		  if(prev_state != isClose){
//			  ESP_HttpGet("info/door_is_closed\r\n");
		  }
		  if(isPass == 0){
 8001bde:	4b72      	ldr	r3, [pc, #456]	@ (8001da8 <main+0x300>)
 8001be0:	781b      	ldrb	r3, [r3, #0]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d11d      	bne.n	8001c22 <main+0x17a>
//			  if(wifi_connect_interval == 0){
////				  ESP_ConnectWifi();
//			  }
//			  wifi_connect_interval++;
//			  wifi_connect_interval %= 10;
			  Servo_Close(190);
 8001be6:	20be      	movs	r0, #190	@ 0xbe
 8001be8:	f7ff fe52 	bl	8001890 <Servo_Close>
			  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8001bec:	2200      	movs	r2, #0
 8001bee:	2140      	movs	r1, #64	@ 0x40
 8001bf0:	4870      	ldr	r0, [pc, #448]	@ (8001db4 <main+0x30c>)
 8001bf2:	f001 fd5f 	bl	80036b4 <HAL_GPIO_WritePin>
			  HAL_TIM_Base_Stop_IT(&htim1);
 8001bf6:	486d      	ldr	r0, [pc, #436]	@ (8001dac <main+0x304>)
 8001bf8:	f003 fd1a 	bl	8005630 <HAL_TIM_Base_Stop_IT>
			  count = 0;
 8001bfc:	4b6c      	ldr	r3, [pc, #432]	@ (8001db0 <main+0x308>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	601a      	str	r2, [r3, #0]
//			  screen = 0;
			  if(prev_state != isClose) {
 8001c02:	4b6e      	ldr	r3, [pc, #440]	@ (8001dbc <main+0x314>)
 8001c04:	781a      	ldrb	r2, [r3, #0]
 8001c06:	4b67      	ldr	r3, [pc, #412]	@ (8001da4 <main+0x2fc>)
 8001c08:	781b      	ldrb	r3, [r3, #0]
 8001c0a:	429a      	cmp	r2, r3
 8001c0c:	d02e      	beq.n	8001c6c <main+0x1c4>
				  system_mode = SELECT_MODE;
 8001c0e:	4b6c      	ldr	r3, [pc, #432]	@ (8001dc0 <main+0x318>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	701a      	strb	r2, [r3, #0]
				  screen = 0;
 8001c14:	4b6b      	ldr	r3, [pc, #428]	@ (8001dc4 <main+0x31c>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	701a      	strb	r2, [r3, #0]
				  uart_print("Press A = Keypad | Press B = RFID\r\n");
 8001c1a:	486b      	ldr	r0, [pc, #428]	@ (8001dc8 <main+0x320>)
 8001c1c:	f7ff fe10 	bl	8001840 <uart_print>
 8001c20:	e024      	b.n	8001c6c <main+0x1c4>
			  }
		  }
		  else{
			  Servo_Open(190);
 8001c22:	20be      	movs	r0, #190	@ 0xbe
 8001c24:	f7ff fe22 	bl	800186c <Servo_Open>
			  //Start Timer to see if user not open door then close again
			  if(count == 0){
 8001c28:	4b61      	ldr	r3, [pc, #388]	@ (8001db0 <main+0x308>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d103      	bne.n	8001c38 <main+0x190>
				 HAL_TIM_Base_Start_IT(&htim1);
 8001c30:	485e      	ldr	r0, [pc, #376]	@ (8001dac <main+0x304>)
 8001c32:	f003 fc85 	bl	8005540 <HAL_TIM_Base_Start_IT>
 8001c36:	e019      	b.n	8001c6c <main+0x1c4>
			  }
			  //count 100 = 1s
			  else if(count >= 800){
 8001c38:	4b5d      	ldr	r3, [pc, #372]	@ (8001db0 <main+0x308>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8001c40:	d314      	bcc.n	8001c6c <main+0x1c4>
//				  ESP_HttpGet("info/unlock_but_door_is_closing\r\n");
				  uart_print("User didn't open the door, revoke access.\r\n");
 8001c42:	4862      	ldr	r0, [pc, #392]	@ (8001dcc <main+0x324>)
 8001c44:	f7ff fdfc 	bl	8001840 <uart_print>
				  HAL_TIM_Base_Stop_IT(&htim1);
 8001c48:	4858      	ldr	r0, [pc, #352]	@ (8001dac <main+0x304>)
 8001c4a:	f003 fcf1 	bl	8005630 <HAL_TIM_Base_Stop_IT>
				  Servo_Close(190);
 8001c4e:	20be      	movs	r0, #190	@ 0xbe
 8001c50:	f7ff fe1e 	bl	8001890 <Servo_Close>
				  isPass = 0;
 8001c54:	4b54      	ldr	r3, [pc, #336]	@ (8001da8 <main+0x300>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	701a      	strb	r2, [r3, #0]
				  count = 200;
 8001c5a:	4b55      	ldr	r3, [pc, #340]	@ (8001db0 <main+0x308>)
 8001c5c:	22c8      	movs	r2, #200	@ 0xc8
 8001c5e:	601a      	str	r2, [r3, #0]
				  screen = 0;
 8001c60:	4b58      	ldr	r3, [pc, #352]	@ (8001dc4 <main+0x31c>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	701a      	strb	r2, [r3, #0]
				  system_mode = SELECT_MODE;
 8001c66:	4b56      	ldr	r3, [pc, #344]	@ (8001dc0 <main+0x318>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	701a      	strb	r2, [r3, #0]
			  }
		  }
	  }
	  prev_state = isClose;
 8001c6c:	4b4d      	ldr	r3, [pc, #308]	@ (8001da4 <main+0x2fc>)
 8001c6e:	781a      	ldrb	r2, [r3, #0]
 8001c70:	4b52      	ldr	r3, [pc, #328]	@ (8001dbc <main+0x314>)
 8001c72:	701a      	strb	r2, [r3, #0]

	  char key;

	  if(!is_locked){
 8001c74:	4b56      	ldr	r3, [pc, #344]	@ (8001dd0 <main+0x328>)
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	f083 0301 	eor.w	r3, r3, #1
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d004      	beq.n	8001c8c <main+0x1e4>
		  key = getKey();
 8001c82:	f7ff fd01 	bl	8001688 <getKey>
 8001c86:	4603      	mov	r3, r0
 8001c88:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
	  }

	  if (system_mode == SELECT_MODE) {
 8001c8c:	4b4c      	ldr	r3, [pc, #304]	@ (8001dc0 <main+0x318>)
 8001c8e:	781b      	ldrb	r3, [r3, #0]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d11c      	bne.n	8001cce <main+0x226>
		  if (key == 'A') {
 8001c94:	f897 3092 	ldrb.w	r3, [r7, #146]	@ 0x92
 8001c98:	2b41      	cmp	r3, #65	@ 0x41
 8001c9a:	d109      	bne.n	8001cb0 <main+0x208>
			  system_mode = KEYPAD_MODE;
 8001c9c:	4b48      	ldr	r3, [pc, #288]	@ (8001dc0 <main+0x318>)
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	701a      	strb	r2, [r3, #0]
			  uart_print("Keypad Mode Selected.\r\n");
 8001ca2:	484c      	ldr	r0, [pc, #304]	@ (8001dd4 <main+0x32c>)
 8001ca4:	f7ff fdcc 	bl	8001840 <uart_print>
			  screen = 1;
 8001ca8:	4b46      	ldr	r3, [pc, #280]	@ (8001dc4 <main+0x31c>)
 8001caa:	2201      	movs	r2, #1
 8001cac:	701a      	strb	r2, [r3, #0]
		  else if (key == 'B') {
			  system_mode = RFID_MODE;
			  uart_print("RFID Mode Selected.\r\n");
			  screen = 6;
		  }
		  continue;
 8001cae:	e1eb      	b.n	8002088 <main+0x5e0>
		  else if (key == 'B') {
 8001cb0:	f897 3092 	ldrb.w	r3, [r7, #146]	@ 0x92
 8001cb4:	2b42      	cmp	r3, #66	@ 0x42
 8001cb6:	f040 81e7 	bne.w	8002088 <main+0x5e0>
			  system_mode = RFID_MODE;
 8001cba:	4b41      	ldr	r3, [pc, #260]	@ (8001dc0 <main+0x318>)
 8001cbc:	2202      	movs	r2, #2
 8001cbe:	701a      	strb	r2, [r3, #0]
			  uart_print("RFID Mode Selected.\r\n");
 8001cc0:	4845      	ldr	r0, [pc, #276]	@ (8001dd8 <main+0x330>)
 8001cc2:	f7ff fdbd 	bl	8001840 <uart_print>
			  screen = 6;
 8001cc6:	4b3f      	ldr	r3, [pc, #252]	@ (8001dc4 <main+0x31c>)
 8001cc8:	2206      	movs	r2, #6
 8001cca:	701a      	strb	r2, [r3, #0]
		  continue;
 8001ccc:	e1dc      	b.n	8002088 <main+0x5e0>
	  }

	  if(key == 'D') {
 8001cce:	f897 3092 	ldrb.w	r3, [r7, #146]	@ 0x92
 8001cd2:	2b44      	cmp	r3, #68	@ 0x44
 8001cd4:	d108      	bne.n	8001ce8 <main+0x240>
		  system_mode = SELECT_MODE;
 8001cd6:	4b3a      	ldr	r3, [pc, #232]	@ (8001dc0 <main+0x318>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	701a      	strb	r2, [r3, #0]
		  uart_print("Press A = Keypad | Press B = RFID\r\n");
 8001cdc:	483a      	ldr	r0, [pc, #232]	@ (8001dc8 <main+0x320>)
 8001cde:	f7ff fdaf 	bl	8001840 <uart_print>
		  screen = 0;
 8001ce2:	4b38      	ldr	r3, [pc, #224]	@ (8001dc4 <main+0x31c>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	701a      	strb	r2, [r3, #0]
	  }

	  if (system_mode == KEYPAD_MODE && !is_locked && key) {
 8001ce8:	4b35      	ldr	r3, [pc, #212]	@ (8001dc0 <main+0x318>)
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	2b01      	cmp	r3, #1
 8001cee:	f040 8154 	bne.w	8001f9a <main+0x4f2>
 8001cf2:	4b37      	ldr	r3, [pc, #220]	@ (8001dd0 <main+0x328>)
 8001cf4:	781b      	ldrb	r3, [r3, #0]
 8001cf6:	f083 0301 	eor.w	r3, r3, #1
 8001cfa:	b2db      	uxtb	r3, r3
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	f000 814c 	beq.w	8001f9a <main+0x4f2>
 8001d02:	f897 3092 	ldrb.w	r3, [r7, #146]	@ 0x92
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	f000 8147 	beq.w	8001f9a <main+0x4f2>
				  if (key >= '0' && key <= '9') {
 8001d0c:	f897 3092 	ldrb.w	r3, [r7, #146]	@ 0x92
 8001d10:	2b2f      	cmp	r3, #47	@ 0x2f
 8001d12:	d967      	bls.n	8001de4 <main+0x33c>
 8001d14:	f897 3092 	ldrb.w	r3, [r7, #146]	@ 0x92
 8001d18:	2b39      	cmp	r3, #57	@ 0x39
 8001d1a:	d863      	bhi.n	8001de4 <main+0x33c>
					  if (idx < MAX_PASSWORD_LEN) {
 8001d1c:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8001d20:	2b09      	cmp	r3, #9
 8001d22:	d824      	bhi.n	8001d6e <main+0x2c6>
						  entered[idx++] = key;
 8001d24:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8001d28:	1c5a      	adds	r2, r3, #1
 8001d2a:	f887 2093 	strb.w	r2, [r7, #147]	@ 0x93
 8001d2e:	3398      	adds	r3, #152	@ 0x98
 8001d30:	443b      	add	r3, r7
 8001d32:	f897 2092 	ldrb.w	r2, [r7, #146]	@ 0x92
 8001d36:	f803 2c14 	strb.w	r2, [r3, #-20]
						  entered[idx] = '\0';
 8001d3a:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8001d3e:	3398      	adds	r3, #152	@ 0x98
 8001d40:	443b      	add	r3, r7
 8001d42:	2200      	movs	r2, #0
 8001d44:	f803 2c14 	strb.w	r2, [r3, #-20]
						  sprintf(buffer, "%c", key);
 8001d48:	f897 2092 	ldrb.w	r2, [r7, #146]	@ 0x92
 8001d4c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001d50:	4922      	ldr	r1, [pc, #136]	@ (8001ddc <main+0x334>)
 8001d52:	4618      	mov	r0, r3
 8001d54:	f006 f9e8 	bl	8008128 <siprintf>
						  uart_print(buffer);
 8001d58:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f7ff fd6f 	bl	8001840 <uart_print>
						  pwdEnter(entered);
 8001d62:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8001d66:	4618      	mov	r0, r3
 8001d68:	f7ff fe54 	bl	8001a14 <pwdEnter>
					  if (idx < MAX_PASSWORD_LEN) {
 8001d6c:	e114      	b.n	8001f98 <main+0x4f0>
					  }
					  else {
						  uart_print("Password can be up to 10 characters.\r\n");
 8001d6e:	481c      	ldr	r0, [pc, #112]	@ (8001de0 <main+0x338>)
 8001d70:	f7ff fd66 	bl	8001840 <uart_print>
						  memset(entered, 0, sizeof(entered));
 8001d74:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8001d78:	220b      	movs	r2, #11
 8001d7a:	2100      	movs	r1, #0
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f006 fa05 	bl	800818c <memset>
						  idx = 0;
 8001d82:	2300      	movs	r3, #0
 8001d84:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
					  if (idx < MAX_PASSWORD_LEN) {
 8001d88:	e106      	b.n	8001f98 <main+0x4f0>
 8001d8a:	bf00      	nop
 8001d8c:	200002b0 	.word	0x200002b0
 8001d90:	2000000c 	.word	0x2000000c
 8001d94:	20000004 	.word	0x20000004
 8001d98:	08008b3c 	.word	0x08008b3c
 8001d9c:	20000264 	.word	0x20000264
 8001da0:	20000218 	.word	0x20000218
 8001da4:	2000004f 	.word	0x2000004f
 8001da8:	200000f4 	.word	0x200000f4
 8001dac:	200001cc 	.word	0x200001cc
 8001db0:	200000f8 	.word	0x200000f8
 8001db4:	40020800 	.word	0x40020800
 8001db8:	08008b70 	.word	0x08008b70
 8001dbc:	200000f5 	.word	0x200000f5
 8001dc0:	200000d7 	.word	0x200000d7
 8001dc4:	200000fc 	.word	0x200000fc
 8001dc8:	08008b94 	.word	0x08008b94
 8001dcc:	08008bb8 	.word	0x08008bb8
 8001dd0:	200000d9 	.word	0x200000d9
 8001dd4:	08008be4 	.word	0x08008be4
 8001dd8:	08008bfc 	.word	0x08008bfc
 8001ddc:	08008c14 	.word	0x08008c14
 8001de0:	08008c18 	.word	0x08008c18
					  }
				  }
				  else if (key == '#') {
 8001de4:	f897 3092 	ldrb.w	r3, [r7, #146]	@ 0x92
 8001de8:	2b23      	cmp	r3, #35	@ 0x23
 8001dea:	f040 8091 	bne.w	8001f10 <main+0x468>
					  entered[idx] = '\0';
 8001dee:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8001df2:	3398      	adds	r3, #152	@ 0x98
 8001df4:	443b      	add	r3, r7
 8001df6:	2200      	movs	r2, #0
 8001df8:	f803 2c14 	strb.w	r2, [r3, #-20]

					  if (keypad_mode == NORMAL) {
 8001dfc:	4ba4      	ldr	r3, [pc, #656]	@ (8002090 <main+0x5e8>)
 8001dfe:	781b      	ldrb	r3, [r3, #0]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d140      	bne.n	8001e86 <main+0x3de>
						  if (strcmp(entered, correctPassword) == 0) {
 8001e04:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8001e08:	49a2      	ldr	r1, [pc, #648]	@ (8002094 <main+0x5ec>)
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f7fe fa18 	bl	8000240 <strcmp>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d10f      	bne.n	8001e36 <main+0x38e>
//							  ESP_HttpGet("info/password_correct\r\n");
							  uart_print("Password Correct\r\n");
 8001e16:	48a0      	ldr	r0, [pc, #640]	@ (8002098 <main+0x5f0>)
 8001e18:	f7ff fd12 	bl	8001840 <uart_print>
							  isPass = 1;
 8001e1c:	4b9f      	ldr	r3, [pc, #636]	@ (800209c <main+0x5f4>)
 8001e1e:	2201      	movs	r2, #1
 8001e20:	701a      	strb	r2, [r3, #0]
							  led_show_result(1);
 8001e22:	2001      	movs	r0, #1
 8001e24:	f7ff fcde 	bl	80017e4 <led_show_result>
							  screen = 3;
 8001e28:	4b9d      	ldr	r3, [pc, #628]	@ (80020a0 <main+0x5f8>)
 8001e2a:	2203      	movs	r2, #3
 8001e2c:	701a      	strb	r2, [r3, #0]
							  pwdEnter("");
 8001e2e:	489d      	ldr	r0, [pc, #628]	@ (80020a4 <main+0x5fc>)
 8001e30:	f7ff fdf0 	bl	8001a14 <pwdEnter>
 8001e34:	e061      	b.n	8001efa <main+0x452>
						  }
						  else {
//							  ESP_HttpGet("warning/password_fail\r\n");
							  uart_print("Password Fail\r\n");
 8001e36:	489c      	ldr	r0, [pc, #624]	@ (80020a8 <main+0x600>)
 8001e38:	f7ff fd02 	bl	8001840 <uart_print>
							  isPass = 0;
 8001e3c:	4b97      	ldr	r3, [pc, #604]	@ (800209c <main+0x5f4>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	701a      	strb	r2, [r3, #0]
							  led_show_result(0);
 8001e42:	2000      	movs	r0, #0
 8001e44:	f7ff fcce 	bl	80017e4 <led_show_result>
							  screen = 4;
 8001e48:	4b95      	ldr	r3, [pc, #596]	@ (80020a0 <main+0x5f8>)
 8001e4a:	2204      	movs	r2, #4
 8001e4c:	701a      	strb	r2, [r3, #0]
							  pwdEnter("");
 8001e4e:	4895      	ldr	r0, [pc, #596]	@ (80020a4 <main+0x5fc>)
 8001e50:	f7ff fde0 	bl	8001a14 <pwdEnter>
							  fail_count++;
 8001e54:	4b95      	ldr	r3, [pc, #596]	@ (80020ac <main+0x604>)
 8001e56:	781b      	ldrb	r3, [r3, #0]
 8001e58:	3301      	adds	r3, #1
 8001e5a:	b2da      	uxtb	r2, r3
 8001e5c:	4b93      	ldr	r3, [pc, #588]	@ (80020ac <main+0x604>)
 8001e5e:	701a      	strb	r2, [r3, #0]
							  if (fail_count >= 3) {
 8001e60:	4b92      	ldr	r3, [pc, #584]	@ (80020ac <main+0x604>)
 8001e62:	781b      	ldrb	r3, [r3, #0]
 8001e64:	2b02      	cmp	r3, #2
 8001e66:	d948      	bls.n	8001efa <main+0x452>
								  screen = 5;
 8001e68:	4b8d      	ldr	r3, [pc, #564]	@ (80020a0 <main+0x5f8>)
 8001e6a:	2205      	movs	r2, #5
 8001e6c:	701a      	strb	r2, [r3, #0]
								  is_locked = true;
 8001e6e:	4b90      	ldr	r3, [pc, #576]	@ (80020b0 <main+0x608>)
 8001e70:	2201      	movs	r2, #1
 8001e72:	701a      	strb	r2, [r3, #0]
								  lock_start_time = HAL_GetTick();
 8001e74:	f001 f80e 	bl	8002e94 <HAL_GetTick>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	4a8e      	ldr	r2, [pc, #568]	@ (80020b4 <main+0x60c>)
 8001e7c:	6013      	str	r3, [r2, #0]
//								  ESP_HttpGet("alert/door_lock\r\n");
								  uart_print("Too many failed attempts! System locked for 10 seconds.\r\n");
 8001e7e:	488e      	ldr	r0, [pc, #568]	@ (80020b8 <main+0x610>)
 8001e80:	f7ff fcde 	bl	8001840 <uart_print>
 8001e84:	e039      	b.n	8001efa <main+0x452>
							  }
						  }
					  }
					  else if (keypad_mode == VALIDATE_OLD_PASSWORD) {
 8001e86:	4b82      	ldr	r3, [pc, #520]	@ (8002090 <main+0x5e8>)
 8001e88:	781b      	ldrb	r3, [r3, #0]
 8001e8a:	2b01      	cmp	r3, #1
 8001e8c:	d11f      	bne.n	8001ece <main+0x426>
						  if (strcmp(entered, correctPassword) == 0) {
 8001e8e:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8001e92:	4980      	ldr	r1, [pc, #512]	@ (8002094 <main+0x5ec>)
 8001e94:	4618      	mov	r0, r3
 8001e96:	f7fe f9d3 	bl	8000240 <strcmp>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d10c      	bne.n	8001eba <main+0x412>
							uart_print("Old password correct. \r\nEnter new password");
 8001ea0:	4886      	ldr	r0, [pc, #536]	@ (80020bc <main+0x614>)
 8001ea2:	f7ff fccd 	bl	8001840 <uart_print>
							keypad_mode = CHANGE_NEW_PASSWORD;
 8001ea6:	4b7a      	ldr	r3, [pc, #488]	@ (8002090 <main+0x5e8>)
 8001ea8:	2202      	movs	r2, #2
 8001eaa:	701a      	strb	r2, [r3, #0]
							screen = 2;
 8001eac:	4b7c      	ldr	r3, [pc, #496]	@ (80020a0 <main+0x5f8>)
 8001eae:	2202      	movs	r2, #2
 8001eb0:	701a      	strb	r2, [r3, #0]
							pwdEnter("");
 8001eb2:	487c      	ldr	r0, [pc, #496]	@ (80020a4 <main+0x5fc>)
 8001eb4:	f7ff fdae 	bl	8001a14 <pwdEnter>
 8001eb8:	e01f      	b.n	8001efa <main+0x452>
						  }
						  else {
//							ESP_HttpGet("warning/invalid_password_change\r\n");
							uart_print("\r\nWrong old password.\r\n");
 8001eba:	4881      	ldr	r0, [pc, #516]	@ (80020c0 <main+0x618>)
 8001ebc:	f7ff fcc0 	bl	8001840 <uart_print>
//							keypad_mode = NORMAL;
							screen = 4;
 8001ec0:	4b77      	ldr	r3, [pc, #476]	@ (80020a0 <main+0x5f8>)
 8001ec2:	2204      	movs	r2, #4
 8001ec4:	701a      	strb	r2, [r3, #0]
							pwdEnter("");
 8001ec6:	4877      	ldr	r0, [pc, #476]	@ (80020a4 <main+0x5fc>)
 8001ec8:	f7ff fda4 	bl	8001a14 <pwdEnter>
 8001ecc:	e015      	b.n	8001efa <main+0x452>
						  }
					  }
					  else if (keypad_mode == CHANGE_NEW_PASSWORD) {
 8001ece:	4b70      	ldr	r3, [pc, #448]	@ (8002090 <main+0x5e8>)
 8001ed0:	781b      	ldrb	r3, [r3, #0]
 8001ed2:	2b02      	cmp	r3, #2
 8001ed4:	d111      	bne.n	8001efa <main+0x452>
						  strcpy(correctPassword, entered);
 8001ed6:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8001eda:	4619      	mov	r1, r3
 8001edc:	486d      	ldr	r0, [pc, #436]	@ (8002094 <main+0x5ec>)
 8001ede:	f006 f989 	bl	80081f4 <strcpy>
//						  ESP_HttpGet("info/password_changed\r\n");
						  uart_print("Password changed !!!\r\n");
 8001ee2:	4878      	ldr	r0, [pc, #480]	@ (80020c4 <main+0x61c>)
 8001ee4:	f7ff fcac 	bl	8001840 <uart_print>
						  keypad_mode = NORMAL;
 8001ee8:	4b69      	ldr	r3, [pc, #420]	@ (8002090 <main+0x5e8>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	701a      	strb	r2, [r3, #0]
						  screen = 1;
 8001eee:	4b6c      	ldr	r3, [pc, #432]	@ (80020a0 <main+0x5f8>)
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	701a      	strb	r2, [r3, #0]
						  pwdEnter("");
 8001ef4:	486b      	ldr	r0, [pc, #428]	@ (80020a4 <main+0x5fc>)
 8001ef6:	f7ff fd8d 	bl	8001a14 <pwdEnter>
					  }

					  idx = 0;
 8001efa:	2300      	movs	r3, #0
 8001efc:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
					  memset(entered, 0, sizeof(entered));
 8001f00:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8001f04:	220b      	movs	r2, #11
 8001f06:	2100      	movs	r1, #0
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f006 f93f 	bl	800818c <memset>
				  if (key >= '0' && key <= '9') {
 8001f0e:	e0bd      	b.n	800208c <main+0x5e4>
				  }
				  else if (key == '*') {
 8001f10:	f897 3092 	ldrb.w	r3, [r7, #146]	@ 0x92
 8001f14:	2b2a      	cmp	r3, #42	@ 0x2a
 8001f16:	d119      	bne.n	8001f4c <main+0x4a4>
					  if (idx > 0) {
 8001f18:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	f000 80b5 	beq.w	800208c <main+0x5e4>
						  idx--;
 8001f22:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8001f26:	3b01      	subs	r3, #1
 8001f28:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
						  entered[idx] = '\0';
 8001f2c:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8001f30:	3398      	adds	r3, #152	@ 0x98
 8001f32:	443b      	add	r3, r7
 8001f34:	2200      	movs	r2, #0
 8001f36:	f803 2c14 	strb.w	r2, [r3, #-20]
						  uart_print("\b \b");
 8001f3a:	4863      	ldr	r0, [pc, #396]	@ (80020c8 <main+0x620>)
 8001f3c:	f7ff fc80 	bl	8001840 <uart_print>
						  pwdEnter(entered);
 8001f40:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8001f44:	4618      	mov	r0, r3
 8001f46:	f7ff fd65 	bl	8001a14 <pwdEnter>
				  if (key >= '0' && key <= '9') {
 8001f4a:	e09f      	b.n	800208c <main+0x5e4>
					  }
				  }
				  else if (key == 'C') {
 8001f4c:	f897 3092 	ldrb.w	r3, [r7, #146]	@ 0x92
 8001f50:	2b43      	cmp	r3, #67	@ 0x43
 8001f52:	d113      	bne.n	8001f7c <main+0x4d4>
					  uart_print("Enter old password to change");
 8001f54:	485d      	ldr	r0, [pc, #372]	@ (80020cc <main+0x624>)
 8001f56:	f7ff fc73 	bl	8001840 <uart_print>

					  keypad_mode = VALIDATE_OLD_PASSWORD;
 8001f5a:	4b4d      	ldr	r3, [pc, #308]	@ (8002090 <main+0x5e8>)
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	701a      	strb	r2, [r3, #0]
					  screen = 7;
 8001f60:	4b4f      	ldr	r3, [pc, #316]	@ (80020a0 <main+0x5f8>)
 8001f62:	2207      	movs	r2, #7
 8001f64:	701a      	strb	r2, [r3, #0]
					  idx = 0;
 8001f66:	2300      	movs	r3, #0
 8001f68:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
					  memset(entered, 0, sizeof(entered));
 8001f6c:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8001f70:	220b      	movs	r2, #11
 8001f72:	2100      	movs	r1, #0
 8001f74:	4618      	mov	r0, r3
 8001f76:	f006 f909 	bl	800818c <memset>
				  if (key >= '0' && key <= '9') {
 8001f7a:	e087      	b.n	800208c <main+0x5e4>
				  }
				  else {
					  sprintf(buffer, "Ignored: %c\r\n", key);
 8001f7c:	f897 2092 	ldrb.w	r2, [r7, #146]	@ 0x92
 8001f80:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001f84:	4952      	ldr	r1, [pc, #328]	@ (80020d0 <main+0x628>)
 8001f86:	4618      	mov	r0, r3
 8001f88:	f006 f8ce 	bl	8008128 <siprintf>
					  uart_print(buffer);
 8001f8c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001f90:	4618      	mov	r0, r3
 8001f92:	f7ff fc55 	bl	8001840 <uart_print>
				  if (key >= '0' && key <= '9') {
 8001f96:	e079      	b.n	800208c <main+0x5e4>
 8001f98:	e078      	b.n	800208c <main+0x5e4>
				  }
	  }

	  else if(system_mode == RFID_MODE && !is_locked){
 8001f9a:	4b4e      	ldr	r3, [pc, #312]	@ (80020d4 <main+0x62c>)
 8001f9c:	781b      	ldrb	r3, [r3, #0]
 8001f9e:	2b02      	cmp	r3, #2
 8001fa0:	f47f adde 	bne.w	8001b60 <main+0xb8>
 8001fa4:	4b42      	ldr	r3, [pc, #264]	@ (80020b0 <main+0x608>)
 8001fa6:	781b      	ldrb	r3, [r3, #0]
 8001fa8:	f083 0301 	eor.w	r3, r3, #1
 8001fac:	b2db      	uxtb	r3, r3
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	f43f add6 	beq.w	8001b60 <main+0xb8>
			  status = MFRC522_Request(PICC_REQIDL, tagType);
 8001fb4:	4948      	ldr	r1, [pc, #288]	@ (80020d8 <main+0x630>)
 8001fb6:	2026      	movs	r0, #38	@ 0x26
 8001fb8:	f7ff f9eb 	bl	8001392 <MFRC522_Request>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	461a      	mov	r2, r3
 8001fc0:	4b46      	ldr	r3, [pc, #280]	@ (80020dc <main+0x634>)
 8001fc2:	701a      	strb	r2, [r3, #0]

			  if (status != MI_OK) {
 8001fc4:	4b45      	ldr	r3, [pc, #276]	@ (80020dc <main+0x634>)
 8001fc6:	781b      	ldrb	r3, [r3, #0]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d003      	beq.n	8001fd4 <main+0x52c>
				  HAL_Delay(100);
 8001fcc:	2064      	movs	r0, #100	@ 0x64
 8001fce:	f000 ff6d 	bl	8002eac <HAL_Delay>
				  continue;
 8001fd2:	e05c      	b.n	800208e <main+0x5e6>
			  }

			  status = MFRC522_Anticoll(uid);
 8001fd4:	4842      	ldr	r0, [pc, #264]	@ (80020e0 <main+0x638>)
 8001fd6:	f7ff fa01 	bl	80013dc <MFRC522_Anticoll>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	461a      	mov	r2, r3
 8001fde:	4b3f      	ldr	r3, [pc, #252]	@ (80020dc <main+0x634>)
 8001fe0:	701a      	strb	r2, [r3, #0]
			  if (status != MI_OK) {
 8001fe2:	4b3e      	ldr	r3, [pc, #248]	@ (80020dc <main+0x634>)
 8001fe4:	781b      	ldrb	r3, [r3, #0]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d003      	beq.n	8001ff2 <main+0x54a>
				  HAL_Delay(100);
 8001fea:	2064      	movs	r0, #100	@ 0x64
 8001fec:	f000 ff5e 	bl	8002eac <HAL_Delay>
				  continue;
 8001ff0:	e04d      	b.n	800208e <main+0x5e6>
			  }

			  char buffer[64];
			  sprintf(buffer, "UID: %d %d %d %d %d\r\n", uid[0], uid[1], uid[2], uid[3], uid[4]);
 8001ff2:	4b3b      	ldr	r3, [pc, #236]	@ (80020e0 <main+0x638>)
 8001ff4:	781b      	ldrb	r3, [r3, #0]
 8001ff6:	461c      	mov	r4, r3
 8001ff8:	4b39      	ldr	r3, [pc, #228]	@ (80020e0 <main+0x638>)
 8001ffa:	785b      	ldrb	r3, [r3, #1]
 8001ffc:	461d      	mov	r5, r3
 8001ffe:	4b38      	ldr	r3, [pc, #224]	@ (80020e0 <main+0x638>)
 8002000:	789b      	ldrb	r3, [r3, #2]
 8002002:	461a      	mov	r2, r3
 8002004:	4b36      	ldr	r3, [pc, #216]	@ (80020e0 <main+0x638>)
 8002006:	78db      	ldrb	r3, [r3, #3]
 8002008:	4619      	mov	r1, r3
 800200a:	4b35      	ldr	r3, [pc, #212]	@ (80020e0 <main+0x638>)
 800200c:	791b      	ldrb	r3, [r3, #4]
 800200e:	1d38      	adds	r0, r7, #4
 8002010:	9302      	str	r3, [sp, #8]
 8002012:	9101      	str	r1, [sp, #4]
 8002014:	9200      	str	r2, [sp, #0]
 8002016:	462b      	mov	r3, r5
 8002018:	4622      	mov	r2, r4
 800201a:	4932      	ldr	r1, [pc, #200]	@ (80020e4 <main+0x63c>)
 800201c:	f006 f884 	bl	8008128 <siprintf>
			  uart_print(buffer);
 8002020:	1d3b      	adds	r3, r7, #4
 8002022:	4618      	mov	r0, r3
 8002024:	f7ff fc0c 	bl	8001840 <uart_print>

			  if (is_uid_allowed(uid)) {
 8002028:	482d      	ldr	r0, [pc, #180]	@ (80020e0 <main+0x638>)
 800202a:	f7ff fbb5 	bl	8001798 <is_uid_allowed>
 800202e:	4603      	mov	r3, r0
 8002030:	2b00      	cmp	r3, #0
 8002032:	d009      	beq.n	8002048 <main+0x5a0>
//				  ESP_HttpGet("info/rfid_pass\r\n");
				  uart_print("Pass\r\n");
 8002034:	482c      	ldr	r0, [pc, #176]	@ (80020e8 <main+0x640>)
 8002036:	f7ff fc03 	bl	8001840 <uart_print>
				  isPass = 1;
 800203a:	4b18      	ldr	r3, [pc, #96]	@ (800209c <main+0x5f4>)
 800203c:	2201      	movs	r2, #1
 800203e:	701a      	strb	r2, [r3, #0]
				  led_show_result(1);
 8002040:	2001      	movs	r0, #1
 8002042:	f7ff fbcf 	bl	80017e4 <led_show_result>
 8002046:	e58b      	b.n	8001b60 <main+0xb8>
//				  screen = 3;
			  }
			  else {
//				  ESP_HttpGet("warning/rfid_fail\r\n");
				  uart_print("Fail\r\n");
 8002048:	4828      	ldr	r0, [pc, #160]	@ (80020ec <main+0x644>)
 800204a:	f7ff fbf9 	bl	8001840 <uart_print>
				  isPass = 0;
 800204e:	4b13      	ldr	r3, [pc, #76]	@ (800209c <main+0x5f4>)
 8002050:	2200      	movs	r2, #0
 8002052:	701a      	strb	r2, [r3, #0]
				  led_show_result(0);
 8002054:	2000      	movs	r0, #0
 8002056:	f7ff fbc5 	bl	80017e4 <led_show_result>
//				  screen = 4;
				  fail_count++;
 800205a:	4b14      	ldr	r3, [pc, #80]	@ (80020ac <main+0x604>)
 800205c:	781b      	ldrb	r3, [r3, #0]
 800205e:	3301      	adds	r3, #1
 8002060:	b2da      	uxtb	r2, r3
 8002062:	4b12      	ldr	r3, [pc, #72]	@ (80020ac <main+0x604>)
 8002064:	701a      	strb	r2, [r3, #0]
				  if (fail_count >= 3) {
 8002066:	4b11      	ldr	r3, [pc, #68]	@ (80020ac <main+0x604>)
 8002068:	781b      	ldrb	r3, [r3, #0]
 800206a:	2b02      	cmp	r3, #2
 800206c:	f67f ad78 	bls.w	8001b60 <main+0xb8>
					  is_locked = true;
 8002070:	4b0f      	ldr	r3, [pc, #60]	@ (80020b0 <main+0x608>)
 8002072:	2201      	movs	r2, #1
 8002074:	701a      	strb	r2, [r3, #0]
					  lock_start_time = HAL_GetTick();
 8002076:	f000 ff0d 	bl	8002e94 <HAL_GetTick>
 800207a:	4603      	mov	r3, r0
 800207c:	4a0d      	ldr	r2, [pc, #52]	@ (80020b4 <main+0x60c>)
 800207e:	6013      	str	r3, [r2, #0]
//					  ESP_HttpGet("alert/door_lock\r\n");
					  uart_print("Too many failed attempts! System locked for 10 seconds.\r\n");
 8002080:	480d      	ldr	r0, [pc, #52]	@ (80020b8 <main+0x610>)
 8002082:	f7ff fbdd 	bl	8001840 <uart_print>
 8002086:	e56b      	b.n	8001b60 <main+0xb8>
		  continue;
 8002088:	bf00      	nop
 800208a:	e569      	b.n	8001b60 <main+0xb8>
				  if (key >= '0' && key <= '9') {
 800208c:	bf00      	nop
  {
 800208e:	e567      	b.n	8001b60 <main+0xb8>
 8002090:	200000c8 	.word	0x200000c8
 8002094:	20000044 	.word	0x20000044
 8002098:	08008c40 	.word	0x08008c40
 800209c:	200000f4 	.word	0x200000f4
 80020a0:	200000fc 	.word	0x200000fc
 80020a4:	08008c54 	.word	0x08008c54
 80020a8:	08008c58 	.word	0x08008c58
 80020ac:	200000d8 	.word	0x200000d8
 80020b0:	200000d9 	.word	0x200000d9
 80020b4:	200000dc 	.word	0x200000dc
 80020b8:	08008c68 	.word	0x08008c68
 80020bc:	08008ca4 	.word	0x08008ca4
 80020c0:	08008cd0 	.word	0x08008cd0
 80020c4:	08008ce8 	.word	0x08008ce8
 80020c8:	08008d00 	.word	0x08008d00
 80020cc:	08008d04 	.word	0x08008d04
 80020d0:	08008d24 	.word	0x08008d24
 80020d4:	200000d7 	.word	0x200000d7
 80020d8:	200000d4 	.word	0x200000d4
 80020dc:	200000d6 	.word	0x200000d6
 80020e0:	200000cc 	.word	0x200000cc
 80020e4:	08008d34 	.word	0x08008d34
 80020e8:	08008d4c 	.word	0x08008d4c
 80020ec:	08008d54 	.word	0x08008d54

080020f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b094      	sub	sp, #80	@ 0x50
 80020f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020f6:	f107 031c 	add.w	r3, r7, #28
 80020fa:	2234      	movs	r2, #52	@ 0x34
 80020fc:	2100      	movs	r1, #0
 80020fe:	4618      	mov	r0, r3
 8002100:	f006 f844 	bl	800818c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002104:	f107 0308 	add.w	r3, r7, #8
 8002108:	2200      	movs	r2, #0
 800210a:	601a      	str	r2, [r3, #0]
 800210c:	605a      	str	r2, [r3, #4]
 800210e:	609a      	str	r2, [r3, #8]
 8002110:	60da      	str	r2, [r3, #12]
 8002112:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002114:	4b2b      	ldr	r3, [pc, #172]	@ (80021c4 <SystemClock_Config+0xd4>)
 8002116:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002118:	4a2a      	ldr	r2, [pc, #168]	@ (80021c4 <SystemClock_Config+0xd4>)
 800211a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800211e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002120:	4b28      	ldr	r3, [pc, #160]	@ (80021c4 <SystemClock_Config+0xd4>)
 8002122:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002124:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002128:	607b      	str	r3, [r7, #4]
 800212a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800212c:	4b26      	ldr	r3, [pc, #152]	@ (80021c8 <SystemClock_Config+0xd8>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a25      	ldr	r2, [pc, #148]	@ (80021c8 <SystemClock_Config+0xd8>)
 8002132:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002136:	6013      	str	r3, [r2, #0]
 8002138:	4b23      	ldr	r3, [pc, #140]	@ (80021c8 <SystemClock_Config+0xd8>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002140:	603b      	str	r3, [r7, #0]
 8002142:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002144:	2302      	movs	r3, #2
 8002146:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002148:	2301      	movs	r3, #1
 800214a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800214c:	2310      	movs	r3, #16
 800214e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002150:	2302      	movs	r3, #2
 8002152:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002154:	2300      	movs	r3, #0
 8002156:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002158:	2308      	movs	r3, #8
 800215a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 800215c:	23d8      	movs	r3, #216	@ 0xd8
 800215e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002160:	2302      	movs	r3, #2
 8002162:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002164:	2302      	movs	r3, #2
 8002166:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002168:	2302      	movs	r3, #2
 800216a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800216c:	f107 031c 	add.w	r3, r7, #28
 8002170:	4618      	mov	r0, r3
 8002172:	f001 fb09 	bl	8003788 <HAL_RCC_OscConfig>
 8002176:	4603      	mov	r3, r0
 8002178:	2b00      	cmp	r3, #0
 800217a:	d001      	beq.n	8002180 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800217c:	f000 f88a 	bl	8002294 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002180:	f001 fab2 	bl	80036e8 <HAL_PWREx_EnableOverDrive>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d001      	beq.n	800218e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800218a:	f000 f883 	bl	8002294 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800218e:	230f      	movs	r3, #15
 8002190:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002192:	2302      	movs	r3, #2
 8002194:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002196:	2300      	movs	r3, #0
 8002198:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800219a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800219e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80021a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021a4:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80021a6:	f107 0308 	add.w	r3, r7, #8
 80021aa:	2107      	movs	r1, #7
 80021ac:	4618      	mov	r0, r3
 80021ae:	f001 fd99 	bl	8003ce4 <HAL_RCC_ClockConfig>
 80021b2:	4603      	mov	r3, r0
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d001      	beq.n	80021bc <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80021b8:	f000 f86c 	bl	8002294 <Error_Handler>
  }
}
 80021bc:	bf00      	nop
 80021be:	3750      	adds	r7, #80	@ 0x50
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	40023800 	.word	0x40023800
 80021c8:	40007000 	.word	0x40007000

080021cc <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM4) {
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a11      	ldr	r2, [pc, #68]	@ (8002220 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d11c      	bne.n	8002218 <HAL_TIM_PeriodElapsedCallback+0x4c>

        if (is_locked) {
 80021de:	4b11      	ldr	r3, [pc, #68]	@ (8002224 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80021e0:	781b      	ldrb	r3, [r3, #0]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d018      	beq.n	8002218 <HAL_TIM_PeriodElapsedCallback+0x4c>
            //  LED 
            if (HAL_GetTick() - lock_start_time >= 10000) {
 80021e6:	f000 fe55 	bl	8002e94 <HAL_GetTick>
 80021ea:	4602      	mov	r2, r0
 80021ec:	4b0e      	ldr	r3, [pc, #56]	@ (8002228 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	1ad3      	subs	r3, r2, r3
 80021f2:	f242 720f 	movw	r2, #9999	@ 0x270f
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d90e      	bls.n	8002218 <HAL_TIM_PeriodElapsedCallback+0x4c>
                is_locked = false;
 80021fa:	4b0a      	ldr	r3, [pc, #40]	@ (8002224 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	701a      	strb	r2, [r3, #0]
                fail_count = 0;
 8002200:	4b0a      	ldr	r3, [pc, #40]	@ (800222c <HAL_TIM_PeriodElapsedCallback+0x60>)
 8002202:	2200      	movs	r2, #0
 8002204:	701a      	strb	r2, [r3, #0]
                uart_print("System unlocked. You may try again.\r\n");
 8002206:	480a      	ldr	r0, [pc, #40]	@ (8002230 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8002208:	f7ff fb1a 	bl	8001840 <uart_print>
                system_mode = SELECT_MODE;
 800220c:	4b09      	ldr	r3, [pc, #36]	@ (8002234 <HAL_TIM_PeriodElapsedCallback+0x68>)
 800220e:	2200      	movs	r2, #0
 8002210:	701a      	strb	r2, [r3, #0]
                screen = 0;
 8002212:	4b09      	ldr	r3, [pc, #36]	@ (8002238 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8002214:	2200      	movs	r2, #0
 8002216:	701a      	strb	r2, [r3, #0]
            }
        }
    }
}
 8002218:	bf00      	nop
 800221a:	3708      	adds	r7, #8
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}
 8002220:	40000800 	.word	0x40000800
 8002224:	200000d9 	.word	0x200000d9
 8002228:	200000dc 	.word	0x200000dc
 800222c:	200000d8 	.word	0x200000d8
 8002230:	08008d5c 	.word	0x08008d5c
 8002234:	200000d7 	.word	0x200000d7
 8002238:	200000fc 	.word	0x200000fc

0800223c <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b084      	sub	sp, #16
 8002240:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8002242:	463b      	mov	r3, r7
 8002244:	2200      	movs	r2, #0
 8002246:	601a      	str	r2, [r3, #0]
 8002248:	605a      	str	r2, [r3, #4]
 800224a:	609a      	str	r2, [r3, #8]
 800224c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800224e:	f000 ff63 	bl	8003118 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8002252:	2301      	movs	r3, #1
 8002254:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8002256:	2300      	movs	r3, #0
 8002258:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800225a:	2300      	movs	r3, #0
 800225c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800225e:	231f      	movs	r3, #31
 8002260:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8002262:	2387      	movs	r3, #135	@ 0x87
 8002264:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8002266:	2300      	movs	r3, #0
 8002268:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800226a:	2300      	movs	r3, #0
 800226c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800226e:	2301      	movs	r3, #1
 8002270:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8002272:	2301      	movs	r3, #1
 8002274:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8002276:	2300      	movs	r3, #0
 8002278:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800227a:	2300      	movs	r3, #0
 800227c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800227e:	463b      	mov	r3, r7
 8002280:	4618      	mov	r0, r3
 8002282:	f000 ff81 	bl	8003188 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8002286:	2004      	movs	r0, #4
 8002288:	f000 ff5e 	bl	8003148 <HAL_MPU_Enable>

}
 800228c:	bf00      	nop
 800228e:	3710      	adds	r7, #16
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}

08002294 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002294:	b480      	push	{r7}
 8002296:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002298:	b672      	cpsid	i
}
 800229a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800229c:	bf00      	nop
 800229e:	e7fd      	b.n	800229c <Error_Handler+0x8>

080022a0 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi5;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80022a4:	4b1b      	ldr	r3, [pc, #108]	@ (8002314 <MX_SPI1_Init+0x74>)
 80022a6:	4a1c      	ldr	r2, [pc, #112]	@ (8002318 <MX_SPI1_Init+0x78>)
 80022a8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80022aa:	4b1a      	ldr	r3, [pc, #104]	@ (8002314 <MX_SPI1_Init+0x74>)
 80022ac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80022b0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80022b2:	4b18      	ldr	r3, [pc, #96]	@ (8002314 <MX_SPI1_Init+0x74>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80022b8:	4b16      	ldr	r3, [pc, #88]	@ (8002314 <MX_SPI1_Init+0x74>)
 80022ba:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80022be:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80022c0:	4b14      	ldr	r3, [pc, #80]	@ (8002314 <MX_SPI1_Init+0x74>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80022c6:	4b13      	ldr	r3, [pc, #76]	@ (8002314 <MX_SPI1_Init+0x74>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80022cc:	4b11      	ldr	r3, [pc, #68]	@ (8002314 <MX_SPI1_Init+0x74>)
 80022ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80022d2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80022d4:	4b0f      	ldr	r3, [pc, #60]	@ (8002314 <MX_SPI1_Init+0x74>)
 80022d6:	2218      	movs	r2, #24
 80022d8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80022da:	4b0e      	ldr	r3, [pc, #56]	@ (8002314 <MX_SPI1_Init+0x74>)
 80022dc:	2200      	movs	r2, #0
 80022de:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80022e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002314 <MX_SPI1_Init+0x74>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002314 <MX_SPI1_Init+0x74>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80022ec:	4b09      	ldr	r3, [pc, #36]	@ (8002314 <MX_SPI1_Init+0x74>)
 80022ee:	2207      	movs	r2, #7
 80022f0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80022f2:	4b08      	ldr	r3, [pc, #32]	@ (8002314 <MX_SPI1_Init+0x74>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80022f8:	4b06      	ldr	r3, [pc, #24]	@ (8002314 <MX_SPI1_Init+0x74>)
 80022fa:	2208      	movs	r2, #8
 80022fc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80022fe:	4805      	ldr	r0, [pc, #20]	@ (8002314 <MX_SPI1_Init+0x74>)
 8002300:	f002 fafe 	bl	8004900 <HAL_SPI_Init>
 8002304:	4603      	mov	r3, r0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d001      	beq.n	800230e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800230a:	f7ff ffc3 	bl	8002294 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800230e:	bf00      	nop
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	20000100 	.word	0x20000100
 8002318:	40013000 	.word	0x40013000

0800231c <MX_SPI5_Init>:
/* SPI5 init function */
void MX_SPI5_Init(void)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 8002320:	4b1b      	ldr	r3, [pc, #108]	@ (8002390 <MX_SPI5_Init+0x74>)
 8002322:	4a1c      	ldr	r2, [pc, #112]	@ (8002394 <MX_SPI5_Init+0x78>)
 8002324:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8002326:	4b1a      	ldr	r3, [pc, #104]	@ (8002390 <MX_SPI5_Init+0x74>)
 8002328:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800232c:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 800232e:	4b18      	ldr	r3, [pc, #96]	@ (8002390 <MX_SPI5_Init+0x74>)
 8002330:	2200      	movs	r2, #0
 8002332:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8002334:	4b16      	ldr	r3, [pc, #88]	@ (8002390 <MX_SPI5_Init+0x74>)
 8002336:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800233a:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 800233c:	4b14      	ldr	r3, [pc, #80]	@ (8002390 <MX_SPI5_Init+0x74>)
 800233e:	2200      	movs	r2, #0
 8002340:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002342:	4b13      	ldr	r3, [pc, #76]	@ (8002390 <MX_SPI5_Init+0x74>)
 8002344:	2200      	movs	r2, #0
 8002346:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8002348:	4b11      	ldr	r3, [pc, #68]	@ (8002390 <MX_SPI5_Init+0x74>)
 800234a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800234e:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002350:	4b0f      	ldr	r3, [pc, #60]	@ (8002390 <MX_SPI5_Init+0x74>)
 8002352:	2200      	movs	r2, #0
 8002354:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002356:	4b0e      	ldr	r3, [pc, #56]	@ (8002390 <MX_SPI5_Init+0x74>)
 8002358:	2200      	movs	r2, #0
 800235a:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 800235c:	4b0c      	ldr	r3, [pc, #48]	@ (8002390 <MX_SPI5_Init+0x74>)
 800235e:	2200      	movs	r2, #0
 8002360:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002362:	4b0b      	ldr	r3, [pc, #44]	@ (8002390 <MX_SPI5_Init+0x74>)
 8002364:	2200      	movs	r2, #0
 8002366:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 7;
 8002368:	4b09      	ldr	r3, [pc, #36]	@ (8002390 <MX_SPI5_Init+0x74>)
 800236a:	2207      	movs	r2, #7
 800236c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800236e:	4b08      	ldr	r3, [pc, #32]	@ (8002390 <MX_SPI5_Init+0x74>)
 8002370:	2200      	movs	r2, #0
 8002372:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002374:	4b06      	ldr	r3, [pc, #24]	@ (8002390 <MX_SPI5_Init+0x74>)
 8002376:	2200      	movs	r2, #0
 8002378:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 800237a:	4805      	ldr	r0, [pc, #20]	@ (8002390 <MX_SPI5_Init+0x74>)
 800237c:	f002 fac0 	bl	8004900 <HAL_SPI_Init>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d001      	beq.n	800238a <MX_SPI5_Init+0x6e>
  {
    Error_Handler();
 8002386:	f7ff ff85 	bl	8002294 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 800238a:	bf00      	nop
 800238c:	bd80      	pop	{r7, pc}
 800238e:	bf00      	nop
 8002390:	20000164 	.word	0x20000164
 8002394:	40015000 	.word	0x40015000

08002398 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b08c      	sub	sp, #48	@ 0x30
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023a0:	f107 031c 	add.w	r3, r7, #28
 80023a4:	2200      	movs	r2, #0
 80023a6:	601a      	str	r2, [r3, #0]
 80023a8:	605a      	str	r2, [r3, #4]
 80023aa:	609a      	str	r2, [r3, #8]
 80023ac:	60da      	str	r2, [r3, #12]
 80023ae:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a2e      	ldr	r2, [pc, #184]	@ (8002470 <HAL_SPI_MspInit+0xd8>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d128      	bne.n	800240c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80023ba:	4b2e      	ldr	r3, [pc, #184]	@ (8002474 <HAL_SPI_MspInit+0xdc>)
 80023bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023be:	4a2d      	ldr	r2, [pc, #180]	@ (8002474 <HAL_SPI_MspInit+0xdc>)
 80023c0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80023c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80023c6:	4b2b      	ldr	r3, [pc, #172]	@ (8002474 <HAL_SPI_MspInit+0xdc>)
 80023c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80023ce:	61bb      	str	r3, [r7, #24]
 80023d0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023d2:	4b28      	ldr	r3, [pc, #160]	@ (8002474 <HAL_SPI_MspInit+0xdc>)
 80023d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023d6:	4a27      	ldr	r2, [pc, #156]	@ (8002474 <HAL_SPI_MspInit+0xdc>)
 80023d8:	f043 0301 	orr.w	r3, r3, #1
 80023dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80023de:	4b25      	ldr	r3, [pc, #148]	@ (8002474 <HAL_SPI_MspInit+0xdc>)
 80023e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023e2:	f003 0301 	and.w	r3, r3, #1
 80023e6:	617b      	str	r3, [r7, #20]
 80023e8:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80023ea:	23e0      	movs	r3, #224	@ 0xe0
 80023ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ee:	2302      	movs	r3, #2
 80023f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f2:	2300      	movs	r3, #0
 80023f4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023f6:	2303      	movs	r3, #3
 80023f8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80023fa:	2305      	movs	r3, #5
 80023fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023fe:	f107 031c 	add.w	r3, r7, #28
 8002402:	4619      	mov	r1, r3
 8002404:	481c      	ldr	r0, [pc, #112]	@ (8002478 <HAL_SPI_MspInit+0xe0>)
 8002406:	f000 ff91 	bl	800332c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 800240a:	e02d      	b.n	8002468 <HAL_SPI_MspInit+0xd0>
  else if(spiHandle->Instance==SPI5)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a1a      	ldr	r2, [pc, #104]	@ (800247c <HAL_SPI_MspInit+0xe4>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d128      	bne.n	8002468 <HAL_SPI_MspInit+0xd0>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002416:	4b17      	ldr	r3, [pc, #92]	@ (8002474 <HAL_SPI_MspInit+0xdc>)
 8002418:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800241a:	4a16      	ldr	r2, [pc, #88]	@ (8002474 <HAL_SPI_MspInit+0xdc>)
 800241c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002420:	6453      	str	r3, [r2, #68]	@ 0x44
 8002422:	4b14      	ldr	r3, [pc, #80]	@ (8002474 <HAL_SPI_MspInit+0xdc>)
 8002424:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002426:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800242a:	613b      	str	r3, [r7, #16]
 800242c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800242e:	4b11      	ldr	r3, [pc, #68]	@ (8002474 <HAL_SPI_MspInit+0xdc>)
 8002430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002432:	4a10      	ldr	r2, [pc, #64]	@ (8002474 <HAL_SPI_MspInit+0xdc>)
 8002434:	f043 0320 	orr.w	r3, r3, #32
 8002438:	6313      	str	r3, [r2, #48]	@ 0x30
 800243a:	4b0e      	ldr	r3, [pc, #56]	@ (8002474 <HAL_SPI_MspInit+0xdc>)
 800243c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800243e:	f003 0320 	and.w	r3, r3, #32
 8002442:	60fb      	str	r3, [r7, #12]
 8002444:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8002446:	f44f 7360 	mov.w	r3, #896	@ 0x380
 800244a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800244c:	2302      	movs	r3, #2
 800244e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002450:	2300      	movs	r3, #0
 8002452:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002454:	2303      	movs	r3, #3
 8002456:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002458:	2305      	movs	r3, #5
 800245a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800245c:	f107 031c 	add.w	r3, r7, #28
 8002460:	4619      	mov	r1, r3
 8002462:	4807      	ldr	r0, [pc, #28]	@ (8002480 <HAL_SPI_MspInit+0xe8>)
 8002464:	f000 ff62 	bl	800332c <HAL_GPIO_Init>
}
 8002468:	bf00      	nop
 800246a:	3730      	adds	r7, #48	@ 0x30
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}
 8002470:	40013000 	.word	0x40013000
 8002474:	40023800 	.word	0x40023800
 8002478:	40020000 	.word	0x40020000
 800247c:	40015000 	.word	0x40015000
 8002480:	40021400 	.word	0x40021400

08002484 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800248a:	4b0f      	ldr	r3, [pc, #60]	@ (80024c8 <HAL_MspInit+0x44>)
 800248c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800248e:	4a0e      	ldr	r2, [pc, #56]	@ (80024c8 <HAL_MspInit+0x44>)
 8002490:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002494:	6413      	str	r3, [r2, #64]	@ 0x40
 8002496:	4b0c      	ldr	r3, [pc, #48]	@ (80024c8 <HAL_MspInit+0x44>)
 8002498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800249a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800249e:	607b      	str	r3, [r7, #4]
 80024a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024a2:	4b09      	ldr	r3, [pc, #36]	@ (80024c8 <HAL_MspInit+0x44>)
 80024a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024a6:	4a08      	ldr	r2, [pc, #32]	@ (80024c8 <HAL_MspInit+0x44>)
 80024a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80024ae:	4b06      	ldr	r3, [pc, #24]	@ (80024c8 <HAL_MspInit+0x44>)
 80024b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024b6:	603b      	str	r3, [r7, #0]
 80024b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024ba:	bf00      	nop
 80024bc:	370c      	adds	r7, #12
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr
 80024c6:	bf00      	nop
 80024c8:	40023800 	.word	0x40023800

080024cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80024d0:	bf00      	nop
 80024d2:	e7fd      	b.n	80024d0 <NMI_Handler+0x4>

080024d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024d8:	bf00      	nop
 80024da:	e7fd      	b.n	80024d8 <HardFault_Handler+0x4>

080024dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024dc:	b480      	push	{r7}
 80024de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024e0:	bf00      	nop
 80024e2:	e7fd      	b.n	80024e0 <MemManage_Handler+0x4>

080024e4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024e4:	b480      	push	{r7}
 80024e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024e8:	bf00      	nop
 80024ea:	e7fd      	b.n	80024e8 <BusFault_Handler+0x4>

080024ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024f0:	bf00      	nop
 80024f2:	e7fd      	b.n	80024f0 <UsageFault_Handler+0x4>

080024f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024f4:	b480      	push	{r7}
 80024f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024f8:	bf00      	nop
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr

08002502 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002502:	b480      	push	{r7}
 8002504:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002506:	bf00      	nop
 8002508:	46bd      	mov	sp, r7
 800250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250e:	4770      	bx	lr

08002510 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002510:	b480      	push	{r7}
 8002512:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002514:	bf00      	nop
 8002516:	46bd      	mov	sp, r7
 8002518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251c:	4770      	bx	lr

0800251e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800251e:	b580      	push	{r7, lr}
 8002520:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002522:	f000 fca3 	bl	8002e6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002526:	bf00      	nop
 8002528:	bd80      	pop	{r7, pc}
	...

0800252c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002530:	4804      	ldr	r0, [pc, #16]	@ (8002544 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8002532:	f003 fbbb 	bl	8005cac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */
  count++;
 8002536:	4b04      	ldr	r3, [pc, #16]	@ (8002548 <TIM1_UP_TIM10_IRQHandler+0x1c>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	3301      	adds	r3, #1
 800253c:	4a02      	ldr	r2, [pc, #8]	@ (8002548 <TIM1_UP_TIM10_IRQHandler+0x1c>)
 800253e:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002540:	bf00      	nop
 8002542:	bd80      	pop	{r7, pc}
 8002544:	200001cc 	.word	0x200001cc
 8002548:	200000f8 	.word	0x200000f8

0800254c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002550:	4802      	ldr	r0, [pc, #8]	@ (800255c <TIM2_IRQHandler+0x10>)
 8002552:	f003 fbab 	bl	8005cac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002556:	bf00      	nop
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	20000218 	.word	0x20000218

08002560 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002564:	4802      	ldr	r0, [pc, #8]	@ (8002570 <TIM3_IRQHandler+0x10>)
 8002566:	f003 fba1 	bl	8005cac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800256a:	bf00      	nop
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	20000264 	.word	0x20000264

08002574 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002578:	4802      	ldr	r0, [pc, #8]	@ (8002584 <TIM4_IRQHandler+0x10>)
 800257a:	f003 fb97 	bl	8005cac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800257e:	bf00      	nop
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	200002b0 	.word	0x200002b0

08002588 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800258c:	4802      	ldr	r0, [pc, #8]	@ (8002598 <USART3_IRQHandler+0x10>)
 800258e:	f004 fde3 	bl	8007158 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002592:	bf00      	nop
 8002594:	bd80      	pop	{r7, pc}
 8002596:	bf00      	nop
 8002598:	20000384 	.word	0x20000384

0800259c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b086      	sub	sp, #24
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025a4:	4a14      	ldr	r2, [pc, #80]	@ (80025f8 <_sbrk+0x5c>)
 80025a6:	4b15      	ldr	r3, [pc, #84]	@ (80025fc <_sbrk+0x60>)
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025b0:	4b13      	ldr	r3, [pc, #76]	@ (8002600 <_sbrk+0x64>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d102      	bne.n	80025be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025b8:	4b11      	ldr	r3, [pc, #68]	@ (8002600 <_sbrk+0x64>)
 80025ba:	4a12      	ldr	r2, [pc, #72]	@ (8002604 <_sbrk+0x68>)
 80025bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025be:	4b10      	ldr	r3, [pc, #64]	@ (8002600 <_sbrk+0x64>)
 80025c0:	681a      	ldr	r2, [r3, #0]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	4413      	add	r3, r2
 80025c6:	693a      	ldr	r2, [r7, #16]
 80025c8:	429a      	cmp	r2, r3
 80025ca:	d207      	bcs.n	80025dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80025cc:	f005 fde6 	bl	800819c <__errno>
 80025d0:	4603      	mov	r3, r0
 80025d2:	220c      	movs	r2, #12
 80025d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80025d6:	f04f 33ff 	mov.w	r3, #4294967295
 80025da:	e009      	b.n	80025f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80025dc:	4b08      	ldr	r3, [pc, #32]	@ (8002600 <_sbrk+0x64>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80025e2:	4b07      	ldr	r3, [pc, #28]	@ (8002600 <_sbrk+0x64>)
 80025e4:	681a      	ldr	r2, [r3, #0]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	4413      	add	r3, r2
 80025ea:	4a05      	ldr	r2, [pc, #20]	@ (8002600 <_sbrk+0x64>)
 80025ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025ee:	68fb      	ldr	r3, [r7, #12]
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	3718      	adds	r7, #24
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}
 80025f8:	20080000 	.word	0x20080000
 80025fc:	00000400 	.word	0x00000400
 8002600:	200001c8 	.word	0x200001c8
 8002604:	20000558 	.word	0x20000558

08002608 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800260c:	4b06      	ldr	r3, [pc, #24]	@ (8002628 <SystemInit+0x20>)
 800260e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002612:	4a05      	ldr	r2, [pc, #20]	@ (8002628 <SystemInit+0x20>)
 8002614:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002618:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800261c:	bf00      	nop
 800261e:	46bd      	mov	sp, r7
 8002620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002624:	4770      	bx	lr
 8002626:	bf00      	nop
 8002628:	e000ed00 	.word	0xe000ed00

0800262c <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b088      	sub	sp, #32
 8002630:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002632:	f107 0310 	add.w	r3, r7, #16
 8002636:	2200      	movs	r2, #0
 8002638:	601a      	str	r2, [r3, #0]
 800263a:	605a      	str	r2, [r3, #4]
 800263c:	609a      	str	r2, [r3, #8]
 800263e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002640:	1d3b      	adds	r3, r7, #4
 8002642:	2200      	movs	r2, #0
 8002644:	601a      	str	r2, [r3, #0]
 8002646:	605a      	str	r2, [r3, #4]
 8002648:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800264a:	4b20      	ldr	r3, [pc, #128]	@ (80026cc <MX_TIM1_Init+0xa0>)
 800264c:	4a20      	ldr	r2, [pc, #128]	@ (80026d0 <MX_TIM1_Init+0xa4>)
 800264e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 216-1;
 8002650:	4b1e      	ldr	r3, [pc, #120]	@ (80026cc <MX_TIM1_Init+0xa0>)
 8002652:	22d7      	movs	r2, #215	@ 0xd7
 8002654:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002656:	4b1d      	ldr	r3, [pc, #116]	@ (80026cc <MX_TIM1_Init+0xa0>)
 8002658:	2200      	movs	r2, #0
 800265a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000-1;
 800265c:	4b1b      	ldr	r3, [pc, #108]	@ (80026cc <MX_TIM1_Init+0xa0>)
 800265e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002662:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002664:	4b19      	ldr	r3, [pc, #100]	@ (80026cc <MX_TIM1_Init+0xa0>)
 8002666:	2200      	movs	r2, #0
 8002668:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800266a:	4b18      	ldr	r3, [pc, #96]	@ (80026cc <MX_TIM1_Init+0xa0>)
 800266c:	2200      	movs	r2, #0
 800266e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002670:	4b16      	ldr	r3, [pc, #88]	@ (80026cc <MX_TIM1_Init+0xa0>)
 8002672:	2200      	movs	r2, #0
 8002674:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002676:	4815      	ldr	r0, [pc, #84]	@ (80026cc <MX_TIM1_Init+0xa0>)
 8002678:	f002 ff0a 	bl	8005490 <HAL_TIM_Base_Init>
 800267c:	4603      	mov	r3, r0
 800267e:	2b00      	cmp	r3, #0
 8002680:	d001      	beq.n	8002686 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8002682:	f7ff fe07 	bl	8002294 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002686:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800268a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800268c:	f107 0310 	add.w	r3, r7, #16
 8002690:	4619      	mov	r1, r3
 8002692:	480e      	ldr	r0, [pc, #56]	@ (80026cc <MX_TIM1_Init+0xa0>)
 8002694:	f003 fdc2 	bl	800621c <HAL_TIM_ConfigClockSource>
 8002698:	4603      	mov	r3, r0
 800269a:	2b00      	cmp	r3, #0
 800269c:	d001      	beq.n	80026a2 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800269e:	f7ff fdf9 	bl	8002294 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026a2:	2300      	movs	r3, #0
 80026a4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80026a6:	2300      	movs	r3, #0
 80026a8:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026aa:	2300      	movs	r3, #0
 80026ac:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80026ae:	1d3b      	adds	r3, r7, #4
 80026b0:	4619      	mov	r1, r3
 80026b2:	4806      	ldr	r0, [pc, #24]	@ (80026cc <MX_TIM1_Init+0xa0>)
 80026b4:	f004 fbcc 	bl	8006e50 <HAL_TIMEx_MasterConfigSynchronization>
 80026b8:	4603      	mov	r3, r0
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d001      	beq.n	80026c2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80026be:	f7ff fde9 	bl	8002294 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80026c2:	bf00      	nop
 80026c4:	3720      	adds	r7, #32
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	200001cc 	.word	0x200001cc
 80026d0:	40010000 	.word	0x40010000

080026d4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b092      	sub	sp, #72	@ 0x48
 80026d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026da:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80026de:	2200      	movs	r2, #0
 80026e0:	601a      	str	r2, [r3, #0]
 80026e2:	605a      	str	r2, [r3, #4]
 80026e4:	609a      	str	r2, [r3, #8]
 80026e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026e8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80026ec:	2200      	movs	r2, #0
 80026ee:	601a      	str	r2, [r3, #0]
 80026f0:	605a      	str	r2, [r3, #4]
 80026f2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80026f4:	f107 0310 	add.w	r3, r7, #16
 80026f8:	2200      	movs	r2, #0
 80026fa:	601a      	str	r2, [r3, #0]
 80026fc:	605a      	str	r2, [r3, #4]
 80026fe:	609a      	str	r2, [r3, #8]
 8002700:	60da      	str	r2, [r3, #12]
 8002702:	611a      	str	r2, [r3, #16]
 8002704:	615a      	str	r2, [r3, #20]
 8002706:	619a      	str	r2, [r3, #24]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002708:	463b      	mov	r3, r7
 800270a:	2200      	movs	r2, #0
 800270c:	601a      	str	r2, [r3, #0]
 800270e:	605a      	str	r2, [r3, #4]
 8002710:	609a      	str	r2, [r3, #8]
 8002712:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002714:	4b3a      	ldr	r3, [pc, #232]	@ (8002800 <MX_TIM2_Init+0x12c>)
 8002716:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800271a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 108-1;
 800271c:	4b38      	ldr	r3, [pc, #224]	@ (8002800 <MX_TIM2_Init+0x12c>)
 800271e:	226b      	movs	r2, #107	@ 0x6b
 8002720:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002722:	4b37      	ldr	r3, [pc, #220]	@ (8002800 <MX_TIM2_Init+0x12c>)
 8002724:	2200      	movs	r2, #0
 8002726:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100000-1;
 8002728:	4b35      	ldr	r3, [pc, #212]	@ (8002800 <MX_TIM2_Init+0x12c>)
 800272a:	4a36      	ldr	r2, [pc, #216]	@ (8002804 <MX_TIM2_Init+0x130>)
 800272c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800272e:	4b34      	ldr	r3, [pc, #208]	@ (8002800 <MX_TIM2_Init+0x12c>)
 8002730:	2200      	movs	r2, #0
 8002732:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002734:	4b32      	ldr	r3, [pc, #200]	@ (8002800 <MX_TIM2_Init+0x12c>)
 8002736:	2200      	movs	r2, #0
 8002738:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800273a:	4831      	ldr	r0, [pc, #196]	@ (8002800 <MX_TIM2_Init+0x12c>)
 800273c:	f002 fea8 	bl	8005490 <HAL_TIM_Base_Init>
 8002740:	4603      	mov	r3, r0
 8002742:	2b00      	cmp	r3, #0
 8002744:	d001      	beq.n	800274a <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8002746:	f7ff fda5 	bl	8002294 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800274a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800274e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002750:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002754:	4619      	mov	r1, r3
 8002756:	482a      	ldr	r0, [pc, #168]	@ (8002800 <MX_TIM2_Init+0x12c>)
 8002758:	f003 fd60 	bl	800621c <HAL_TIM_ConfigClockSource>
 800275c:	4603      	mov	r3, r0
 800275e:	2b00      	cmp	r3, #0
 8002760:	d001      	beq.n	8002766 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8002762:	f7ff fd97 	bl	8002294 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002766:	4826      	ldr	r0, [pc, #152]	@ (8002800 <MX_TIM2_Init+0x12c>)
 8002768:	f002 ff92 	bl	8005690 <HAL_TIM_PWM_Init>
 800276c:	4603      	mov	r3, r0
 800276e:	2b00      	cmp	r3, #0
 8002770:	d001      	beq.n	8002776 <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 8002772:	f7ff fd8f 	bl	8002294 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8002776:	4822      	ldr	r0, [pc, #136]	@ (8002800 <MX_TIM2_Init+0x12c>)
 8002778:	f003 f8e6 	bl	8005948 <HAL_TIM_IC_Init>
 800277c:	4603      	mov	r3, r0
 800277e:	2b00      	cmp	r3, #0
 8002780:	d001      	beq.n	8002786 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8002782:	f7ff fd87 	bl	8002294 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002786:	2300      	movs	r3, #0
 8002788:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800278a:	2300      	movs	r3, #0
 800278c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800278e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002792:	4619      	mov	r1, r3
 8002794:	481a      	ldr	r0, [pc, #104]	@ (8002800 <MX_TIM2_Init+0x12c>)
 8002796:	f004 fb5b 	bl	8006e50 <HAL_TIMEx_MasterConfigSynchronization>
 800279a:	4603      	mov	r3, r0
 800279c:	2b00      	cmp	r3, #0
 800279e:	d001      	beq.n	80027a4 <MX_TIM2_Init+0xd0>
  {
    Error_Handler();
 80027a0:	f7ff fd78 	bl	8002294 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80027a4:	2360      	movs	r3, #96	@ 0x60
 80027a6:	613b      	str	r3, [r7, #16]
  sConfigOC.Pulse = 100000/10000-1;
 80027a8:	2309      	movs	r3, #9
 80027aa:	617b      	str	r3, [r7, #20]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80027ac:	2300      	movs	r3, #0
 80027ae:	61bb      	str	r3, [r7, #24]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80027b0:	2300      	movs	r3, #0
 80027b2:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80027b4:	f107 0310 	add.w	r3, r7, #16
 80027b8:	2200      	movs	r2, #0
 80027ba:	4619      	mov	r1, r3
 80027bc:	4810      	ldr	r0, [pc, #64]	@ (8002800 <MX_TIM2_Init+0x12c>)
 80027be:	f003 fc19 	bl	8005ff4 <HAL_TIM_PWM_ConfigChannel>
 80027c2:	4603      	mov	r3, r0
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d001      	beq.n	80027cc <MX_TIM2_Init+0xf8>
  {
    Error_Handler();
 80027c8:	f7ff fd64 	bl	8002294 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80027cc:	2300      	movs	r3, #0
 80027ce:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80027d0:	2301      	movs	r3, #1
 80027d2:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80027d4:	2300      	movs	r3, #0
 80027d6:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80027d8:	2300      	movs	r3, #0
 80027da:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 80027dc:	463b      	mov	r3, r7
 80027de:	220c      	movs	r2, #12
 80027e0:	4619      	mov	r1, r3
 80027e2:	4807      	ldr	r0, [pc, #28]	@ (8002800 <MX_TIM2_Init+0x12c>)
 80027e4:	f003 fb69 	bl	8005eba <HAL_TIM_IC_ConfigChannel>
 80027e8:	4603      	mov	r3, r0
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d001      	beq.n	80027f2 <MX_TIM2_Init+0x11e>
  {
    Error_Handler();
 80027ee:	f7ff fd51 	bl	8002294 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80027f2:	4803      	ldr	r0, [pc, #12]	@ (8002800 <MX_TIM2_Init+0x12c>)
 80027f4:	f000 f96e 	bl	8002ad4 <HAL_TIM_MspPostInit>

}
 80027f8:	bf00      	nop
 80027fa:	3748      	adds	r7, #72	@ 0x48
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}
 8002800:	20000218 	.word	0x20000218
 8002804:	0001869f 	.word	0x0001869f

08002808 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b08e      	sub	sp, #56	@ 0x38
 800280c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800280e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002812:	2200      	movs	r2, #0
 8002814:	601a      	str	r2, [r3, #0]
 8002816:	605a      	str	r2, [r3, #4]
 8002818:	609a      	str	r2, [r3, #8]
 800281a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800281c:	f107 031c 	add.w	r3, r7, #28
 8002820:	2200      	movs	r2, #0
 8002822:	601a      	str	r2, [r3, #0]
 8002824:	605a      	str	r2, [r3, #4]
 8002826:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002828:	463b      	mov	r3, r7
 800282a:	2200      	movs	r2, #0
 800282c:	601a      	str	r2, [r3, #0]
 800282e:	605a      	str	r2, [r3, #4]
 8002830:	609a      	str	r2, [r3, #8]
 8002832:	60da      	str	r2, [r3, #12]
 8002834:	611a      	str	r2, [r3, #16]
 8002836:	615a      	str	r2, [r3, #20]
 8002838:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800283a:	4b2d      	ldr	r3, [pc, #180]	@ (80028f0 <MX_TIM3_Init+0xe8>)
 800283c:	4a2d      	ldr	r2, [pc, #180]	@ (80028f4 <MX_TIM3_Init+0xec>)
 800283e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 108-1;
 8002840:	4b2b      	ldr	r3, [pc, #172]	@ (80028f0 <MX_TIM3_Init+0xe8>)
 8002842:	226b      	movs	r2, #107	@ 0x6b
 8002844:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002846:	4b2a      	ldr	r3, [pc, #168]	@ (80028f0 <MX_TIM3_Init+0xe8>)
 8002848:	2200      	movs	r2, #0
 800284a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000-1;
 800284c:	4b28      	ldr	r3, [pc, #160]	@ (80028f0 <MX_TIM3_Init+0xe8>)
 800284e:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8002852:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002854:	4b26      	ldr	r3, [pc, #152]	@ (80028f0 <MX_TIM3_Init+0xe8>)
 8002856:	2200      	movs	r2, #0
 8002858:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800285a:	4b25      	ldr	r3, [pc, #148]	@ (80028f0 <MX_TIM3_Init+0xe8>)
 800285c:	2200      	movs	r2, #0
 800285e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002860:	4823      	ldr	r0, [pc, #140]	@ (80028f0 <MX_TIM3_Init+0xe8>)
 8002862:	f002 fe15 	bl	8005490 <HAL_TIM_Base_Init>
 8002866:	4603      	mov	r3, r0
 8002868:	2b00      	cmp	r3, #0
 800286a:	d001      	beq.n	8002870 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 800286c:	f7ff fd12 	bl	8002294 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002870:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002874:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002876:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800287a:	4619      	mov	r1, r3
 800287c:	481c      	ldr	r0, [pc, #112]	@ (80028f0 <MX_TIM3_Init+0xe8>)
 800287e:	f003 fccd 	bl	800621c <HAL_TIM_ConfigClockSource>
 8002882:	4603      	mov	r3, r0
 8002884:	2b00      	cmp	r3, #0
 8002886:	d001      	beq.n	800288c <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8002888:	f7ff fd04 	bl	8002294 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800288c:	4818      	ldr	r0, [pc, #96]	@ (80028f0 <MX_TIM3_Init+0xe8>)
 800288e:	f002 feff 	bl	8005690 <HAL_TIM_PWM_Init>
 8002892:	4603      	mov	r3, r0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d001      	beq.n	800289c <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8002898:	f7ff fcfc 	bl	8002294 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800289c:	2300      	movs	r3, #0
 800289e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028a0:	2300      	movs	r3, #0
 80028a2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80028a4:	f107 031c 	add.w	r3, r7, #28
 80028a8:	4619      	mov	r1, r3
 80028aa:	4811      	ldr	r0, [pc, #68]	@ (80028f0 <MX_TIM3_Init+0xe8>)
 80028ac:	f004 fad0 	bl	8006e50 <HAL_TIMEx_MasterConfigSynchronization>
 80028b0:	4603      	mov	r3, r0
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d001      	beq.n	80028ba <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80028b6:	f7ff fced 	bl	8002294 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80028ba:	2360      	movs	r3, #96	@ 0x60
 80028bc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 20000/10-1;
 80028be:	f240 73cf 	movw	r3, #1999	@ 0x7cf
 80028c2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80028c4:	2300      	movs	r3, #0
 80028c6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80028c8:	2300      	movs	r3, #0
 80028ca:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80028cc:	463b      	mov	r3, r7
 80028ce:	2204      	movs	r2, #4
 80028d0:	4619      	mov	r1, r3
 80028d2:	4807      	ldr	r0, [pc, #28]	@ (80028f0 <MX_TIM3_Init+0xe8>)
 80028d4:	f003 fb8e 	bl	8005ff4 <HAL_TIM_PWM_ConfigChannel>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d001      	beq.n	80028e2 <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 80028de:	f7ff fcd9 	bl	8002294 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80028e2:	4803      	ldr	r0, [pc, #12]	@ (80028f0 <MX_TIM3_Init+0xe8>)
 80028e4:	f000 f8f6 	bl	8002ad4 <HAL_TIM_MspPostInit>

}
 80028e8:	bf00      	nop
 80028ea:	3738      	adds	r7, #56	@ 0x38
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}
 80028f0:	20000264 	.word	0x20000264
 80028f4:	40000400 	.word	0x40000400

080028f8 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b088      	sub	sp, #32
 80028fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80028fe:	f107 0310 	add.w	r3, r7, #16
 8002902:	2200      	movs	r2, #0
 8002904:	601a      	str	r2, [r3, #0]
 8002906:	605a      	str	r2, [r3, #4]
 8002908:	609a      	str	r2, [r3, #8]
 800290a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800290c:	1d3b      	adds	r3, r7, #4
 800290e:	2200      	movs	r2, #0
 8002910:	601a      	str	r2, [r3, #0]
 8002912:	605a      	str	r2, [r3, #4]
 8002914:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002916:	4b1e      	ldr	r3, [pc, #120]	@ (8002990 <MX_TIM4_Init+0x98>)
 8002918:	4a1e      	ldr	r2, [pc, #120]	@ (8002994 <MX_TIM4_Init+0x9c>)
 800291a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 10800 - 1;
 800291c:	4b1c      	ldr	r3, [pc, #112]	@ (8002990 <MX_TIM4_Init+0x98>)
 800291e:	f642 222f 	movw	r2, #10799	@ 0x2a2f
 8002922:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002924:	4b1a      	ldr	r3, [pc, #104]	@ (8002990 <MX_TIM4_Init+0x98>)
 8002926:	2200      	movs	r2, #0
 8002928:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10000 - 1;
 800292a:	4b19      	ldr	r3, [pc, #100]	@ (8002990 <MX_TIM4_Init+0x98>)
 800292c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002930:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002932:	4b17      	ldr	r3, [pc, #92]	@ (8002990 <MX_TIM4_Init+0x98>)
 8002934:	2200      	movs	r2, #0
 8002936:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002938:	4b15      	ldr	r3, [pc, #84]	@ (8002990 <MX_TIM4_Init+0x98>)
 800293a:	2200      	movs	r2, #0
 800293c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800293e:	4814      	ldr	r0, [pc, #80]	@ (8002990 <MX_TIM4_Init+0x98>)
 8002940:	f002 fda6 	bl	8005490 <HAL_TIM_Base_Init>
 8002944:	4603      	mov	r3, r0
 8002946:	2b00      	cmp	r3, #0
 8002948:	d001      	beq.n	800294e <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 800294a:	f7ff fca3 	bl	8002294 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800294e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002952:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002954:	f107 0310 	add.w	r3, r7, #16
 8002958:	4619      	mov	r1, r3
 800295a:	480d      	ldr	r0, [pc, #52]	@ (8002990 <MX_TIM4_Init+0x98>)
 800295c:	f003 fc5e 	bl	800621c <HAL_TIM_ConfigClockSource>
 8002960:	4603      	mov	r3, r0
 8002962:	2b00      	cmp	r3, #0
 8002964:	d001      	beq.n	800296a <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 8002966:	f7ff fc95 	bl	8002294 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800296a:	2300      	movs	r3, #0
 800296c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800296e:	2300      	movs	r3, #0
 8002970:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002972:	1d3b      	adds	r3, r7, #4
 8002974:	4619      	mov	r1, r3
 8002976:	4806      	ldr	r0, [pc, #24]	@ (8002990 <MX_TIM4_Init+0x98>)
 8002978:	f004 fa6a 	bl	8006e50 <HAL_TIMEx_MasterConfigSynchronization>
 800297c:	4603      	mov	r3, r0
 800297e:	2b00      	cmp	r3, #0
 8002980:	d001      	beq.n	8002986 <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 8002982:	f7ff fc87 	bl	8002294 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002986:	bf00      	nop
 8002988:	3720      	adds	r7, #32
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
 800298e:	bf00      	nop
 8002990:	200002b0 	.word	0x200002b0
 8002994:	40000800 	.word	0x40000800

08002998 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b08c      	sub	sp, #48	@ 0x30
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029a0:	f107 031c 	add.w	r3, r7, #28
 80029a4:	2200      	movs	r2, #0
 80029a6:	601a      	str	r2, [r3, #0]
 80029a8:	605a      	str	r2, [r3, #4]
 80029aa:	609a      	str	r2, [r3, #8]
 80029ac:	60da      	str	r2, [r3, #12]
 80029ae:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a42      	ldr	r2, [pc, #264]	@ (8002ac0 <HAL_TIM_Base_MspInit+0x128>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d114      	bne.n	80029e4 <HAL_TIM_Base_MspInit+0x4c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80029ba:	4b42      	ldr	r3, [pc, #264]	@ (8002ac4 <HAL_TIM_Base_MspInit+0x12c>)
 80029bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029be:	4a41      	ldr	r2, [pc, #260]	@ (8002ac4 <HAL_TIM_Base_MspInit+0x12c>)
 80029c0:	f043 0301 	orr.w	r3, r3, #1
 80029c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80029c6:	4b3f      	ldr	r3, [pc, #252]	@ (8002ac4 <HAL_TIM_Base_MspInit+0x12c>)
 80029c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029ca:	f003 0301 	and.w	r3, r3, #1
 80029ce:	61bb      	str	r3, [r7, #24]
 80029d0:	69bb      	ldr	r3, [r7, #24]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 2, 0);
 80029d2:	2200      	movs	r2, #0
 80029d4:	2102      	movs	r1, #2
 80029d6:	2019      	movs	r0, #25
 80029d8:	f000 fb67 	bl	80030aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80029dc:	2019      	movs	r0, #25
 80029de:	f000 fb80 	bl	80030e2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80029e2:	e068      	b.n	8002ab6 <HAL_TIM_Base_MspInit+0x11e>
  else if(tim_baseHandle->Instance==TIM2)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029ec:	d130      	bne.n	8002a50 <HAL_TIM_Base_MspInit+0xb8>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80029ee:	4b35      	ldr	r3, [pc, #212]	@ (8002ac4 <HAL_TIM_Base_MspInit+0x12c>)
 80029f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029f2:	4a34      	ldr	r2, [pc, #208]	@ (8002ac4 <HAL_TIM_Base_MspInit+0x12c>)
 80029f4:	f043 0301 	orr.w	r3, r3, #1
 80029f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80029fa:	4b32      	ldr	r3, [pc, #200]	@ (8002ac4 <HAL_TIM_Base_MspInit+0x12c>)
 80029fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029fe:	f003 0301 	and.w	r3, r3, #1
 8002a02:	617b      	str	r3, [r7, #20]
 8002a04:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a06:	4b2f      	ldr	r3, [pc, #188]	@ (8002ac4 <HAL_TIM_Base_MspInit+0x12c>)
 8002a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a0a:	4a2e      	ldr	r2, [pc, #184]	@ (8002ac4 <HAL_TIM_Base_MspInit+0x12c>)
 8002a0c:	f043 0301 	orr.w	r3, r3, #1
 8002a10:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a12:	4b2c      	ldr	r3, [pc, #176]	@ (8002ac4 <HAL_TIM_Base_MspInit+0x12c>)
 8002a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a16:	f003 0301 	and.w	r3, r3, #1
 8002a1a:	613b      	str	r3, [r7, #16]
 8002a1c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002a1e:	2308      	movs	r3, #8
 8002a20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a22:	2302      	movs	r3, #2
 8002a24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a26:	2300      	movs	r3, #0
 8002a28:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a2a:	2302      	movs	r3, #2
 8002a2c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a32:	f107 031c 	add.w	r3, r7, #28
 8002a36:	4619      	mov	r1, r3
 8002a38:	4823      	ldr	r0, [pc, #140]	@ (8002ac8 <HAL_TIM_Base_MspInit+0x130>)
 8002a3a:	f000 fc77 	bl	800332c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 8002a3e:	2200      	movs	r2, #0
 8002a40:	2103      	movs	r1, #3
 8002a42:	201c      	movs	r0, #28
 8002a44:	f000 fb31 	bl	80030aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002a48:	201c      	movs	r0, #28
 8002a4a:	f000 fb4a 	bl	80030e2 <HAL_NVIC_EnableIRQ>
}
 8002a4e:	e032      	b.n	8002ab6 <HAL_TIM_Base_MspInit+0x11e>
  else if(tim_baseHandle->Instance==TIM3)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a1d      	ldr	r2, [pc, #116]	@ (8002acc <HAL_TIM_Base_MspInit+0x134>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d114      	bne.n	8002a84 <HAL_TIM_Base_MspInit+0xec>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002a5a:	4b1a      	ldr	r3, [pc, #104]	@ (8002ac4 <HAL_TIM_Base_MspInit+0x12c>)
 8002a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a5e:	4a19      	ldr	r2, [pc, #100]	@ (8002ac4 <HAL_TIM_Base_MspInit+0x12c>)
 8002a60:	f043 0302 	orr.w	r3, r3, #2
 8002a64:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a66:	4b17      	ldr	r3, [pc, #92]	@ (8002ac4 <HAL_TIM_Base_MspInit+0x12c>)
 8002a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a6a:	f003 0302 	and.w	r3, r3, #2
 8002a6e:	60fb      	str	r3, [r7, #12]
 8002a70:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 4, 0);
 8002a72:	2200      	movs	r2, #0
 8002a74:	2104      	movs	r1, #4
 8002a76:	201d      	movs	r0, #29
 8002a78:	f000 fb17 	bl	80030aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002a7c:	201d      	movs	r0, #29
 8002a7e:	f000 fb30 	bl	80030e2 <HAL_NVIC_EnableIRQ>
}
 8002a82:	e018      	b.n	8002ab6 <HAL_TIM_Base_MspInit+0x11e>
  else if(tim_baseHandle->Instance==TIM4)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a11      	ldr	r2, [pc, #68]	@ (8002ad0 <HAL_TIM_Base_MspInit+0x138>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d113      	bne.n	8002ab6 <HAL_TIM_Base_MspInit+0x11e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002a8e:	4b0d      	ldr	r3, [pc, #52]	@ (8002ac4 <HAL_TIM_Base_MspInit+0x12c>)
 8002a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a92:	4a0c      	ldr	r2, [pc, #48]	@ (8002ac4 <HAL_TIM_Base_MspInit+0x12c>)
 8002a94:	f043 0304 	orr.w	r3, r3, #4
 8002a98:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a9a:	4b0a      	ldr	r3, [pc, #40]	@ (8002ac4 <HAL_TIM_Base_MspInit+0x12c>)
 8002a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a9e:	f003 0304 	and.w	r3, r3, #4
 8002aa2:	60bb      	str	r3, [r7, #8]
 8002aa4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 2, 0);
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	2102      	movs	r1, #2
 8002aaa:	201e      	movs	r0, #30
 8002aac:	f000 fafd 	bl	80030aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002ab0:	201e      	movs	r0, #30
 8002ab2:	f000 fb16 	bl	80030e2 <HAL_NVIC_EnableIRQ>
}
 8002ab6:	bf00      	nop
 8002ab8:	3730      	adds	r7, #48	@ 0x30
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	40010000 	.word	0x40010000
 8002ac4:	40023800 	.word	0x40023800
 8002ac8:	40020000 	.word	0x40020000
 8002acc:	40000400 	.word	0x40000400
 8002ad0:	40000800 	.word	0x40000800

08002ad4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b08a      	sub	sp, #40	@ 0x28
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002adc:	f107 0314 	add.w	r3, r7, #20
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	601a      	str	r2, [r3, #0]
 8002ae4:	605a      	str	r2, [r3, #4]
 8002ae6:	609a      	str	r2, [r3, #8]
 8002ae8:	60da      	str	r2, [r3, #12]
 8002aea:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002af4:	d11c      	bne.n	8002b30 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002af6:	4b21      	ldr	r3, [pc, #132]	@ (8002b7c <HAL_TIM_MspPostInit+0xa8>)
 8002af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002afa:	4a20      	ldr	r2, [pc, #128]	@ (8002b7c <HAL_TIM_MspPostInit+0xa8>)
 8002afc:	f043 0301 	orr.w	r3, r3, #1
 8002b00:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b02:	4b1e      	ldr	r3, [pc, #120]	@ (8002b7c <HAL_TIM_MspPostInit+0xa8>)
 8002b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b06:	f003 0301 	and.w	r3, r3, #1
 8002b0a:	613b      	str	r3, [r7, #16]
 8002b0c:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0/WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b12:	2302      	movs	r3, #2
 8002b14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b16:	2300      	movs	r3, #0
 8002b18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b22:	f107 0314 	add.w	r3, r7, #20
 8002b26:	4619      	mov	r1, r3
 8002b28:	4815      	ldr	r0, [pc, #84]	@ (8002b80 <HAL_TIM_MspPostInit+0xac>)
 8002b2a:	f000 fbff 	bl	800332c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002b2e:	e020      	b.n	8002b72 <HAL_TIM_MspPostInit+0x9e>
  else if(timHandle->Instance==TIM3)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a13      	ldr	r2, [pc, #76]	@ (8002b84 <HAL_TIM_MspPostInit+0xb0>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d11b      	bne.n	8002b72 <HAL_TIM_MspPostInit+0x9e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b3a:	4b10      	ldr	r3, [pc, #64]	@ (8002b7c <HAL_TIM_MspPostInit+0xa8>)
 8002b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b3e:	4a0f      	ldr	r2, [pc, #60]	@ (8002b7c <HAL_TIM_MspPostInit+0xa8>)
 8002b40:	f043 0302 	orr.w	r3, r3, #2
 8002b44:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b46:	4b0d      	ldr	r3, [pc, #52]	@ (8002b7c <HAL_TIM_MspPostInit+0xa8>)
 8002b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b4a:	f003 0302 	and.w	r3, r3, #2
 8002b4e:	60fb      	str	r3, [r7, #12]
 8002b50:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002b52:	2320      	movs	r3, #32
 8002b54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b56:	2302      	movs	r3, #2
 8002b58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002b62:	2302      	movs	r3, #2
 8002b64:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b66:	f107 0314 	add.w	r3, r7, #20
 8002b6a:	4619      	mov	r1, r3
 8002b6c:	4806      	ldr	r0, [pc, #24]	@ (8002b88 <HAL_TIM_MspPostInit+0xb4>)
 8002b6e:	f000 fbdd 	bl	800332c <HAL_GPIO_Init>
}
 8002b72:	bf00      	nop
 8002b74:	3728      	adds	r7, #40	@ 0x28
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}
 8002b7a:	bf00      	nop
 8002b7c:	40023800 	.word	0x40023800
 8002b80:	40020000 	.word	0x40020000
 8002b84:	40000400 	.word	0x40000400
 8002b88:	40020400 	.word	0x40020400

08002b8c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002b90:	4b14      	ldr	r3, [pc, #80]	@ (8002be4 <MX_USART2_UART_Init+0x58>)
 8002b92:	4a15      	ldr	r2, [pc, #84]	@ (8002be8 <MX_USART2_UART_Init+0x5c>)
 8002b94:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002b96:	4b13      	ldr	r3, [pc, #76]	@ (8002be4 <MX_USART2_UART_Init+0x58>)
 8002b98:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002b9c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002b9e:	4b11      	ldr	r3, [pc, #68]	@ (8002be4 <MX_USART2_UART_Init+0x58>)
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002ba4:	4b0f      	ldr	r3, [pc, #60]	@ (8002be4 <MX_USART2_UART_Init+0x58>)
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002baa:	4b0e      	ldr	r3, [pc, #56]	@ (8002be4 <MX_USART2_UART_Init+0x58>)
 8002bac:	2200      	movs	r2, #0
 8002bae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002bb0:	4b0c      	ldr	r3, [pc, #48]	@ (8002be4 <MX_USART2_UART_Init+0x58>)
 8002bb2:	220c      	movs	r2, #12
 8002bb4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002bb6:	4b0b      	ldr	r3, [pc, #44]	@ (8002be4 <MX_USART2_UART_Init+0x58>)
 8002bb8:	2200      	movs	r2, #0
 8002bba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002bbc:	4b09      	ldr	r3, [pc, #36]	@ (8002be4 <MX_USART2_UART_Init+0x58>)
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002bc2:	4b08      	ldr	r3, [pc, #32]	@ (8002be4 <MX_USART2_UART_Init+0x58>)
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002bc8:	4b06      	ldr	r3, [pc, #24]	@ (8002be4 <MX_USART2_UART_Init+0x58>)
 8002bca:	2200      	movs	r2, #0
 8002bcc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002bce:	4805      	ldr	r0, [pc, #20]	@ (8002be4 <MX_USART2_UART_Init+0x58>)
 8002bd0:	f004 f9ea 	bl	8006fa8 <HAL_UART_Init>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d001      	beq.n	8002bde <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002bda:	f7ff fb5b 	bl	8002294 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002bde:	bf00      	nop
 8002be0:	bd80      	pop	{r7, pc}
 8002be2:	bf00      	nop
 8002be4:	200002fc 	.word	0x200002fc
 8002be8:	40004400 	.word	0x40004400

08002bec <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002bf0:	4b14      	ldr	r3, [pc, #80]	@ (8002c44 <MX_USART3_UART_Init+0x58>)
 8002bf2:	4a15      	ldr	r2, [pc, #84]	@ (8002c48 <MX_USART3_UART_Init+0x5c>)
 8002bf4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002bf6:	4b13      	ldr	r3, [pc, #76]	@ (8002c44 <MX_USART3_UART_Init+0x58>)
 8002bf8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002bfc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002bfe:	4b11      	ldr	r3, [pc, #68]	@ (8002c44 <MX_USART3_UART_Init+0x58>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002c04:	4b0f      	ldr	r3, [pc, #60]	@ (8002c44 <MX_USART3_UART_Init+0x58>)
 8002c06:	2200      	movs	r2, #0
 8002c08:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002c0a:	4b0e      	ldr	r3, [pc, #56]	@ (8002c44 <MX_USART3_UART_Init+0x58>)
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002c10:	4b0c      	ldr	r3, [pc, #48]	@ (8002c44 <MX_USART3_UART_Init+0x58>)
 8002c12:	220c      	movs	r2, #12
 8002c14:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c16:	4b0b      	ldr	r3, [pc, #44]	@ (8002c44 <MX_USART3_UART_Init+0x58>)
 8002c18:	2200      	movs	r2, #0
 8002c1a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c1c:	4b09      	ldr	r3, [pc, #36]	@ (8002c44 <MX_USART3_UART_Init+0x58>)
 8002c1e:	2200      	movs	r2, #0
 8002c20:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002c22:	4b08      	ldr	r3, [pc, #32]	@ (8002c44 <MX_USART3_UART_Init+0x58>)
 8002c24:	2200      	movs	r2, #0
 8002c26:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002c28:	4b06      	ldr	r3, [pc, #24]	@ (8002c44 <MX_USART3_UART_Init+0x58>)
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002c2e:	4805      	ldr	r0, [pc, #20]	@ (8002c44 <MX_USART3_UART_Init+0x58>)
 8002c30:	f004 f9ba 	bl	8006fa8 <HAL_UART_Init>
 8002c34:	4603      	mov	r3, r0
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d001      	beq.n	8002c3e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8002c3a:	f7ff fb2b 	bl	8002294 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002c3e:	bf00      	nop
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	20000384 	.word	0x20000384
 8002c48:	40004800 	.word	0x40004800

08002c4c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b0b0      	sub	sp, #192	@ 0xc0
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c54:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002c58:	2200      	movs	r2, #0
 8002c5a:	601a      	str	r2, [r3, #0]
 8002c5c:	605a      	str	r2, [r3, #4]
 8002c5e:	609a      	str	r2, [r3, #8]
 8002c60:	60da      	str	r2, [r3, #12]
 8002c62:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002c64:	f107 031c 	add.w	r3, r7, #28
 8002c68:	2290      	movs	r2, #144	@ 0x90
 8002c6a:	2100      	movs	r1, #0
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f005 fa8d 	bl	800818c <memset>
  if(uartHandle->Instance==USART2)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4a46      	ldr	r2, [pc, #280]	@ (8002d90 <HAL_UART_MspInit+0x144>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d13b      	bne.n	8002cf4 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002c7c:	2380      	movs	r3, #128	@ 0x80
 8002c7e:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002c80:	2300      	movs	r3, #0
 8002c82:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002c84:	f107 031c 	add.w	r3, r7, #28
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f001 fa11 	bl	80040b0 <HAL_RCCEx_PeriphCLKConfig>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d001      	beq.n	8002c98 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002c94:	f7ff fafe 	bl	8002294 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002c98:	4b3e      	ldr	r3, [pc, #248]	@ (8002d94 <HAL_UART_MspInit+0x148>)
 8002c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c9c:	4a3d      	ldr	r2, [pc, #244]	@ (8002d94 <HAL_UART_MspInit+0x148>)
 8002c9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ca2:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ca4:	4b3b      	ldr	r3, [pc, #236]	@ (8002d94 <HAL_UART_MspInit+0x148>)
 8002ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ca8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cac:	61bb      	str	r3, [r7, #24]
 8002cae:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002cb0:	4b38      	ldr	r3, [pc, #224]	@ (8002d94 <HAL_UART_MspInit+0x148>)
 8002cb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cb4:	4a37      	ldr	r2, [pc, #220]	@ (8002d94 <HAL_UART_MspInit+0x148>)
 8002cb6:	f043 0308 	orr.w	r3, r3, #8
 8002cba:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cbc:	4b35      	ldr	r3, [pc, #212]	@ (8002d94 <HAL_UART_MspInit+0x148>)
 8002cbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cc0:	f003 0308 	and.w	r3, r3, #8
 8002cc4:	617b      	str	r3, [r7, #20]
 8002cc6:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002cc8:	2360      	movs	r3, #96	@ 0x60
 8002cca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cce:	2302      	movs	r3, #2
 8002cd0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cda:	2303      	movs	r3, #3
 8002cdc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002ce0:	2307      	movs	r3, #7
 8002ce2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ce6:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002cea:	4619      	mov	r1, r3
 8002cec:	482a      	ldr	r0, [pc, #168]	@ (8002d98 <HAL_UART_MspInit+0x14c>)
 8002cee:	f000 fb1d 	bl	800332c <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002cf2:	e049      	b.n	8002d88 <HAL_UART_MspInit+0x13c>
  else if(uartHandle->Instance==USART3)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4a28      	ldr	r2, [pc, #160]	@ (8002d9c <HAL_UART_MspInit+0x150>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d144      	bne.n	8002d88 <HAL_UART_MspInit+0x13c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002cfe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d02:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002d04:	2300      	movs	r3, #0
 8002d06:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002d08:	f107 031c 	add.w	r3, r7, #28
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f001 f9cf 	bl	80040b0 <HAL_RCCEx_PeriphCLKConfig>
 8002d12:	4603      	mov	r3, r0
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d001      	beq.n	8002d1c <HAL_UART_MspInit+0xd0>
      Error_Handler();
 8002d18:	f7ff fabc 	bl	8002294 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002d1c:	4b1d      	ldr	r3, [pc, #116]	@ (8002d94 <HAL_UART_MspInit+0x148>)
 8002d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d20:	4a1c      	ldr	r2, [pc, #112]	@ (8002d94 <HAL_UART_MspInit+0x148>)
 8002d22:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d26:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d28:	4b1a      	ldr	r3, [pc, #104]	@ (8002d94 <HAL_UART_MspInit+0x148>)
 8002d2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d2c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d30:	613b      	str	r3, [r7, #16]
 8002d32:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002d34:	4b17      	ldr	r3, [pc, #92]	@ (8002d94 <HAL_UART_MspInit+0x148>)
 8002d36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d38:	4a16      	ldr	r2, [pc, #88]	@ (8002d94 <HAL_UART_MspInit+0x148>)
 8002d3a:	f043 0308 	orr.w	r3, r3, #8
 8002d3e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d40:	4b14      	ldr	r3, [pc, #80]	@ (8002d94 <HAL_UART_MspInit+0x148>)
 8002d42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d44:	f003 0308 	and.w	r3, r3, #8
 8002d48:	60fb      	str	r3, [r7, #12]
 8002d4a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002d4c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002d50:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d54:	2302      	movs	r3, #2
 8002d56:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d60:	2303      	movs	r3, #3
 8002d62:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002d66:	2307      	movs	r3, #7
 8002d68:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d6c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002d70:	4619      	mov	r1, r3
 8002d72:	4809      	ldr	r0, [pc, #36]	@ (8002d98 <HAL_UART_MspInit+0x14c>)
 8002d74:	f000 fada 	bl	800332c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 8002d78:	2200      	movs	r2, #0
 8002d7a:	2101      	movs	r1, #1
 8002d7c:	2027      	movs	r0, #39	@ 0x27
 8002d7e:	f000 f994 	bl	80030aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002d82:	2027      	movs	r0, #39	@ 0x27
 8002d84:	f000 f9ad 	bl	80030e2 <HAL_NVIC_EnableIRQ>
}
 8002d88:	bf00      	nop
 8002d8a:	37c0      	adds	r7, #192	@ 0xc0
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}
 8002d90:	40004400 	.word	0x40004400
 8002d94:	40023800 	.word	0x40023800
 8002d98:	40020c00 	.word	0x40020c00
 8002d9c:	40004800 	.word	0x40004800

08002da0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002da0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002dd8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002da4:	f7ff fc30 	bl	8002608 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002da8:	480c      	ldr	r0, [pc, #48]	@ (8002ddc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002daa:	490d      	ldr	r1, [pc, #52]	@ (8002de0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002dac:	4a0d      	ldr	r2, [pc, #52]	@ (8002de4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002dae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002db0:	e002      	b.n	8002db8 <LoopCopyDataInit>

08002db2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002db2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002db4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002db6:	3304      	adds	r3, #4

08002db8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002db8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002dba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002dbc:	d3f9      	bcc.n	8002db2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002dbe:	4a0a      	ldr	r2, [pc, #40]	@ (8002de8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002dc0:	4c0a      	ldr	r4, [pc, #40]	@ (8002dec <LoopFillZerobss+0x22>)
  movs r3, #0
 8002dc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002dc4:	e001      	b.n	8002dca <LoopFillZerobss>

08002dc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002dc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002dc8:	3204      	adds	r2, #4

08002dca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002dca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002dcc:	d3fb      	bcc.n	8002dc6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002dce:	f005 f9eb 	bl	80081a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002dd2:	f7fe fe69 	bl	8001aa8 <main>
  bx  lr    
 8002dd6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002dd8:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002ddc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002de0:	200000ac 	.word	0x200000ac
  ldr r2, =_sidata
 8002de4:	0800902c 	.word	0x0800902c
  ldr r2, =_sbss
 8002de8:	200000ac 	.word	0x200000ac
  ldr r4, =_ebss
 8002dec:	20000558 	.word	0x20000558

08002df0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002df0:	e7fe      	b.n	8002df0 <ADC_IRQHandler>

08002df2 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002df2:	b580      	push	{r7, lr}
 8002df4:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002df6:	2003      	movs	r0, #3
 8002df8:	f000 f94c 	bl	8003094 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002dfc:	2000      	movs	r0, #0
 8002dfe:	f000 f805 	bl	8002e0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e02:	f7ff fb3f 	bl	8002484 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e06:	2300      	movs	r3, #0
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	bd80      	pop	{r7, pc}

08002e0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b082      	sub	sp, #8
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e14:	4b12      	ldr	r3, [pc, #72]	@ (8002e60 <HAL_InitTick+0x54>)
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	4b12      	ldr	r3, [pc, #72]	@ (8002e64 <HAL_InitTick+0x58>)
 8002e1a:	781b      	ldrb	r3, [r3, #0]
 8002e1c:	4619      	mov	r1, r3
 8002e1e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002e22:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e26:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	f000 f967 	bl	80030fe <HAL_SYSTICK_Config>
 8002e30:	4603      	mov	r3, r0
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d001      	beq.n	8002e3a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e36:	2301      	movs	r3, #1
 8002e38:	e00e      	b.n	8002e58 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2b0f      	cmp	r3, #15
 8002e3e:	d80a      	bhi.n	8002e56 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e40:	2200      	movs	r2, #0
 8002e42:	6879      	ldr	r1, [r7, #4]
 8002e44:	f04f 30ff 	mov.w	r0, #4294967295
 8002e48:	f000 f92f 	bl	80030aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e4c:	4a06      	ldr	r2, [pc, #24]	@ (8002e68 <HAL_InitTick+0x5c>)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e52:	2300      	movs	r3, #0
 8002e54:	e000      	b.n	8002e58 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	3708      	adds	r7, #8
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}
 8002e60:	20000050 	.word	0x20000050
 8002e64:	20000058 	.word	0x20000058
 8002e68:	20000054 	.word	0x20000054

08002e6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e70:	4b06      	ldr	r3, [pc, #24]	@ (8002e8c <HAL_IncTick+0x20>)
 8002e72:	781b      	ldrb	r3, [r3, #0]
 8002e74:	461a      	mov	r2, r3
 8002e76:	4b06      	ldr	r3, [pc, #24]	@ (8002e90 <HAL_IncTick+0x24>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	4413      	add	r3, r2
 8002e7c:	4a04      	ldr	r2, [pc, #16]	@ (8002e90 <HAL_IncTick+0x24>)
 8002e7e:	6013      	str	r3, [r2, #0]
}
 8002e80:	bf00      	nop
 8002e82:	46bd      	mov	sp, r7
 8002e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e88:	4770      	bx	lr
 8002e8a:	bf00      	nop
 8002e8c:	20000058 	.word	0x20000058
 8002e90:	2000040c 	.word	0x2000040c

08002e94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e94:	b480      	push	{r7}
 8002e96:	af00      	add	r7, sp, #0
  return uwTick;
 8002e98:	4b03      	ldr	r3, [pc, #12]	@ (8002ea8 <HAL_GetTick+0x14>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr
 8002ea6:	bf00      	nop
 8002ea8:	2000040c 	.word	0x2000040c

08002eac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b084      	sub	sp, #16
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002eb4:	f7ff ffee 	bl	8002e94 <HAL_GetTick>
 8002eb8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ec4:	d005      	beq.n	8002ed2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002ec6:	4b0a      	ldr	r3, [pc, #40]	@ (8002ef0 <HAL_Delay+0x44>)
 8002ec8:	781b      	ldrb	r3, [r3, #0]
 8002eca:	461a      	mov	r2, r3
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	4413      	add	r3, r2
 8002ed0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002ed2:	bf00      	nop
 8002ed4:	f7ff ffde 	bl	8002e94 <HAL_GetTick>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	1ad3      	subs	r3, r2, r3
 8002ede:	68fa      	ldr	r2, [r7, #12]
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d8f7      	bhi.n	8002ed4 <HAL_Delay+0x28>
  {
  }
}
 8002ee4:	bf00      	nop
 8002ee6:	bf00      	nop
 8002ee8:	3710      	adds	r7, #16
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}
 8002eee:	bf00      	nop
 8002ef0:	20000058 	.word	0x20000058

08002ef4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b085      	sub	sp, #20
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	f003 0307 	and.w	r3, r3, #7
 8002f02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f04:	4b0b      	ldr	r3, [pc, #44]	@ (8002f34 <__NVIC_SetPriorityGrouping+0x40>)
 8002f06:	68db      	ldr	r3, [r3, #12]
 8002f08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f0a:	68ba      	ldr	r2, [r7, #8]
 8002f0c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f10:	4013      	ands	r3, r2
 8002f12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f18:	68bb      	ldr	r3, [r7, #8]
 8002f1a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002f1c:	4b06      	ldr	r3, [pc, #24]	@ (8002f38 <__NVIC_SetPriorityGrouping+0x44>)
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f22:	4a04      	ldr	r2, [pc, #16]	@ (8002f34 <__NVIC_SetPriorityGrouping+0x40>)
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	60d3      	str	r3, [r2, #12]
}
 8002f28:	bf00      	nop
 8002f2a:	3714      	adds	r7, #20
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f32:	4770      	bx	lr
 8002f34:	e000ed00 	.word	0xe000ed00
 8002f38:	05fa0000 	.word	0x05fa0000

08002f3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f40:	4b04      	ldr	r3, [pc, #16]	@ (8002f54 <__NVIC_GetPriorityGrouping+0x18>)
 8002f42:	68db      	ldr	r3, [r3, #12]
 8002f44:	0a1b      	lsrs	r3, r3, #8
 8002f46:	f003 0307 	and.w	r3, r3, #7
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f52:	4770      	bx	lr
 8002f54:	e000ed00 	.word	0xe000ed00

08002f58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b083      	sub	sp, #12
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	4603      	mov	r3, r0
 8002f60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	db0b      	blt.n	8002f82 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f6a:	79fb      	ldrb	r3, [r7, #7]
 8002f6c:	f003 021f 	and.w	r2, r3, #31
 8002f70:	4907      	ldr	r1, [pc, #28]	@ (8002f90 <__NVIC_EnableIRQ+0x38>)
 8002f72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f76:	095b      	lsrs	r3, r3, #5
 8002f78:	2001      	movs	r0, #1
 8002f7a:	fa00 f202 	lsl.w	r2, r0, r2
 8002f7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002f82:	bf00      	nop
 8002f84:	370c      	adds	r7, #12
 8002f86:	46bd      	mov	sp, r7
 8002f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8c:	4770      	bx	lr
 8002f8e:	bf00      	nop
 8002f90:	e000e100 	.word	0xe000e100

08002f94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b083      	sub	sp, #12
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	6039      	str	r1, [r7, #0]
 8002f9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	db0a      	blt.n	8002fbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	b2da      	uxtb	r2, r3
 8002fac:	490c      	ldr	r1, [pc, #48]	@ (8002fe0 <__NVIC_SetPriority+0x4c>)
 8002fae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fb2:	0112      	lsls	r2, r2, #4
 8002fb4:	b2d2      	uxtb	r2, r2
 8002fb6:	440b      	add	r3, r1
 8002fb8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fbc:	e00a      	b.n	8002fd4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	b2da      	uxtb	r2, r3
 8002fc2:	4908      	ldr	r1, [pc, #32]	@ (8002fe4 <__NVIC_SetPriority+0x50>)
 8002fc4:	79fb      	ldrb	r3, [r7, #7]
 8002fc6:	f003 030f 	and.w	r3, r3, #15
 8002fca:	3b04      	subs	r3, #4
 8002fcc:	0112      	lsls	r2, r2, #4
 8002fce:	b2d2      	uxtb	r2, r2
 8002fd0:	440b      	add	r3, r1
 8002fd2:	761a      	strb	r2, [r3, #24]
}
 8002fd4:	bf00      	nop
 8002fd6:	370c      	adds	r7, #12
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fde:	4770      	bx	lr
 8002fe0:	e000e100 	.word	0xe000e100
 8002fe4:	e000ed00 	.word	0xe000ed00

08002fe8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b089      	sub	sp, #36	@ 0x24
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	60f8      	str	r0, [r7, #12]
 8002ff0:	60b9      	str	r1, [r7, #8]
 8002ff2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	f003 0307 	and.w	r3, r3, #7
 8002ffa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ffc:	69fb      	ldr	r3, [r7, #28]
 8002ffe:	f1c3 0307 	rsb	r3, r3, #7
 8003002:	2b04      	cmp	r3, #4
 8003004:	bf28      	it	cs
 8003006:	2304      	movcs	r3, #4
 8003008:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800300a:	69fb      	ldr	r3, [r7, #28]
 800300c:	3304      	adds	r3, #4
 800300e:	2b06      	cmp	r3, #6
 8003010:	d902      	bls.n	8003018 <NVIC_EncodePriority+0x30>
 8003012:	69fb      	ldr	r3, [r7, #28]
 8003014:	3b03      	subs	r3, #3
 8003016:	e000      	b.n	800301a <NVIC_EncodePriority+0x32>
 8003018:	2300      	movs	r3, #0
 800301a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800301c:	f04f 32ff 	mov.w	r2, #4294967295
 8003020:	69bb      	ldr	r3, [r7, #24]
 8003022:	fa02 f303 	lsl.w	r3, r2, r3
 8003026:	43da      	mvns	r2, r3
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	401a      	ands	r2, r3
 800302c:	697b      	ldr	r3, [r7, #20]
 800302e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003030:	f04f 31ff 	mov.w	r1, #4294967295
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	fa01 f303 	lsl.w	r3, r1, r3
 800303a:	43d9      	mvns	r1, r3
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003040:	4313      	orrs	r3, r2
         );
}
 8003042:	4618      	mov	r0, r3
 8003044:	3724      	adds	r7, #36	@ 0x24
 8003046:	46bd      	mov	sp, r7
 8003048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304c:	4770      	bx	lr
	...

08003050 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b082      	sub	sp, #8
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	3b01      	subs	r3, #1
 800305c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003060:	d301      	bcc.n	8003066 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003062:	2301      	movs	r3, #1
 8003064:	e00f      	b.n	8003086 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003066:	4a0a      	ldr	r2, [pc, #40]	@ (8003090 <SysTick_Config+0x40>)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	3b01      	subs	r3, #1
 800306c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800306e:	210f      	movs	r1, #15
 8003070:	f04f 30ff 	mov.w	r0, #4294967295
 8003074:	f7ff ff8e 	bl	8002f94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003078:	4b05      	ldr	r3, [pc, #20]	@ (8003090 <SysTick_Config+0x40>)
 800307a:	2200      	movs	r2, #0
 800307c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800307e:	4b04      	ldr	r3, [pc, #16]	@ (8003090 <SysTick_Config+0x40>)
 8003080:	2207      	movs	r2, #7
 8003082:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003084:	2300      	movs	r3, #0
}
 8003086:	4618      	mov	r0, r3
 8003088:	3708      	adds	r7, #8
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}
 800308e:	bf00      	nop
 8003090:	e000e010 	.word	0xe000e010

08003094 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b082      	sub	sp, #8
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800309c:	6878      	ldr	r0, [r7, #4]
 800309e:	f7ff ff29 	bl	8002ef4 <__NVIC_SetPriorityGrouping>
}
 80030a2:	bf00      	nop
 80030a4:	3708      	adds	r7, #8
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}

080030aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80030aa:	b580      	push	{r7, lr}
 80030ac:	b086      	sub	sp, #24
 80030ae:	af00      	add	r7, sp, #0
 80030b0:	4603      	mov	r3, r0
 80030b2:	60b9      	str	r1, [r7, #8]
 80030b4:	607a      	str	r2, [r7, #4]
 80030b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80030b8:	2300      	movs	r3, #0
 80030ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030bc:	f7ff ff3e 	bl	8002f3c <__NVIC_GetPriorityGrouping>
 80030c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030c2:	687a      	ldr	r2, [r7, #4]
 80030c4:	68b9      	ldr	r1, [r7, #8]
 80030c6:	6978      	ldr	r0, [r7, #20]
 80030c8:	f7ff ff8e 	bl	8002fe8 <NVIC_EncodePriority>
 80030cc:	4602      	mov	r2, r0
 80030ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030d2:	4611      	mov	r1, r2
 80030d4:	4618      	mov	r0, r3
 80030d6:	f7ff ff5d 	bl	8002f94 <__NVIC_SetPriority>
}
 80030da:	bf00      	nop
 80030dc:	3718      	adds	r7, #24
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}

080030e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030e2:	b580      	push	{r7, lr}
 80030e4:	b082      	sub	sp, #8
 80030e6:	af00      	add	r7, sp, #0
 80030e8:	4603      	mov	r3, r0
 80030ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030f0:	4618      	mov	r0, r3
 80030f2:	f7ff ff31 	bl	8002f58 <__NVIC_EnableIRQ>
}
 80030f6:	bf00      	nop
 80030f8:	3708      	adds	r7, #8
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}

080030fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030fe:	b580      	push	{r7, lr}
 8003100:	b082      	sub	sp, #8
 8003102:	af00      	add	r7, sp, #0
 8003104:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	f7ff ffa2 	bl	8003050 <SysTick_Config>
 800310c:	4603      	mov	r3, r0
}
 800310e:	4618      	mov	r0, r3
 8003110:	3708      	adds	r7, #8
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}
	...

08003118 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8003118:	b480      	push	{r7}
 800311a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 800311c:	f3bf 8f5f 	dmb	sy
}
 8003120:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8003122:	4b07      	ldr	r3, [pc, #28]	@ (8003140 <HAL_MPU_Disable+0x28>)
 8003124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003126:	4a06      	ldr	r2, [pc, #24]	@ (8003140 <HAL_MPU_Disable+0x28>)
 8003128:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800312c:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800312e:	4b05      	ldr	r3, [pc, #20]	@ (8003144 <HAL_MPU_Disable+0x2c>)
 8003130:	2200      	movs	r2, #0
 8003132:	605a      	str	r2, [r3, #4]
}
 8003134:	bf00      	nop
 8003136:	46bd      	mov	sp, r7
 8003138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313c:	4770      	bx	lr
 800313e:	bf00      	nop
 8003140:	e000ed00 	.word	0xe000ed00
 8003144:	e000ed90 	.word	0xe000ed90

08003148 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003148:	b480      	push	{r7}
 800314a:	b083      	sub	sp, #12
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003150:	4a0b      	ldr	r2, [pc, #44]	@ (8003180 <HAL_MPU_Enable+0x38>)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	f043 0301 	orr.w	r3, r3, #1
 8003158:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800315a:	4b0a      	ldr	r3, [pc, #40]	@ (8003184 <HAL_MPU_Enable+0x3c>)
 800315c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800315e:	4a09      	ldr	r2, [pc, #36]	@ (8003184 <HAL_MPU_Enable+0x3c>)
 8003160:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003164:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8003166:	f3bf 8f4f 	dsb	sy
}
 800316a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800316c:	f3bf 8f6f 	isb	sy
}
 8003170:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8003172:	bf00      	nop
 8003174:	370c      	adds	r7, #12
 8003176:	46bd      	mov	sp, r7
 8003178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317c:	4770      	bx	lr
 800317e:	bf00      	nop
 8003180:	e000ed90 	.word	0xe000ed90
 8003184:	e000ed00 	.word	0xe000ed00

08003188 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8003188:	b480      	push	{r7}
 800318a:	b083      	sub	sp, #12
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	785a      	ldrb	r2, [r3, #1]
 8003194:	4b1b      	ldr	r3, [pc, #108]	@ (8003204 <HAL_MPU_ConfigRegion+0x7c>)
 8003196:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8003198:	4b1a      	ldr	r3, [pc, #104]	@ (8003204 <HAL_MPU_ConfigRegion+0x7c>)
 800319a:	691b      	ldr	r3, [r3, #16]
 800319c:	4a19      	ldr	r2, [pc, #100]	@ (8003204 <HAL_MPU_ConfigRegion+0x7c>)
 800319e:	f023 0301 	bic.w	r3, r3, #1
 80031a2:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80031a4:	4a17      	ldr	r2, [pc, #92]	@ (8003204 <HAL_MPU_ConfigRegion+0x7c>)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	7b1b      	ldrb	r3, [r3, #12]
 80031b0:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	7adb      	ldrb	r3, [r3, #11]
 80031b6:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80031b8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	7a9b      	ldrb	r3, [r3, #10]
 80031be:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80031c0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	7b5b      	ldrb	r3, [r3, #13]
 80031c6:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80031c8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	7b9b      	ldrb	r3, [r3, #14]
 80031ce:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80031d0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	7bdb      	ldrb	r3, [r3, #15]
 80031d6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80031d8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	7a5b      	ldrb	r3, [r3, #9]
 80031de:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80031e0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	7a1b      	ldrb	r3, [r3, #8]
 80031e6:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80031e8:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80031ea:	687a      	ldr	r2, [r7, #4]
 80031ec:	7812      	ldrb	r2, [r2, #0]
 80031ee:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80031f0:	4a04      	ldr	r2, [pc, #16]	@ (8003204 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80031f2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80031f4:	6113      	str	r3, [r2, #16]
}
 80031f6:	bf00      	nop
 80031f8:	370c      	adds	r7, #12
 80031fa:	46bd      	mov	sp, r7
 80031fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003200:	4770      	bx	lr
 8003202:	bf00      	nop
 8003204:	e000ed90 	.word	0xe000ed90

08003208 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b084      	sub	sp, #16
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003214:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003216:	f7ff fe3d 	bl	8002e94 <HAL_GetTick>
 800321a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003222:	b2db      	uxtb	r3, r3
 8003224:	2b02      	cmp	r3, #2
 8003226:	d008      	beq.n	800323a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2280      	movs	r2, #128	@ 0x80
 800322c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2200      	movs	r2, #0
 8003232:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	e052      	b.n	80032e0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f022 0216 	bic.w	r2, r2, #22
 8003248:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	695a      	ldr	r2, [r3, #20]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003258:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800325e:	2b00      	cmp	r3, #0
 8003260:	d103      	bne.n	800326a <HAL_DMA_Abort+0x62>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003266:	2b00      	cmp	r3, #0
 8003268:	d007      	beq.n	800327a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	681a      	ldr	r2, [r3, #0]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f022 0208 	bic.w	r2, r2, #8
 8003278:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	681a      	ldr	r2, [r3, #0]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f022 0201 	bic.w	r2, r2, #1
 8003288:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800328a:	e013      	b.n	80032b4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800328c:	f7ff fe02 	bl	8002e94 <HAL_GetTick>
 8003290:	4602      	mov	r2, r0
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	1ad3      	subs	r3, r2, r3
 8003296:	2b05      	cmp	r3, #5
 8003298:	d90c      	bls.n	80032b4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2220      	movs	r2, #32
 800329e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2203      	movs	r2, #3
 80032a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2200      	movs	r2, #0
 80032ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 80032b0:	2303      	movs	r3, #3
 80032b2:	e015      	b.n	80032e0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 0301 	and.w	r3, r3, #1
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d1e4      	bne.n	800328c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032c6:	223f      	movs	r2, #63	@ 0x3f
 80032c8:	409a      	lsls	r2, r3
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2201      	movs	r2, #1
 80032d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2200      	movs	r2, #0
 80032da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 80032de:	2300      	movs	r3, #0
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	3710      	adds	r7, #16
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}

080032e8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b083      	sub	sp, #12
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80032f6:	b2db      	uxtb	r3, r3
 80032f8:	2b02      	cmp	r3, #2
 80032fa:	d004      	beq.n	8003306 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2280      	movs	r2, #128	@ 0x80
 8003300:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	e00c      	b.n	8003320 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2205      	movs	r2, #5
 800330a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	681a      	ldr	r2, [r3, #0]
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f022 0201 	bic.w	r2, r2, #1
 800331c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800331e:	2300      	movs	r3, #0
}
 8003320:	4618      	mov	r0, r3
 8003322:	370c      	adds	r7, #12
 8003324:	46bd      	mov	sp, r7
 8003326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332a:	4770      	bx	lr

0800332c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800332c:	b480      	push	{r7}
 800332e:	b089      	sub	sp, #36	@ 0x24
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
 8003334:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003336:	2300      	movs	r3, #0
 8003338:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800333a:	2300      	movs	r3, #0
 800333c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800333e:	2300      	movs	r3, #0
 8003340:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003342:	2300      	movs	r3, #0
 8003344:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8003346:	2300      	movs	r3, #0
 8003348:	61fb      	str	r3, [r7, #28]
 800334a:	e175      	b.n	8003638 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800334c:	2201      	movs	r2, #1
 800334e:	69fb      	ldr	r3, [r7, #28]
 8003350:	fa02 f303 	lsl.w	r3, r2, r3
 8003354:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	697a      	ldr	r2, [r7, #20]
 800335c:	4013      	ands	r3, r2
 800335e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8003360:	693a      	ldr	r2, [r7, #16]
 8003362:	697b      	ldr	r3, [r7, #20]
 8003364:	429a      	cmp	r2, r3
 8003366:	f040 8164 	bne.w	8003632 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	f003 0303 	and.w	r3, r3, #3
 8003372:	2b01      	cmp	r3, #1
 8003374:	d005      	beq.n	8003382 <HAL_GPIO_Init+0x56>
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	f003 0303 	and.w	r3, r3, #3
 800337e:	2b02      	cmp	r3, #2
 8003380:	d130      	bne.n	80033e4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003388:	69fb      	ldr	r3, [r7, #28]
 800338a:	005b      	lsls	r3, r3, #1
 800338c:	2203      	movs	r2, #3
 800338e:	fa02 f303 	lsl.w	r3, r2, r3
 8003392:	43db      	mvns	r3, r3
 8003394:	69ba      	ldr	r2, [r7, #24]
 8003396:	4013      	ands	r3, r2
 8003398:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	68da      	ldr	r2, [r3, #12]
 800339e:	69fb      	ldr	r3, [r7, #28]
 80033a0:	005b      	lsls	r3, r3, #1
 80033a2:	fa02 f303 	lsl.w	r3, r2, r3
 80033a6:	69ba      	ldr	r2, [r7, #24]
 80033a8:	4313      	orrs	r3, r2
 80033aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	69ba      	ldr	r2, [r7, #24]
 80033b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80033b8:	2201      	movs	r2, #1
 80033ba:	69fb      	ldr	r3, [r7, #28]
 80033bc:	fa02 f303 	lsl.w	r3, r2, r3
 80033c0:	43db      	mvns	r3, r3
 80033c2:	69ba      	ldr	r2, [r7, #24]
 80033c4:	4013      	ands	r3, r2
 80033c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	091b      	lsrs	r3, r3, #4
 80033ce:	f003 0201 	and.w	r2, r3, #1
 80033d2:	69fb      	ldr	r3, [r7, #28]
 80033d4:	fa02 f303 	lsl.w	r3, r2, r3
 80033d8:	69ba      	ldr	r2, [r7, #24]
 80033da:	4313      	orrs	r3, r2
 80033dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	69ba      	ldr	r2, [r7, #24]
 80033e2:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	f003 0303 	and.w	r3, r3, #3
 80033ec:	2b03      	cmp	r3, #3
 80033ee:	d017      	beq.n	8003420 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	68db      	ldr	r3, [r3, #12]
 80033f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80033f6:	69fb      	ldr	r3, [r7, #28]
 80033f8:	005b      	lsls	r3, r3, #1
 80033fa:	2203      	movs	r2, #3
 80033fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003400:	43db      	mvns	r3, r3
 8003402:	69ba      	ldr	r2, [r7, #24]
 8003404:	4013      	ands	r3, r2
 8003406:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	689a      	ldr	r2, [r3, #8]
 800340c:	69fb      	ldr	r3, [r7, #28]
 800340e:	005b      	lsls	r3, r3, #1
 8003410:	fa02 f303 	lsl.w	r3, r2, r3
 8003414:	69ba      	ldr	r2, [r7, #24]
 8003416:	4313      	orrs	r3, r2
 8003418:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	69ba      	ldr	r2, [r7, #24]
 800341e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	f003 0303 	and.w	r3, r3, #3
 8003428:	2b02      	cmp	r3, #2
 800342a:	d123      	bne.n	8003474 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800342c:	69fb      	ldr	r3, [r7, #28]
 800342e:	08da      	lsrs	r2, r3, #3
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	3208      	adds	r2, #8
 8003434:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003438:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800343a:	69fb      	ldr	r3, [r7, #28]
 800343c:	f003 0307 	and.w	r3, r3, #7
 8003440:	009b      	lsls	r3, r3, #2
 8003442:	220f      	movs	r2, #15
 8003444:	fa02 f303 	lsl.w	r3, r2, r3
 8003448:	43db      	mvns	r3, r3
 800344a:	69ba      	ldr	r2, [r7, #24]
 800344c:	4013      	ands	r3, r2
 800344e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	691a      	ldr	r2, [r3, #16]
 8003454:	69fb      	ldr	r3, [r7, #28]
 8003456:	f003 0307 	and.w	r3, r3, #7
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	fa02 f303 	lsl.w	r3, r2, r3
 8003460:	69ba      	ldr	r2, [r7, #24]
 8003462:	4313      	orrs	r3, r2
 8003464:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003466:	69fb      	ldr	r3, [r7, #28]
 8003468:	08da      	lsrs	r2, r3, #3
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	3208      	adds	r2, #8
 800346e:	69b9      	ldr	r1, [r7, #24]
 8003470:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800347a:	69fb      	ldr	r3, [r7, #28]
 800347c:	005b      	lsls	r3, r3, #1
 800347e:	2203      	movs	r2, #3
 8003480:	fa02 f303 	lsl.w	r3, r2, r3
 8003484:	43db      	mvns	r3, r3
 8003486:	69ba      	ldr	r2, [r7, #24]
 8003488:	4013      	ands	r3, r2
 800348a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	f003 0203 	and.w	r2, r3, #3
 8003494:	69fb      	ldr	r3, [r7, #28]
 8003496:	005b      	lsls	r3, r3, #1
 8003498:	fa02 f303 	lsl.w	r3, r2, r3
 800349c:	69ba      	ldr	r2, [r7, #24]
 800349e:	4313      	orrs	r3, r2
 80034a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	69ba      	ldr	r2, [r7, #24]
 80034a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	f000 80be 	beq.w	8003632 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034b6:	4b66      	ldr	r3, [pc, #408]	@ (8003650 <HAL_GPIO_Init+0x324>)
 80034b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034ba:	4a65      	ldr	r2, [pc, #404]	@ (8003650 <HAL_GPIO_Init+0x324>)
 80034bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80034c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80034c2:	4b63      	ldr	r3, [pc, #396]	@ (8003650 <HAL_GPIO_Init+0x324>)
 80034c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034ca:	60fb      	str	r3, [r7, #12]
 80034cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80034ce:	4a61      	ldr	r2, [pc, #388]	@ (8003654 <HAL_GPIO_Init+0x328>)
 80034d0:	69fb      	ldr	r3, [r7, #28]
 80034d2:	089b      	lsrs	r3, r3, #2
 80034d4:	3302      	adds	r3, #2
 80034d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034da:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80034dc:	69fb      	ldr	r3, [r7, #28]
 80034de:	f003 0303 	and.w	r3, r3, #3
 80034e2:	009b      	lsls	r3, r3, #2
 80034e4:	220f      	movs	r2, #15
 80034e6:	fa02 f303 	lsl.w	r3, r2, r3
 80034ea:	43db      	mvns	r3, r3
 80034ec:	69ba      	ldr	r2, [r7, #24]
 80034ee:	4013      	ands	r3, r2
 80034f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	4a58      	ldr	r2, [pc, #352]	@ (8003658 <HAL_GPIO_Init+0x32c>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d037      	beq.n	800356a <HAL_GPIO_Init+0x23e>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	4a57      	ldr	r2, [pc, #348]	@ (800365c <HAL_GPIO_Init+0x330>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d031      	beq.n	8003566 <HAL_GPIO_Init+0x23a>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	4a56      	ldr	r2, [pc, #344]	@ (8003660 <HAL_GPIO_Init+0x334>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d02b      	beq.n	8003562 <HAL_GPIO_Init+0x236>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	4a55      	ldr	r2, [pc, #340]	@ (8003664 <HAL_GPIO_Init+0x338>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d025      	beq.n	800355e <HAL_GPIO_Init+0x232>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	4a54      	ldr	r2, [pc, #336]	@ (8003668 <HAL_GPIO_Init+0x33c>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d01f      	beq.n	800355a <HAL_GPIO_Init+0x22e>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	4a53      	ldr	r2, [pc, #332]	@ (800366c <HAL_GPIO_Init+0x340>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d019      	beq.n	8003556 <HAL_GPIO_Init+0x22a>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	4a52      	ldr	r2, [pc, #328]	@ (8003670 <HAL_GPIO_Init+0x344>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d013      	beq.n	8003552 <HAL_GPIO_Init+0x226>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	4a51      	ldr	r2, [pc, #324]	@ (8003674 <HAL_GPIO_Init+0x348>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d00d      	beq.n	800354e <HAL_GPIO_Init+0x222>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	4a50      	ldr	r2, [pc, #320]	@ (8003678 <HAL_GPIO_Init+0x34c>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d007      	beq.n	800354a <HAL_GPIO_Init+0x21e>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	4a4f      	ldr	r2, [pc, #316]	@ (800367c <HAL_GPIO_Init+0x350>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d101      	bne.n	8003546 <HAL_GPIO_Init+0x21a>
 8003542:	2309      	movs	r3, #9
 8003544:	e012      	b.n	800356c <HAL_GPIO_Init+0x240>
 8003546:	230a      	movs	r3, #10
 8003548:	e010      	b.n	800356c <HAL_GPIO_Init+0x240>
 800354a:	2308      	movs	r3, #8
 800354c:	e00e      	b.n	800356c <HAL_GPIO_Init+0x240>
 800354e:	2307      	movs	r3, #7
 8003550:	e00c      	b.n	800356c <HAL_GPIO_Init+0x240>
 8003552:	2306      	movs	r3, #6
 8003554:	e00a      	b.n	800356c <HAL_GPIO_Init+0x240>
 8003556:	2305      	movs	r3, #5
 8003558:	e008      	b.n	800356c <HAL_GPIO_Init+0x240>
 800355a:	2304      	movs	r3, #4
 800355c:	e006      	b.n	800356c <HAL_GPIO_Init+0x240>
 800355e:	2303      	movs	r3, #3
 8003560:	e004      	b.n	800356c <HAL_GPIO_Init+0x240>
 8003562:	2302      	movs	r3, #2
 8003564:	e002      	b.n	800356c <HAL_GPIO_Init+0x240>
 8003566:	2301      	movs	r3, #1
 8003568:	e000      	b.n	800356c <HAL_GPIO_Init+0x240>
 800356a:	2300      	movs	r3, #0
 800356c:	69fa      	ldr	r2, [r7, #28]
 800356e:	f002 0203 	and.w	r2, r2, #3
 8003572:	0092      	lsls	r2, r2, #2
 8003574:	4093      	lsls	r3, r2
 8003576:	69ba      	ldr	r2, [r7, #24]
 8003578:	4313      	orrs	r3, r2
 800357a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800357c:	4935      	ldr	r1, [pc, #212]	@ (8003654 <HAL_GPIO_Init+0x328>)
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	089b      	lsrs	r3, r3, #2
 8003582:	3302      	adds	r3, #2
 8003584:	69ba      	ldr	r2, [r7, #24]
 8003586:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800358a:	4b3d      	ldr	r3, [pc, #244]	@ (8003680 <HAL_GPIO_Init+0x354>)
 800358c:	689b      	ldr	r3, [r3, #8]
 800358e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003590:	693b      	ldr	r3, [r7, #16]
 8003592:	43db      	mvns	r3, r3
 8003594:	69ba      	ldr	r2, [r7, #24]
 8003596:	4013      	ands	r3, r2
 8003598:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d003      	beq.n	80035ae <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80035a6:	69ba      	ldr	r2, [r7, #24]
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	4313      	orrs	r3, r2
 80035ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80035ae:	4a34      	ldr	r2, [pc, #208]	@ (8003680 <HAL_GPIO_Init+0x354>)
 80035b0:	69bb      	ldr	r3, [r7, #24]
 80035b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80035b4:	4b32      	ldr	r3, [pc, #200]	@ (8003680 <HAL_GPIO_Init+0x354>)
 80035b6:	68db      	ldr	r3, [r3, #12]
 80035b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	43db      	mvns	r3, r3
 80035be:	69ba      	ldr	r2, [r7, #24]
 80035c0:	4013      	ands	r3, r2
 80035c2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d003      	beq.n	80035d8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80035d0:	69ba      	ldr	r2, [r7, #24]
 80035d2:	693b      	ldr	r3, [r7, #16]
 80035d4:	4313      	orrs	r3, r2
 80035d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80035d8:	4a29      	ldr	r2, [pc, #164]	@ (8003680 <HAL_GPIO_Init+0x354>)
 80035da:	69bb      	ldr	r3, [r7, #24]
 80035dc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80035de:	4b28      	ldr	r3, [pc, #160]	@ (8003680 <HAL_GPIO_Init+0x354>)
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035e4:	693b      	ldr	r3, [r7, #16]
 80035e6:	43db      	mvns	r3, r3
 80035e8:	69ba      	ldr	r2, [r7, #24]
 80035ea:	4013      	ands	r3, r2
 80035ec:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d003      	beq.n	8003602 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80035fa:	69ba      	ldr	r2, [r7, #24]
 80035fc:	693b      	ldr	r3, [r7, #16]
 80035fe:	4313      	orrs	r3, r2
 8003600:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003602:	4a1f      	ldr	r2, [pc, #124]	@ (8003680 <HAL_GPIO_Init+0x354>)
 8003604:	69bb      	ldr	r3, [r7, #24]
 8003606:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003608:	4b1d      	ldr	r3, [pc, #116]	@ (8003680 <HAL_GPIO_Init+0x354>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	43db      	mvns	r3, r3
 8003612:	69ba      	ldr	r2, [r7, #24]
 8003614:	4013      	ands	r3, r2
 8003616:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003620:	2b00      	cmp	r3, #0
 8003622:	d003      	beq.n	800362c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003624:	69ba      	ldr	r2, [r7, #24]
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	4313      	orrs	r3, r2
 800362a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800362c:	4a14      	ldr	r2, [pc, #80]	@ (8003680 <HAL_GPIO_Init+0x354>)
 800362e:	69bb      	ldr	r3, [r7, #24]
 8003630:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8003632:	69fb      	ldr	r3, [r7, #28]
 8003634:	3301      	adds	r3, #1
 8003636:	61fb      	str	r3, [r7, #28]
 8003638:	69fb      	ldr	r3, [r7, #28]
 800363a:	2b0f      	cmp	r3, #15
 800363c:	f67f ae86 	bls.w	800334c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003640:	bf00      	nop
 8003642:	bf00      	nop
 8003644:	3724      	adds	r7, #36	@ 0x24
 8003646:	46bd      	mov	sp, r7
 8003648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364c:	4770      	bx	lr
 800364e:	bf00      	nop
 8003650:	40023800 	.word	0x40023800
 8003654:	40013800 	.word	0x40013800
 8003658:	40020000 	.word	0x40020000
 800365c:	40020400 	.word	0x40020400
 8003660:	40020800 	.word	0x40020800
 8003664:	40020c00 	.word	0x40020c00
 8003668:	40021000 	.word	0x40021000
 800366c:	40021400 	.word	0x40021400
 8003670:	40021800 	.word	0x40021800
 8003674:	40021c00 	.word	0x40021c00
 8003678:	40022000 	.word	0x40022000
 800367c:	40022400 	.word	0x40022400
 8003680:	40013c00 	.word	0x40013c00

08003684 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003684:	b480      	push	{r7}
 8003686:	b085      	sub	sp, #20
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
 800368c:	460b      	mov	r3, r1
 800368e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	691a      	ldr	r2, [r3, #16]
 8003694:	887b      	ldrh	r3, [r7, #2]
 8003696:	4013      	ands	r3, r2
 8003698:	2b00      	cmp	r3, #0
 800369a:	d002      	beq.n	80036a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800369c:	2301      	movs	r3, #1
 800369e:	73fb      	strb	r3, [r7, #15]
 80036a0:	e001      	b.n	80036a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80036a2:	2300      	movs	r3, #0
 80036a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80036a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	3714      	adds	r7, #20
 80036ac:	46bd      	mov	sp, r7
 80036ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b2:	4770      	bx	lr

080036b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b083      	sub	sp, #12
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
 80036bc:	460b      	mov	r3, r1
 80036be:	807b      	strh	r3, [r7, #2]
 80036c0:	4613      	mov	r3, r2
 80036c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80036c4:	787b      	ldrb	r3, [r7, #1]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d003      	beq.n	80036d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80036ca:	887a      	ldrh	r2, [r7, #2]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80036d0:	e003      	b.n	80036da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80036d2:	887b      	ldrh	r3, [r7, #2]
 80036d4:	041a      	lsls	r2, r3, #16
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	619a      	str	r2, [r3, #24]
}
 80036da:	bf00      	nop
 80036dc:	370c      	adds	r7, #12
 80036de:	46bd      	mov	sp, r7
 80036e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e4:	4770      	bx	lr
	...

080036e8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b082      	sub	sp, #8
 80036ec:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80036ee:	2300      	movs	r3, #0
 80036f0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80036f2:	4b23      	ldr	r3, [pc, #140]	@ (8003780 <HAL_PWREx_EnableOverDrive+0x98>)
 80036f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036f6:	4a22      	ldr	r2, [pc, #136]	@ (8003780 <HAL_PWREx_EnableOverDrive+0x98>)
 80036f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80036fe:	4b20      	ldr	r3, [pc, #128]	@ (8003780 <HAL_PWREx_EnableOverDrive+0x98>)
 8003700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003702:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003706:	603b      	str	r3, [r7, #0]
 8003708:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800370a:	4b1e      	ldr	r3, [pc, #120]	@ (8003784 <HAL_PWREx_EnableOverDrive+0x9c>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4a1d      	ldr	r2, [pc, #116]	@ (8003784 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003710:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003714:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003716:	f7ff fbbd 	bl	8002e94 <HAL_GetTick>
 800371a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800371c:	e009      	b.n	8003732 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800371e:	f7ff fbb9 	bl	8002e94 <HAL_GetTick>
 8003722:	4602      	mov	r2, r0
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	1ad3      	subs	r3, r2, r3
 8003728:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800372c:	d901      	bls.n	8003732 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800372e:	2303      	movs	r3, #3
 8003730:	e022      	b.n	8003778 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003732:	4b14      	ldr	r3, [pc, #80]	@ (8003784 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800373a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800373e:	d1ee      	bne.n	800371e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003740:	4b10      	ldr	r3, [pc, #64]	@ (8003784 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a0f      	ldr	r2, [pc, #60]	@ (8003784 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003746:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800374a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800374c:	f7ff fba2 	bl	8002e94 <HAL_GetTick>
 8003750:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003752:	e009      	b.n	8003768 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003754:	f7ff fb9e 	bl	8002e94 <HAL_GetTick>
 8003758:	4602      	mov	r2, r0
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	1ad3      	subs	r3, r2, r3
 800375e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003762:	d901      	bls.n	8003768 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003764:	2303      	movs	r3, #3
 8003766:	e007      	b.n	8003778 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003768:	4b06      	ldr	r3, [pc, #24]	@ (8003784 <HAL_PWREx_EnableOverDrive+0x9c>)
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003770:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003774:	d1ee      	bne.n	8003754 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003776:	2300      	movs	r3, #0
}
 8003778:	4618      	mov	r0, r3
 800377a:	3708      	adds	r7, #8
 800377c:	46bd      	mov	sp, r7
 800377e:	bd80      	pop	{r7, pc}
 8003780:	40023800 	.word	0x40023800
 8003784:	40007000 	.word	0x40007000

08003788 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b086      	sub	sp, #24
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003790:	2300      	movs	r3, #0
 8003792:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d101      	bne.n	800379e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	e29b      	b.n	8003cd6 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f003 0301 	and.w	r3, r3, #1
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	f000 8087 	beq.w	80038ba <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80037ac:	4b96      	ldr	r3, [pc, #600]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 80037ae:	689b      	ldr	r3, [r3, #8]
 80037b0:	f003 030c 	and.w	r3, r3, #12
 80037b4:	2b04      	cmp	r3, #4
 80037b6:	d00c      	beq.n	80037d2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037b8:	4b93      	ldr	r3, [pc, #588]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	f003 030c 	and.w	r3, r3, #12
 80037c0:	2b08      	cmp	r3, #8
 80037c2:	d112      	bne.n	80037ea <HAL_RCC_OscConfig+0x62>
 80037c4:	4b90      	ldr	r3, [pc, #576]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037cc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80037d0:	d10b      	bne.n	80037ea <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037d2:	4b8d      	ldr	r3, [pc, #564]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d06c      	beq.n	80038b8 <HAL_RCC_OscConfig+0x130>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d168      	bne.n	80038b8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
 80037e8:	e275      	b.n	8003cd6 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037f2:	d106      	bne.n	8003802 <HAL_RCC_OscConfig+0x7a>
 80037f4:	4b84      	ldr	r3, [pc, #528]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a83      	ldr	r2, [pc, #524]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 80037fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037fe:	6013      	str	r3, [r2, #0]
 8003800:	e02e      	b.n	8003860 <HAL_RCC_OscConfig+0xd8>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	685b      	ldr	r3, [r3, #4]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d10c      	bne.n	8003824 <HAL_RCC_OscConfig+0x9c>
 800380a:	4b7f      	ldr	r3, [pc, #508]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a7e      	ldr	r2, [pc, #504]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 8003810:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003814:	6013      	str	r3, [r2, #0]
 8003816:	4b7c      	ldr	r3, [pc, #496]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a7b      	ldr	r2, [pc, #492]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 800381c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003820:	6013      	str	r3, [r2, #0]
 8003822:	e01d      	b.n	8003860 <HAL_RCC_OscConfig+0xd8>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800382c:	d10c      	bne.n	8003848 <HAL_RCC_OscConfig+0xc0>
 800382e:	4b76      	ldr	r3, [pc, #472]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a75      	ldr	r2, [pc, #468]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 8003834:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003838:	6013      	str	r3, [r2, #0]
 800383a:	4b73      	ldr	r3, [pc, #460]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a72      	ldr	r2, [pc, #456]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 8003840:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003844:	6013      	str	r3, [r2, #0]
 8003846:	e00b      	b.n	8003860 <HAL_RCC_OscConfig+0xd8>
 8003848:	4b6f      	ldr	r3, [pc, #444]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a6e      	ldr	r2, [pc, #440]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 800384e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003852:	6013      	str	r3, [r2, #0]
 8003854:	4b6c      	ldr	r3, [pc, #432]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a6b      	ldr	r2, [pc, #428]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 800385a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800385e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d013      	beq.n	8003890 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003868:	f7ff fb14 	bl	8002e94 <HAL_GetTick>
 800386c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800386e:	e008      	b.n	8003882 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003870:	f7ff fb10 	bl	8002e94 <HAL_GetTick>
 8003874:	4602      	mov	r2, r0
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	1ad3      	subs	r3, r2, r3
 800387a:	2b64      	cmp	r3, #100	@ 0x64
 800387c:	d901      	bls.n	8003882 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800387e:	2303      	movs	r3, #3
 8003880:	e229      	b.n	8003cd6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003882:	4b61      	ldr	r3, [pc, #388]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800388a:	2b00      	cmp	r3, #0
 800388c:	d0f0      	beq.n	8003870 <HAL_RCC_OscConfig+0xe8>
 800388e:	e014      	b.n	80038ba <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003890:	f7ff fb00 	bl	8002e94 <HAL_GetTick>
 8003894:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003896:	e008      	b.n	80038aa <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003898:	f7ff fafc 	bl	8002e94 <HAL_GetTick>
 800389c:	4602      	mov	r2, r0
 800389e:	693b      	ldr	r3, [r7, #16]
 80038a0:	1ad3      	subs	r3, r2, r3
 80038a2:	2b64      	cmp	r3, #100	@ 0x64
 80038a4:	d901      	bls.n	80038aa <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80038a6:	2303      	movs	r3, #3
 80038a8:	e215      	b.n	8003cd6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038aa:	4b57      	ldr	r3, [pc, #348]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d1f0      	bne.n	8003898 <HAL_RCC_OscConfig+0x110>
 80038b6:	e000      	b.n	80038ba <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f003 0302 	and.w	r3, r3, #2
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d069      	beq.n	800399a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80038c6:	4b50      	ldr	r3, [pc, #320]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	f003 030c 	and.w	r3, r3, #12
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d00b      	beq.n	80038ea <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038d2:	4b4d      	ldr	r3, [pc, #308]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 80038d4:	689b      	ldr	r3, [r3, #8]
 80038d6:	f003 030c 	and.w	r3, r3, #12
 80038da:	2b08      	cmp	r3, #8
 80038dc:	d11c      	bne.n	8003918 <HAL_RCC_OscConfig+0x190>
 80038de:	4b4a      	ldr	r3, [pc, #296]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d116      	bne.n	8003918 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038ea:	4b47      	ldr	r3, [pc, #284]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f003 0302 	and.w	r3, r3, #2
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d005      	beq.n	8003902 <HAL_RCC_OscConfig+0x17a>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	68db      	ldr	r3, [r3, #12]
 80038fa:	2b01      	cmp	r3, #1
 80038fc:	d001      	beq.n	8003902 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80038fe:	2301      	movs	r3, #1
 8003900:	e1e9      	b.n	8003cd6 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003902:	4b41      	ldr	r3, [pc, #260]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	691b      	ldr	r3, [r3, #16]
 800390e:	00db      	lsls	r3, r3, #3
 8003910:	493d      	ldr	r1, [pc, #244]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 8003912:	4313      	orrs	r3, r2
 8003914:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003916:	e040      	b.n	800399a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	68db      	ldr	r3, [r3, #12]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d023      	beq.n	8003968 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003920:	4b39      	ldr	r3, [pc, #228]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4a38      	ldr	r2, [pc, #224]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 8003926:	f043 0301 	orr.w	r3, r3, #1
 800392a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800392c:	f7ff fab2 	bl	8002e94 <HAL_GetTick>
 8003930:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003932:	e008      	b.n	8003946 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003934:	f7ff faae 	bl	8002e94 <HAL_GetTick>
 8003938:	4602      	mov	r2, r0
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	1ad3      	subs	r3, r2, r3
 800393e:	2b02      	cmp	r3, #2
 8003940:	d901      	bls.n	8003946 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003942:	2303      	movs	r3, #3
 8003944:	e1c7      	b.n	8003cd6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003946:	4b30      	ldr	r3, [pc, #192]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f003 0302 	and.w	r3, r3, #2
 800394e:	2b00      	cmp	r3, #0
 8003950:	d0f0      	beq.n	8003934 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003952:	4b2d      	ldr	r3, [pc, #180]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	691b      	ldr	r3, [r3, #16]
 800395e:	00db      	lsls	r3, r3, #3
 8003960:	4929      	ldr	r1, [pc, #164]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 8003962:	4313      	orrs	r3, r2
 8003964:	600b      	str	r3, [r1, #0]
 8003966:	e018      	b.n	800399a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003968:	4b27      	ldr	r3, [pc, #156]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a26      	ldr	r2, [pc, #152]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 800396e:	f023 0301 	bic.w	r3, r3, #1
 8003972:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003974:	f7ff fa8e 	bl	8002e94 <HAL_GetTick>
 8003978:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800397a:	e008      	b.n	800398e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800397c:	f7ff fa8a 	bl	8002e94 <HAL_GetTick>
 8003980:	4602      	mov	r2, r0
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	1ad3      	subs	r3, r2, r3
 8003986:	2b02      	cmp	r3, #2
 8003988:	d901      	bls.n	800398e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800398a:	2303      	movs	r3, #3
 800398c:	e1a3      	b.n	8003cd6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800398e:	4b1e      	ldr	r3, [pc, #120]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f003 0302 	and.w	r3, r3, #2
 8003996:	2b00      	cmp	r3, #0
 8003998:	d1f0      	bne.n	800397c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 0308 	and.w	r3, r3, #8
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d038      	beq.n	8003a18 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	695b      	ldr	r3, [r3, #20]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d019      	beq.n	80039e2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039ae:	4b16      	ldr	r3, [pc, #88]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 80039b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039b2:	4a15      	ldr	r2, [pc, #84]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 80039b4:	f043 0301 	orr.w	r3, r3, #1
 80039b8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039ba:	f7ff fa6b 	bl	8002e94 <HAL_GetTick>
 80039be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039c0:	e008      	b.n	80039d4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039c2:	f7ff fa67 	bl	8002e94 <HAL_GetTick>
 80039c6:	4602      	mov	r2, r0
 80039c8:	693b      	ldr	r3, [r7, #16]
 80039ca:	1ad3      	subs	r3, r2, r3
 80039cc:	2b02      	cmp	r3, #2
 80039ce:	d901      	bls.n	80039d4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80039d0:	2303      	movs	r3, #3
 80039d2:	e180      	b.n	8003cd6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039d4:	4b0c      	ldr	r3, [pc, #48]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 80039d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039d8:	f003 0302 	and.w	r3, r3, #2
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d0f0      	beq.n	80039c2 <HAL_RCC_OscConfig+0x23a>
 80039e0:	e01a      	b.n	8003a18 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80039e2:	4b09      	ldr	r3, [pc, #36]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 80039e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039e6:	4a08      	ldr	r2, [pc, #32]	@ (8003a08 <HAL_RCC_OscConfig+0x280>)
 80039e8:	f023 0301 	bic.w	r3, r3, #1
 80039ec:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039ee:	f7ff fa51 	bl	8002e94 <HAL_GetTick>
 80039f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039f4:	e00a      	b.n	8003a0c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039f6:	f7ff fa4d 	bl	8002e94 <HAL_GetTick>
 80039fa:	4602      	mov	r2, r0
 80039fc:	693b      	ldr	r3, [r7, #16]
 80039fe:	1ad3      	subs	r3, r2, r3
 8003a00:	2b02      	cmp	r3, #2
 8003a02:	d903      	bls.n	8003a0c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003a04:	2303      	movs	r3, #3
 8003a06:	e166      	b.n	8003cd6 <HAL_RCC_OscConfig+0x54e>
 8003a08:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a0c:	4b92      	ldr	r3, [pc, #584]	@ (8003c58 <HAL_RCC_OscConfig+0x4d0>)
 8003a0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a10:	f003 0302 	and.w	r3, r3, #2
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d1ee      	bne.n	80039f6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f003 0304 	and.w	r3, r3, #4
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	f000 80a4 	beq.w	8003b6e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a26:	4b8c      	ldr	r3, [pc, #560]	@ (8003c58 <HAL_RCC_OscConfig+0x4d0>)
 8003a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d10d      	bne.n	8003a4e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a32:	4b89      	ldr	r3, [pc, #548]	@ (8003c58 <HAL_RCC_OscConfig+0x4d0>)
 8003a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a36:	4a88      	ldr	r2, [pc, #544]	@ (8003c58 <HAL_RCC_OscConfig+0x4d0>)
 8003a38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a3e:	4b86      	ldr	r3, [pc, #536]	@ (8003c58 <HAL_RCC_OscConfig+0x4d0>)
 8003a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a46:	60bb      	str	r3, [r7, #8]
 8003a48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a4e:	4b83      	ldr	r3, [pc, #524]	@ (8003c5c <HAL_RCC_OscConfig+0x4d4>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d118      	bne.n	8003a8c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003a5a:	4b80      	ldr	r3, [pc, #512]	@ (8003c5c <HAL_RCC_OscConfig+0x4d4>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a7f      	ldr	r2, [pc, #508]	@ (8003c5c <HAL_RCC_OscConfig+0x4d4>)
 8003a60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a66:	f7ff fa15 	bl	8002e94 <HAL_GetTick>
 8003a6a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a6c:	e008      	b.n	8003a80 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a6e:	f7ff fa11 	bl	8002e94 <HAL_GetTick>
 8003a72:	4602      	mov	r2, r0
 8003a74:	693b      	ldr	r3, [r7, #16]
 8003a76:	1ad3      	subs	r3, r2, r3
 8003a78:	2b64      	cmp	r3, #100	@ 0x64
 8003a7a:	d901      	bls.n	8003a80 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003a7c:	2303      	movs	r3, #3
 8003a7e:	e12a      	b.n	8003cd6 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a80:	4b76      	ldr	r3, [pc, #472]	@ (8003c5c <HAL_RCC_OscConfig+0x4d4>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d0f0      	beq.n	8003a6e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	689b      	ldr	r3, [r3, #8]
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	d106      	bne.n	8003aa2 <HAL_RCC_OscConfig+0x31a>
 8003a94:	4b70      	ldr	r3, [pc, #448]	@ (8003c58 <HAL_RCC_OscConfig+0x4d0>)
 8003a96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a98:	4a6f      	ldr	r2, [pc, #444]	@ (8003c58 <HAL_RCC_OscConfig+0x4d0>)
 8003a9a:	f043 0301 	orr.w	r3, r3, #1
 8003a9e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003aa0:	e02d      	b.n	8003afe <HAL_RCC_OscConfig+0x376>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d10c      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x33c>
 8003aaa:	4b6b      	ldr	r3, [pc, #428]	@ (8003c58 <HAL_RCC_OscConfig+0x4d0>)
 8003aac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aae:	4a6a      	ldr	r2, [pc, #424]	@ (8003c58 <HAL_RCC_OscConfig+0x4d0>)
 8003ab0:	f023 0301 	bic.w	r3, r3, #1
 8003ab4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ab6:	4b68      	ldr	r3, [pc, #416]	@ (8003c58 <HAL_RCC_OscConfig+0x4d0>)
 8003ab8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aba:	4a67      	ldr	r2, [pc, #412]	@ (8003c58 <HAL_RCC_OscConfig+0x4d0>)
 8003abc:	f023 0304 	bic.w	r3, r3, #4
 8003ac0:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ac2:	e01c      	b.n	8003afe <HAL_RCC_OscConfig+0x376>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	2b05      	cmp	r3, #5
 8003aca:	d10c      	bne.n	8003ae6 <HAL_RCC_OscConfig+0x35e>
 8003acc:	4b62      	ldr	r3, [pc, #392]	@ (8003c58 <HAL_RCC_OscConfig+0x4d0>)
 8003ace:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ad0:	4a61      	ldr	r2, [pc, #388]	@ (8003c58 <HAL_RCC_OscConfig+0x4d0>)
 8003ad2:	f043 0304 	orr.w	r3, r3, #4
 8003ad6:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ad8:	4b5f      	ldr	r3, [pc, #380]	@ (8003c58 <HAL_RCC_OscConfig+0x4d0>)
 8003ada:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003adc:	4a5e      	ldr	r2, [pc, #376]	@ (8003c58 <HAL_RCC_OscConfig+0x4d0>)
 8003ade:	f043 0301 	orr.w	r3, r3, #1
 8003ae2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ae4:	e00b      	b.n	8003afe <HAL_RCC_OscConfig+0x376>
 8003ae6:	4b5c      	ldr	r3, [pc, #368]	@ (8003c58 <HAL_RCC_OscConfig+0x4d0>)
 8003ae8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aea:	4a5b      	ldr	r2, [pc, #364]	@ (8003c58 <HAL_RCC_OscConfig+0x4d0>)
 8003aec:	f023 0301 	bic.w	r3, r3, #1
 8003af0:	6713      	str	r3, [r2, #112]	@ 0x70
 8003af2:	4b59      	ldr	r3, [pc, #356]	@ (8003c58 <HAL_RCC_OscConfig+0x4d0>)
 8003af4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003af6:	4a58      	ldr	r2, [pc, #352]	@ (8003c58 <HAL_RCC_OscConfig+0x4d0>)
 8003af8:	f023 0304 	bic.w	r3, r3, #4
 8003afc:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	689b      	ldr	r3, [r3, #8]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d015      	beq.n	8003b32 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b06:	f7ff f9c5 	bl	8002e94 <HAL_GetTick>
 8003b0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b0c:	e00a      	b.n	8003b24 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b0e:	f7ff f9c1 	bl	8002e94 <HAL_GetTick>
 8003b12:	4602      	mov	r2, r0
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	1ad3      	subs	r3, r2, r3
 8003b18:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d901      	bls.n	8003b24 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003b20:	2303      	movs	r3, #3
 8003b22:	e0d8      	b.n	8003cd6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b24:	4b4c      	ldr	r3, [pc, #304]	@ (8003c58 <HAL_RCC_OscConfig+0x4d0>)
 8003b26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b28:	f003 0302 	and.w	r3, r3, #2
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d0ee      	beq.n	8003b0e <HAL_RCC_OscConfig+0x386>
 8003b30:	e014      	b.n	8003b5c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b32:	f7ff f9af 	bl	8002e94 <HAL_GetTick>
 8003b36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b38:	e00a      	b.n	8003b50 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b3a:	f7ff f9ab 	bl	8002e94 <HAL_GetTick>
 8003b3e:	4602      	mov	r2, r0
 8003b40:	693b      	ldr	r3, [r7, #16]
 8003b42:	1ad3      	subs	r3, r2, r3
 8003b44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d901      	bls.n	8003b50 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003b4c:	2303      	movs	r3, #3
 8003b4e:	e0c2      	b.n	8003cd6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b50:	4b41      	ldr	r3, [pc, #260]	@ (8003c58 <HAL_RCC_OscConfig+0x4d0>)
 8003b52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b54:	f003 0302 	and.w	r3, r3, #2
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d1ee      	bne.n	8003b3a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003b5c:	7dfb      	ldrb	r3, [r7, #23]
 8003b5e:	2b01      	cmp	r3, #1
 8003b60:	d105      	bne.n	8003b6e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b62:	4b3d      	ldr	r3, [pc, #244]	@ (8003c58 <HAL_RCC_OscConfig+0x4d0>)
 8003b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b66:	4a3c      	ldr	r2, [pc, #240]	@ (8003c58 <HAL_RCC_OscConfig+0x4d0>)
 8003b68:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b6c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	699b      	ldr	r3, [r3, #24]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	f000 80ae 	beq.w	8003cd4 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003b78:	4b37      	ldr	r3, [pc, #220]	@ (8003c58 <HAL_RCC_OscConfig+0x4d0>)
 8003b7a:	689b      	ldr	r3, [r3, #8]
 8003b7c:	f003 030c 	and.w	r3, r3, #12
 8003b80:	2b08      	cmp	r3, #8
 8003b82:	d06d      	beq.n	8003c60 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	699b      	ldr	r3, [r3, #24]
 8003b88:	2b02      	cmp	r3, #2
 8003b8a:	d14b      	bne.n	8003c24 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b8c:	4b32      	ldr	r3, [pc, #200]	@ (8003c58 <HAL_RCC_OscConfig+0x4d0>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a31      	ldr	r2, [pc, #196]	@ (8003c58 <HAL_RCC_OscConfig+0x4d0>)
 8003b92:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003b96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b98:	f7ff f97c 	bl	8002e94 <HAL_GetTick>
 8003b9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b9e:	e008      	b.n	8003bb2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ba0:	f7ff f978 	bl	8002e94 <HAL_GetTick>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	1ad3      	subs	r3, r2, r3
 8003baa:	2b02      	cmp	r3, #2
 8003bac:	d901      	bls.n	8003bb2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003bae:	2303      	movs	r3, #3
 8003bb0:	e091      	b.n	8003cd6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bb2:	4b29      	ldr	r3, [pc, #164]	@ (8003c58 <HAL_RCC_OscConfig+0x4d0>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d1f0      	bne.n	8003ba0 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	69da      	ldr	r2, [r3, #28]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6a1b      	ldr	r3, [r3, #32]
 8003bc6:	431a      	orrs	r2, r3
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bcc:	019b      	lsls	r3, r3, #6
 8003bce:	431a      	orrs	r2, r3
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bd4:	085b      	lsrs	r3, r3, #1
 8003bd6:	3b01      	subs	r3, #1
 8003bd8:	041b      	lsls	r3, r3, #16
 8003bda:	431a      	orrs	r2, r3
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003be0:	061b      	lsls	r3, r3, #24
 8003be2:	431a      	orrs	r2, r3
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003be8:	071b      	lsls	r3, r3, #28
 8003bea:	491b      	ldr	r1, [pc, #108]	@ (8003c58 <HAL_RCC_OscConfig+0x4d0>)
 8003bec:	4313      	orrs	r3, r2
 8003bee:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003bf0:	4b19      	ldr	r3, [pc, #100]	@ (8003c58 <HAL_RCC_OscConfig+0x4d0>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a18      	ldr	r2, [pc, #96]	@ (8003c58 <HAL_RCC_OscConfig+0x4d0>)
 8003bf6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003bfa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bfc:	f7ff f94a 	bl	8002e94 <HAL_GetTick>
 8003c00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c02:	e008      	b.n	8003c16 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c04:	f7ff f946 	bl	8002e94 <HAL_GetTick>
 8003c08:	4602      	mov	r2, r0
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	1ad3      	subs	r3, r2, r3
 8003c0e:	2b02      	cmp	r3, #2
 8003c10:	d901      	bls.n	8003c16 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8003c12:	2303      	movs	r3, #3
 8003c14:	e05f      	b.n	8003cd6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c16:	4b10      	ldr	r3, [pc, #64]	@ (8003c58 <HAL_RCC_OscConfig+0x4d0>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d0f0      	beq.n	8003c04 <HAL_RCC_OscConfig+0x47c>
 8003c22:	e057      	b.n	8003cd4 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c24:	4b0c      	ldr	r3, [pc, #48]	@ (8003c58 <HAL_RCC_OscConfig+0x4d0>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a0b      	ldr	r2, [pc, #44]	@ (8003c58 <HAL_RCC_OscConfig+0x4d0>)
 8003c2a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c30:	f7ff f930 	bl	8002e94 <HAL_GetTick>
 8003c34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c36:	e008      	b.n	8003c4a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c38:	f7ff f92c 	bl	8002e94 <HAL_GetTick>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	1ad3      	subs	r3, r2, r3
 8003c42:	2b02      	cmp	r3, #2
 8003c44:	d901      	bls.n	8003c4a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8003c46:	2303      	movs	r3, #3
 8003c48:	e045      	b.n	8003cd6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c4a:	4b03      	ldr	r3, [pc, #12]	@ (8003c58 <HAL_RCC_OscConfig+0x4d0>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d1f0      	bne.n	8003c38 <HAL_RCC_OscConfig+0x4b0>
 8003c56:	e03d      	b.n	8003cd4 <HAL_RCC_OscConfig+0x54c>
 8003c58:	40023800 	.word	0x40023800
 8003c5c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003c60:	4b1f      	ldr	r3, [pc, #124]	@ (8003ce0 <HAL_RCC_OscConfig+0x558>)
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	699b      	ldr	r3, [r3, #24]
 8003c6a:	2b01      	cmp	r3, #1
 8003c6c:	d030      	beq.n	8003cd0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d129      	bne.n	8003cd0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c86:	429a      	cmp	r2, r3
 8003c88:	d122      	bne.n	8003cd0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c8a:	68fa      	ldr	r2, [r7, #12]
 8003c8c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003c90:	4013      	ands	r3, r2
 8003c92:	687a      	ldr	r2, [r7, #4]
 8003c94:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003c96:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d119      	bne.n	8003cd0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ca6:	085b      	lsrs	r3, r3, #1
 8003ca8:	3b01      	subs	r3, #1
 8003caa:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003cac:	429a      	cmp	r2, r3
 8003cae:	d10f      	bne.n	8003cd0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cba:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	d107      	bne.n	8003cd0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cca:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ccc:	429a      	cmp	r2, r3
 8003cce:	d001      	beq.n	8003cd4 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	e000      	b.n	8003cd6 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8003cd4:	2300      	movs	r3, #0
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	3718      	adds	r7, #24
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
 8003cde:	bf00      	nop
 8003ce0:	40023800 	.word	0x40023800

08003ce4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b084      	sub	sp, #16
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
 8003cec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003cee:	2300      	movs	r3, #0
 8003cf0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d101      	bne.n	8003cfc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	e0d0      	b.n	8003e9e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003cfc:	4b6a      	ldr	r3, [pc, #424]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f003 030f 	and.w	r3, r3, #15
 8003d04:	683a      	ldr	r2, [r7, #0]
 8003d06:	429a      	cmp	r2, r3
 8003d08:	d910      	bls.n	8003d2c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d0a:	4b67      	ldr	r3, [pc, #412]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f023 020f 	bic.w	r2, r3, #15
 8003d12:	4965      	ldr	r1, [pc, #404]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	4313      	orrs	r3, r2
 8003d18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d1a:	4b63      	ldr	r3, [pc, #396]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f003 030f 	and.w	r3, r3, #15
 8003d22:	683a      	ldr	r2, [r7, #0]
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d001      	beq.n	8003d2c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	e0b8      	b.n	8003e9e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f003 0302 	and.w	r3, r3, #2
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d020      	beq.n	8003d7a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f003 0304 	and.w	r3, r3, #4
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d005      	beq.n	8003d50 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d44:	4b59      	ldr	r3, [pc, #356]	@ (8003eac <HAL_RCC_ClockConfig+0x1c8>)
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	4a58      	ldr	r2, [pc, #352]	@ (8003eac <HAL_RCC_ClockConfig+0x1c8>)
 8003d4a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003d4e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f003 0308 	and.w	r3, r3, #8
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d005      	beq.n	8003d68 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d5c:	4b53      	ldr	r3, [pc, #332]	@ (8003eac <HAL_RCC_ClockConfig+0x1c8>)
 8003d5e:	689b      	ldr	r3, [r3, #8]
 8003d60:	4a52      	ldr	r2, [pc, #328]	@ (8003eac <HAL_RCC_ClockConfig+0x1c8>)
 8003d62:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003d66:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d68:	4b50      	ldr	r3, [pc, #320]	@ (8003eac <HAL_RCC_ClockConfig+0x1c8>)
 8003d6a:	689b      	ldr	r3, [r3, #8]
 8003d6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	689b      	ldr	r3, [r3, #8]
 8003d74:	494d      	ldr	r1, [pc, #308]	@ (8003eac <HAL_RCC_ClockConfig+0x1c8>)
 8003d76:	4313      	orrs	r3, r2
 8003d78:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f003 0301 	and.w	r3, r3, #1
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d040      	beq.n	8003e08 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	2b01      	cmp	r3, #1
 8003d8c:	d107      	bne.n	8003d9e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d8e:	4b47      	ldr	r3, [pc, #284]	@ (8003eac <HAL_RCC_ClockConfig+0x1c8>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d115      	bne.n	8003dc6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	e07f      	b.n	8003e9e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	2b02      	cmp	r3, #2
 8003da4:	d107      	bne.n	8003db6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003da6:	4b41      	ldr	r3, [pc, #260]	@ (8003eac <HAL_RCC_ClockConfig+0x1c8>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d109      	bne.n	8003dc6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003db2:	2301      	movs	r3, #1
 8003db4:	e073      	b.n	8003e9e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003db6:	4b3d      	ldr	r3, [pc, #244]	@ (8003eac <HAL_RCC_ClockConfig+0x1c8>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f003 0302 	and.w	r3, r3, #2
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d101      	bne.n	8003dc6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	e06b      	b.n	8003e9e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003dc6:	4b39      	ldr	r3, [pc, #228]	@ (8003eac <HAL_RCC_ClockConfig+0x1c8>)
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	f023 0203 	bic.w	r2, r3, #3
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	4936      	ldr	r1, [pc, #216]	@ (8003eac <HAL_RCC_ClockConfig+0x1c8>)
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003dd8:	f7ff f85c 	bl	8002e94 <HAL_GetTick>
 8003ddc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dde:	e00a      	b.n	8003df6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003de0:	f7ff f858 	bl	8002e94 <HAL_GetTick>
 8003de4:	4602      	mov	r2, r0
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	1ad3      	subs	r3, r2, r3
 8003dea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d901      	bls.n	8003df6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003df2:	2303      	movs	r3, #3
 8003df4:	e053      	b.n	8003e9e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003df6:	4b2d      	ldr	r3, [pc, #180]	@ (8003eac <HAL_RCC_ClockConfig+0x1c8>)
 8003df8:	689b      	ldr	r3, [r3, #8]
 8003dfa:	f003 020c 	and.w	r2, r3, #12
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	009b      	lsls	r3, r3, #2
 8003e04:	429a      	cmp	r2, r3
 8003e06:	d1eb      	bne.n	8003de0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e08:	4b27      	ldr	r3, [pc, #156]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f003 030f 	and.w	r3, r3, #15
 8003e10:	683a      	ldr	r2, [r7, #0]
 8003e12:	429a      	cmp	r2, r3
 8003e14:	d210      	bcs.n	8003e38 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e16:	4b24      	ldr	r3, [pc, #144]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f023 020f 	bic.w	r2, r3, #15
 8003e1e:	4922      	ldr	r1, [pc, #136]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	4313      	orrs	r3, r2
 8003e24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e26:	4b20      	ldr	r3, [pc, #128]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f003 030f 	and.w	r3, r3, #15
 8003e2e:	683a      	ldr	r2, [r7, #0]
 8003e30:	429a      	cmp	r2, r3
 8003e32:	d001      	beq.n	8003e38 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003e34:	2301      	movs	r3, #1
 8003e36:	e032      	b.n	8003e9e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f003 0304 	and.w	r3, r3, #4
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d008      	beq.n	8003e56 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e44:	4b19      	ldr	r3, [pc, #100]	@ (8003eac <HAL_RCC_ClockConfig+0x1c8>)
 8003e46:	689b      	ldr	r3, [r3, #8]
 8003e48:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	68db      	ldr	r3, [r3, #12]
 8003e50:	4916      	ldr	r1, [pc, #88]	@ (8003eac <HAL_RCC_ClockConfig+0x1c8>)
 8003e52:	4313      	orrs	r3, r2
 8003e54:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f003 0308 	and.w	r3, r3, #8
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d009      	beq.n	8003e76 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003e62:	4b12      	ldr	r3, [pc, #72]	@ (8003eac <HAL_RCC_ClockConfig+0x1c8>)
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	691b      	ldr	r3, [r3, #16]
 8003e6e:	00db      	lsls	r3, r3, #3
 8003e70:	490e      	ldr	r1, [pc, #56]	@ (8003eac <HAL_RCC_ClockConfig+0x1c8>)
 8003e72:	4313      	orrs	r3, r2
 8003e74:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003e76:	f000 f821 	bl	8003ebc <HAL_RCC_GetSysClockFreq>
 8003e7a:	4602      	mov	r2, r0
 8003e7c:	4b0b      	ldr	r3, [pc, #44]	@ (8003eac <HAL_RCC_ClockConfig+0x1c8>)
 8003e7e:	689b      	ldr	r3, [r3, #8]
 8003e80:	091b      	lsrs	r3, r3, #4
 8003e82:	f003 030f 	and.w	r3, r3, #15
 8003e86:	490a      	ldr	r1, [pc, #40]	@ (8003eb0 <HAL_RCC_ClockConfig+0x1cc>)
 8003e88:	5ccb      	ldrb	r3, [r1, r3]
 8003e8a:	fa22 f303 	lsr.w	r3, r2, r3
 8003e8e:	4a09      	ldr	r2, [pc, #36]	@ (8003eb4 <HAL_RCC_ClockConfig+0x1d0>)
 8003e90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003e92:	4b09      	ldr	r3, [pc, #36]	@ (8003eb8 <HAL_RCC_ClockConfig+0x1d4>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4618      	mov	r0, r3
 8003e98:	f7fe ffb8 	bl	8002e0c <HAL_InitTick>

  return HAL_OK;
 8003e9c:	2300      	movs	r3, #0
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	3710      	adds	r7, #16
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd80      	pop	{r7, pc}
 8003ea6:	bf00      	nop
 8003ea8:	40023c00 	.word	0x40023c00
 8003eac:	40023800 	.word	0x40023800
 8003eb0:	08008fd0 	.word	0x08008fd0
 8003eb4:	20000050 	.word	0x20000050
 8003eb8:	20000054 	.word	0x20000054

08003ebc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ebc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ec0:	b090      	sub	sp, #64	@ 0x40
 8003ec2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ec8:	2300      	movs	r3, #0
 8003eca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ecc:	2300      	movs	r3, #0
 8003ece:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003ed4:	4b59      	ldr	r3, [pc, #356]	@ (800403c <HAL_RCC_GetSysClockFreq+0x180>)
 8003ed6:	689b      	ldr	r3, [r3, #8]
 8003ed8:	f003 030c 	and.w	r3, r3, #12
 8003edc:	2b08      	cmp	r3, #8
 8003ede:	d00d      	beq.n	8003efc <HAL_RCC_GetSysClockFreq+0x40>
 8003ee0:	2b08      	cmp	r3, #8
 8003ee2:	f200 80a1 	bhi.w	8004028 <HAL_RCC_GetSysClockFreq+0x16c>
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d002      	beq.n	8003ef0 <HAL_RCC_GetSysClockFreq+0x34>
 8003eea:	2b04      	cmp	r3, #4
 8003eec:	d003      	beq.n	8003ef6 <HAL_RCC_GetSysClockFreq+0x3a>
 8003eee:	e09b      	b.n	8004028 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003ef0:	4b53      	ldr	r3, [pc, #332]	@ (8004040 <HAL_RCC_GetSysClockFreq+0x184>)
 8003ef2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003ef4:	e09b      	b.n	800402e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003ef6:	4b53      	ldr	r3, [pc, #332]	@ (8004044 <HAL_RCC_GetSysClockFreq+0x188>)
 8003ef8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003efa:	e098      	b.n	800402e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003efc:	4b4f      	ldr	r3, [pc, #316]	@ (800403c <HAL_RCC_GetSysClockFreq+0x180>)
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003f04:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003f06:	4b4d      	ldr	r3, [pc, #308]	@ (800403c <HAL_RCC_GetSysClockFreq+0x180>)
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d028      	beq.n	8003f64 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f12:	4b4a      	ldr	r3, [pc, #296]	@ (800403c <HAL_RCC_GetSysClockFreq+0x180>)
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	099b      	lsrs	r3, r3, #6
 8003f18:	2200      	movs	r2, #0
 8003f1a:	623b      	str	r3, [r7, #32]
 8003f1c:	627a      	str	r2, [r7, #36]	@ 0x24
 8003f1e:	6a3b      	ldr	r3, [r7, #32]
 8003f20:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003f24:	2100      	movs	r1, #0
 8003f26:	4b47      	ldr	r3, [pc, #284]	@ (8004044 <HAL_RCC_GetSysClockFreq+0x188>)
 8003f28:	fb03 f201 	mul.w	r2, r3, r1
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	fb00 f303 	mul.w	r3, r0, r3
 8003f32:	4413      	add	r3, r2
 8003f34:	4a43      	ldr	r2, [pc, #268]	@ (8004044 <HAL_RCC_GetSysClockFreq+0x188>)
 8003f36:	fba0 1202 	umull	r1, r2, r0, r2
 8003f3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003f3c:	460a      	mov	r2, r1
 8003f3e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003f40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f42:	4413      	add	r3, r2
 8003f44:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f48:	2200      	movs	r2, #0
 8003f4a:	61bb      	str	r3, [r7, #24]
 8003f4c:	61fa      	str	r2, [r7, #28]
 8003f4e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f52:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003f56:	f7fc f9db 	bl	8000310 <__aeabi_uldivmod>
 8003f5a:	4602      	mov	r2, r0
 8003f5c:	460b      	mov	r3, r1
 8003f5e:	4613      	mov	r3, r2
 8003f60:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f62:	e053      	b.n	800400c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f64:	4b35      	ldr	r3, [pc, #212]	@ (800403c <HAL_RCC_GetSysClockFreq+0x180>)
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	099b      	lsrs	r3, r3, #6
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	613b      	str	r3, [r7, #16]
 8003f6e:	617a      	str	r2, [r7, #20]
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003f76:	f04f 0b00 	mov.w	fp, #0
 8003f7a:	4652      	mov	r2, sl
 8003f7c:	465b      	mov	r3, fp
 8003f7e:	f04f 0000 	mov.w	r0, #0
 8003f82:	f04f 0100 	mov.w	r1, #0
 8003f86:	0159      	lsls	r1, r3, #5
 8003f88:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f8c:	0150      	lsls	r0, r2, #5
 8003f8e:	4602      	mov	r2, r0
 8003f90:	460b      	mov	r3, r1
 8003f92:	ebb2 080a 	subs.w	r8, r2, sl
 8003f96:	eb63 090b 	sbc.w	r9, r3, fp
 8003f9a:	f04f 0200 	mov.w	r2, #0
 8003f9e:	f04f 0300 	mov.w	r3, #0
 8003fa2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003fa6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003faa:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003fae:	ebb2 0408 	subs.w	r4, r2, r8
 8003fb2:	eb63 0509 	sbc.w	r5, r3, r9
 8003fb6:	f04f 0200 	mov.w	r2, #0
 8003fba:	f04f 0300 	mov.w	r3, #0
 8003fbe:	00eb      	lsls	r3, r5, #3
 8003fc0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003fc4:	00e2      	lsls	r2, r4, #3
 8003fc6:	4614      	mov	r4, r2
 8003fc8:	461d      	mov	r5, r3
 8003fca:	eb14 030a 	adds.w	r3, r4, sl
 8003fce:	603b      	str	r3, [r7, #0]
 8003fd0:	eb45 030b 	adc.w	r3, r5, fp
 8003fd4:	607b      	str	r3, [r7, #4]
 8003fd6:	f04f 0200 	mov.w	r2, #0
 8003fda:	f04f 0300 	mov.w	r3, #0
 8003fde:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003fe2:	4629      	mov	r1, r5
 8003fe4:	028b      	lsls	r3, r1, #10
 8003fe6:	4621      	mov	r1, r4
 8003fe8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003fec:	4621      	mov	r1, r4
 8003fee:	028a      	lsls	r2, r1, #10
 8003ff0:	4610      	mov	r0, r2
 8003ff2:	4619      	mov	r1, r3
 8003ff4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	60bb      	str	r3, [r7, #8]
 8003ffa:	60fa      	str	r2, [r7, #12]
 8003ffc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004000:	f7fc f986 	bl	8000310 <__aeabi_uldivmod>
 8004004:	4602      	mov	r2, r0
 8004006:	460b      	mov	r3, r1
 8004008:	4613      	mov	r3, r2
 800400a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800400c:	4b0b      	ldr	r3, [pc, #44]	@ (800403c <HAL_RCC_GetSysClockFreq+0x180>)
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	0c1b      	lsrs	r3, r3, #16
 8004012:	f003 0303 	and.w	r3, r3, #3
 8004016:	3301      	adds	r3, #1
 8004018:	005b      	lsls	r3, r3, #1
 800401a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800401c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800401e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004020:	fbb2 f3f3 	udiv	r3, r2, r3
 8004024:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004026:	e002      	b.n	800402e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004028:	4b05      	ldr	r3, [pc, #20]	@ (8004040 <HAL_RCC_GetSysClockFreq+0x184>)
 800402a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800402c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800402e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004030:	4618      	mov	r0, r3
 8004032:	3740      	adds	r7, #64	@ 0x40
 8004034:	46bd      	mov	sp, r7
 8004036:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800403a:	bf00      	nop
 800403c:	40023800 	.word	0x40023800
 8004040:	00f42400 	.word	0x00f42400
 8004044:	017d7840 	.word	0x017d7840

08004048 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004048:	b480      	push	{r7}
 800404a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800404c:	4b03      	ldr	r3, [pc, #12]	@ (800405c <HAL_RCC_GetHCLKFreq+0x14>)
 800404e:	681b      	ldr	r3, [r3, #0]
}
 8004050:	4618      	mov	r0, r3
 8004052:	46bd      	mov	sp, r7
 8004054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004058:	4770      	bx	lr
 800405a:	bf00      	nop
 800405c:	20000050 	.word	0x20000050

08004060 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004064:	f7ff fff0 	bl	8004048 <HAL_RCC_GetHCLKFreq>
 8004068:	4602      	mov	r2, r0
 800406a:	4b05      	ldr	r3, [pc, #20]	@ (8004080 <HAL_RCC_GetPCLK1Freq+0x20>)
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	0a9b      	lsrs	r3, r3, #10
 8004070:	f003 0307 	and.w	r3, r3, #7
 8004074:	4903      	ldr	r1, [pc, #12]	@ (8004084 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004076:	5ccb      	ldrb	r3, [r1, r3]
 8004078:	fa22 f303 	lsr.w	r3, r2, r3
}
 800407c:	4618      	mov	r0, r3
 800407e:	bd80      	pop	{r7, pc}
 8004080:	40023800 	.word	0x40023800
 8004084:	08008fe0 	.word	0x08008fe0

08004088 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800408c:	f7ff ffdc 	bl	8004048 <HAL_RCC_GetHCLKFreq>
 8004090:	4602      	mov	r2, r0
 8004092:	4b05      	ldr	r3, [pc, #20]	@ (80040a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004094:	689b      	ldr	r3, [r3, #8]
 8004096:	0b5b      	lsrs	r3, r3, #13
 8004098:	f003 0307 	and.w	r3, r3, #7
 800409c:	4903      	ldr	r1, [pc, #12]	@ (80040ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800409e:	5ccb      	ldrb	r3, [r1, r3]
 80040a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040a4:	4618      	mov	r0, r3
 80040a6:	bd80      	pop	{r7, pc}
 80040a8:	40023800 	.word	0x40023800
 80040ac:	08008fe0 	.word	0x08008fe0

080040b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b088      	sub	sp, #32
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80040b8:	2300      	movs	r3, #0
 80040ba:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80040bc:	2300      	movs	r3, #0
 80040be:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80040c0:	2300      	movs	r3, #0
 80040c2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80040c4:	2300      	movs	r3, #0
 80040c6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80040c8:	2300      	movs	r3, #0
 80040ca:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f003 0301 	and.w	r3, r3, #1
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d012      	beq.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80040d8:	4b69      	ldr	r3, [pc, #420]	@ (8004280 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	4a68      	ldr	r2, [pc, #416]	@ (8004280 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040de:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80040e2:	6093      	str	r3, [r2, #8]
 80040e4:	4b66      	ldr	r3, [pc, #408]	@ (8004280 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040e6:	689a      	ldr	r2, [r3, #8]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040ec:	4964      	ldr	r1, [pc, #400]	@ (8004280 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040ee:	4313      	orrs	r3, r2
 80040f0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d101      	bne.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80040fa:	2301      	movs	r3, #1
 80040fc:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004106:	2b00      	cmp	r3, #0
 8004108:	d017      	beq.n	800413a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800410a:	4b5d      	ldr	r3, [pc, #372]	@ (8004280 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800410c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004110:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004118:	4959      	ldr	r1, [pc, #356]	@ (8004280 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800411a:	4313      	orrs	r3, r2
 800411c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004124:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004128:	d101      	bne.n	800412e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800412a:	2301      	movs	r3, #1
 800412c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004132:	2b00      	cmp	r3, #0
 8004134:	d101      	bne.n	800413a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004136:	2301      	movs	r3, #1
 8004138:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004142:	2b00      	cmp	r3, #0
 8004144:	d017      	beq.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004146:	4b4e      	ldr	r3, [pc, #312]	@ (8004280 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004148:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800414c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004154:	494a      	ldr	r1, [pc, #296]	@ (8004280 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004156:	4313      	orrs	r3, r2
 8004158:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004160:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004164:	d101      	bne.n	800416a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004166:	2301      	movs	r3, #1
 8004168:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800416e:	2b00      	cmp	r3, #0
 8004170:	d101      	bne.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004172:	2301      	movs	r3, #1
 8004174:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800417e:	2b00      	cmp	r3, #0
 8004180:	d001      	beq.n	8004186 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004182:	2301      	movs	r3, #1
 8004184:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f003 0320 	and.w	r3, r3, #32
 800418e:	2b00      	cmp	r3, #0
 8004190:	f000 808b 	beq.w	80042aa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004194:	4b3a      	ldr	r3, [pc, #232]	@ (8004280 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004198:	4a39      	ldr	r2, [pc, #228]	@ (8004280 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800419a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800419e:	6413      	str	r3, [r2, #64]	@ 0x40
 80041a0:	4b37      	ldr	r3, [pc, #220]	@ (8004280 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041a8:	60bb      	str	r3, [r7, #8]
 80041aa:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80041ac:	4b35      	ldr	r3, [pc, #212]	@ (8004284 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a34      	ldr	r2, [pc, #208]	@ (8004284 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80041b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041b6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041b8:	f7fe fe6c 	bl	8002e94 <HAL_GetTick>
 80041bc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80041be:	e008      	b.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041c0:	f7fe fe68 	bl	8002e94 <HAL_GetTick>
 80041c4:	4602      	mov	r2, r0
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	1ad3      	subs	r3, r2, r3
 80041ca:	2b64      	cmp	r3, #100	@ 0x64
 80041cc:	d901      	bls.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80041ce:	2303      	movs	r3, #3
 80041d0:	e38f      	b.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80041d2:	4b2c      	ldr	r3, [pc, #176]	@ (8004284 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d0f0      	beq.n	80041c0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80041de:	4b28      	ldr	r3, [pc, #160]	@ (8004280 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041e6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80041e8:	693b      	ldr	r3, [r7, #16]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d035      	beq.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041f6:	693a      	ldr	r2, [r7, #16]
 80041f8:	429a      	cmp	r2, r3
 80041fa:	d02e      	beq.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80041fc:	4b20      	ldr	r3, [pc, #128]	@ (8004280 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004200:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004204:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004206:	4b1e      	ldr	r3, [pc, #120]	@ (8004280 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004208:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800420a:	4a1d      	ldr	r2, [pc, #116]	@ (8004280 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800420c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004210:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004212:	4b1b      	ldr	r3, [pc, #108]	@ (8004280 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004214:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004216:	4a1a      	ldr	r2, [pc, #104]	@ (8004280 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004218:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800421c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800421e:	4a18      	ldr	r2, [pc, #96]	@ (8004280 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004224:	4b16      	ldr	r3, [pc, #88]	@ (8004280 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004226:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004228:	f003 0301 	and.w	r3, r3, #1
 800422c:	2b01      	cmp	r3, #1
 800422e:	d114      	bne.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004230:	f7fe fe30 	bl	8002e94 <HAL_GetTick>
 8004234:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004236:	e00a      	b.n	800424e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004238:	f7fe fe2c 	bl	8002e94 <HAL_GetTick>
 800423c:	4602      	mov	r2, r0
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	1ad3      	subs	r3, r2, r3
 8004242:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004246:	4293      	cmp	r3, r2
 8004248:	d901      	bls.n	800424e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800424a:	2303      	movs	r3, #3
 800424c:	e351      	b.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800424e:	4b0c      	ldr	r3, [pc, #48]	@ (8004280 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004250:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004252:	f003 0302 	and.w	r3, r3, #2
 8004256:	2b00      	cmp	r3, #0
 8004258:	d0ee      	beq.n	8004238 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800425e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004262:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004266:	d111      	bne.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004268:	4b05      	ldr	r3, [pc, #20]	@ (8004280 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800426a:	689b      	ldr	r3, [r3, #8]
 800426c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004274:	4b04      	ldr	r3, [pc, #16]	@ (8004288 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004276:	400b      	ands	r3, r1
 8004278:	4901      	ldr	r1, [pc, #4]	@ (8004280 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800427a:	4313      	orrs	r3, r2
 800427c:	608b      	str	r3, [r1, #8]
 800427e:	e00b      	b.n	8004298 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004280:	40023800 	.word	0x40023800
 8004284:	40007000 	.word	0x40007000
 8004288:	0ffffcff 	.word	0x0ffffcff
 800428c:	4bac      	ldr	r3, [pc, #688]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800428e:	689b      	ldr	r3, [r3, #8]
 8004290:	4aab      	ldr	r2, [pc, #684]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004292:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004296:	6093      	str	r3, [r2, #8]
 8004298:	4ba9      	ldr	r3, [pc, #676]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800429a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042a4:	49a6      	ldr	r1, [pc, #664]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80042a6:	4313      	orrs	r3, r2
 80042a8:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f003 0310 	and.w	r3, r3, #16
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d010      	beq.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80042b6:	4ba2      	ldr	r3, [pc, #648]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80042b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80042bc:	4aa0      	ldr	r2, [pc, #640]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80042be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80042c2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80042c6:	4b9e      	ldr	r3, [pc, #632]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80042c8:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042d0:	499b      	ldr	r1, [pc, #620]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80042d2:	4313      	orrs	r3, r2
 80042d4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d00a      	beq.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80042e4:	4b96      	ldr	r3, [pc, #600]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80042e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042ea:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80042f2:	4993      	ldr	r1, [pc, #588]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80042f4:	4313      	orrs	r3, r2
 80042f6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004302:	2b00      	cmp	r3, #0
 8004304:	d00a      	beq.n	800431c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004306:	4b8e      	ldr	r3, [pc, #568]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004308:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800430c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004314:	498a      	ldr	r1, [pc, #552]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004316:	4313      	orrs	r3, r2
 8004318:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004324:	2b00      	cmp	r3, #0
 8004326:	d00a      	beq.n	800433e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004328:	4b85      	ldr	r3, [pc, #532]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800432a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800432e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004336:	4982      	ldr	r1, [pc, #520]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004338:	4313      	orrs	r3, r2
 800433a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004346:	2b00      	cmp	r3, #0
 8004348:	d00a      	beq.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800434a:	4b7d      	ldr	r3, [pc, #500]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800434c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004350:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004358:	4979      	ldr	r1, [pc, #484]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800435a:	4313      	orrs	r3, r2
 800435c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004368:	2b00      	cmp	r3, #0
 800436a:	d00a      	beq.n	8004382 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800436c:	4b74      	ldr	r3, [pc, #464]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800436e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004372:	f023 0203 	bic.w	r2, r3, #3
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800437a:	4971      	ldr	r1, [pc, #452]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800437c:	4313      	orrs	r3, r2
 800437e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800438a:	2b00      	cmp	r3, #0
 800438c:	d00a      	beq.n	80043a4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800438e:	4b6c      	ldr	r3, [pc, #432]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004390:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004394:	f023 020c 	bic.w	r2, r3, #12
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800439c:	4968      	ldr	r1, [pc, #416]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800439e:	4313      	orrs	r3, r2
 80043a0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d00a      	beq.n	80043c6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80043b0:	4b63      	ldr	r3, [pc, #396]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80043b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043b6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043be:	4960      	ldr	r1, [pc, #384]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80043c0:	4313      	orrs	r3, r2
 80043c2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d00a      	beq.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80043d2:	4b5b      	ldr	r3, [pc, #364]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80043d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043d8:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043e0:	4957      	ldr	r1, [pc, #348]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80043e2:	4313      	orrs	r3, r2
 80043e4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d00a      	beq.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80043f4:	4b52      	ldr	r3, [pc, #328]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80043f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043fa:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004402:	494f      	ldr	r1, [pc, #316]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004404:	4313      	orrs	r3, r2
 8004406:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004412:	2b00      	cmp	r3, #0
 8004414:	d00a      	beq.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004416:	4b4a      	ldr	r3, [pc, #296]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004418:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800441c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004424:	4946      	ldr	r1, [pc, #280]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004426:	4313      	orrs	r3, r2
 8004428:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004434:	2b00      	cmp	r3, #0
 8004436:	d00a      	beq.n	800444e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004438:	4b41      	ldr	r3, [pc, #260]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800443a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800443e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004446:	493e      	ldr	r1, [pc, #248]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004448:	4313      	orrs	r3, r2
 800444a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004456:	2b00      	cmp	r3, #0
 8004458:	d00a      	beq.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800445a:	4b39      	ldr	r3, [pc, #228]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800445c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004460:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004468:	4935      	ldr	r1, [pc, #212]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800446a:	4313      	orrs	r3, r2
 800446c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004478:	2b00      	cmp	r3, #0
 800447a:	d00a      	beq.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800447c:	4b30      	ldr	r3, [pc, #192]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800447e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004482:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800448a:	492d      	ldr	r1, [pc, #180]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800448c:	4313      	orrs	r3, r2
 800448e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800449a:	2b00      	cmp	r3, #0
 800449c:	d011      	beq.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800449e:	4b28      	ldr	r3, [pc, #160]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044a4:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80044ac:	4924      	ldr	r1, [pc, #144]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044ae:	4313      	orrs	r3, r2
 80044b0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80044b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80044bc:	d101      	bne.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80044be:	2301      	movs	r3, #1
 80044c0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f003 0308 	and.w	r3, r3, #8
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d001      	beq.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80044ce:	2301      	movs	r3, #1
 80044d0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d00a      	beq.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80044de:	4b18      	ldr	r3, [pc, #96]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044e4:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044ec:	4914      	ldr	r1, [pc, #80]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044ee:	4313      	orrs	r3, r2
 80044f0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d00b      	beq.n	8004518 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004500:	4b0f      	ldr	r3, [pc, #60]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004502:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004506:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004510:	490b      	ldr	r1, [pc, #44]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004512:	4313      	orrs	r3, r2
 8004514:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004520:	2b00      	cmp	r3, #0
 8004522:	d00f      	beq.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004524:	4b06      	ldr	r3, [pc, #24]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004526:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800452a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004534:	4902      	ldr	r1, [pc, #8]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004536:	4313      	orrs	r3, r2
 8004538:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800453c:	e002      	b.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800453e:	bf00      	nop
 8004540:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800454c:	2b00      	cmp	r3, #0
 800454e:	d00b      	beq.n	8004568 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004550:	4b8a      	ldr	r3, [pc, #552]	@ (800477c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004552:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004556:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004560:	4986      	ldr	r1, [pc, #536]	@ (800477c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004562:	4313      	orrs	r3, r2
 8004564:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004570:	2b00      	cmp	r3, #0
 8004572:	d00b      	beq.n	800458c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004574:	4b81      	ldr	r3, [pc, #516]	@ (800477c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004576:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800457a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004584:	497d      	ldr	r1, [pc, #500]	@ (800477c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004586:	4313      	orrs	r3, r2
 8004588:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800458c:	69fb      	ldr	r3, [r7, #28]
 800458e:	2b01      	cmp	r3, #1
 8004590:	d006      	beq.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800459a:	2b00      	cmp	r3, #0
 800459c:	f000 80d6 	beq.w	800474c <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80045a0:	4b76      	ldr	r3, [pc, #472]	@ (800477c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a75      	ldr	r2, [pc, #468]	@ (800477c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80045a6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80045aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045ac:	f7fe fc72 	bl	8002e94 <HAL_GetTick>
 80045b0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80045b2:	e008      	b.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80045b4:	f7fe fc6e 	bl	8002e94 <HAL_GetTick>
 80045b8:	4602      	mov	r2, r0
 80045ba:	697b      	ldr	r3, [r7, #20]
 80045bc:	1ad3      	subs	r3, r2, r3
 80045be:	2b64      	cmp	r3, #100	@ 0x64
 80045c0:	d901      	bls.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80045c2:	2303      	movs	r3, #3
 80045c4:	e195      	b.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80045c6:	4b6d      	ldr	r3, [pc, #436]	@ (800477c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d1f0      	bne.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f003 0301 	and.w	r3, r3, #1
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d021      	beq.n	8004622 <HAL_RCCEx_PeriphCLKConfig+0x572>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d11d      	bne.n	8004622 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80045e6:	4b65      	ldr	r3, [pc, #404]	@ (800477c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80045e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045ec:	0c1b      	lsrs	r3, r3, #16
 80045ee:	f003 0303 	and.w	r3, r3, #3
 80045f2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80045f4:	4b61      	ldr	r3, [pc, #388]	@ (800477c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80045f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045fa:	0e1b      	lsrs	r3, r3, #24
 80045fc:	f003 030f 	and.w	r3, r3, #15
 8004600:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	019a      	lsls	r2, r3, #6
 8004608:	693b      	ldr	r3, [r7, #16]
 800460a:	041b      	lsls	r3, r3, #16
 800460c:	431a      	orrs	r2, r3
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	061b      	lsls	r3, r3, #24
 8004612:	431a      	orrs	r2, r3
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	689b      	ldr	r3, [r3, #8]
 8004618:	071b      	lsls	r3, r3, #28
 800461a:	4958      	ldr	r1, [pc, #352]	@ (800477c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800461c:	4313      	orrs	r3, r2
 800461e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800462a:	2b00      	cmp	r3, #0
 800462c:	d004      	beq.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004632:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004636:	d00a      	beq.n	800464e <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004640:	2b00      	cmp	r3, #0
 8004642:	d02e      	beq.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004648:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800464c:	d129      	bne.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800464e:	4b4b      	ldr	r3, [pc, #300]	@ (800477c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004650:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004654:	0c1b      	lsrs	r3, r3, #16
 8004656:	f003 0303 	and.w	r3, r3, #3
 800465a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800465c:	4b47      	ldr	r3, [pc, #284]	@ (800477c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800465e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004662:	0f1b      	lsrs	r3, r3, #28
 8004664:	f003 0307 	and.w	r3, r3, #7
 8004668:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	019a      	lsls	r2, r3, #6
 8004670:	693b      	ldr	r3, [r7, #16]
 8004672:	041b      	lsls	r3, r3, #16
 8004674:	431a      	orrs	r2, r3
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	68db      	ldr	r3, [r3, #12]
 800467a:	061b      	lsls	r3, r3, #24
 800467c:	431a      	orrs	r2, r3
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	071b      	lsls	r3, r3, #28
 8004682:	493e      	ldr	r1, [pc, #248]	@ (800477c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004684:	4313      	orrs	r3, r2
 8004686:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800468a:	4b3c      	ldr	r3, [pc, #240]	@ (800477c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800468c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004690:	f023 021f 	bic.w	r2, r3, #31
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004698:	3b01      	subs	r3, #1
 800469a:	4938      	ldr	r1, [pc, #224]	@ (800477c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800469c:	4313      	orrs	r3, r2
 800469e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d01d      	beq.n	80046ea <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80046ae:	4b33      	ldr	r3, [pc, #204]	@ (800477c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80046b4:	0e1b      	lsrs	r3, r3, #24
 80046b6:	f003 030f 	and.w	r3, r3, #15
 80046ba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80046bc:	4b2f      	ldr	r3, [pc, #188]	@ (800477c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80046c2:	0f1b      	lsrs	r3, r3, #28
 80046c4:	f003 0307 	and.w	r3, r3, #7
 80046c8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	019a      	lsls	r2, r3, #6
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	691b      	ldr	r3, [r3, #16]
 80046d4:	041b      	lsls	r3, r3, #16
 80046d6:	431a      	orrs	r2, r3
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	061b      	lsls	r3, r3, #24
 80046dc:	431a      	orrs	r2, r3
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	071b      	lsls	r3, r3, #28
 80046e2:	4926      	ldr	r1, [pc, #152]	@ (800477c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046e4:	4313      	orrs	r3, r2
 80046e6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d011      	beq.n	800471a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	019a      	lsls	r2, r3, #6
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	691b      	ldr	r3, [r3, #16]
 8004700:	041b      	lsls	r3, r3, #16
 8004702:	431a      	orrs	r2, r3
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	68db      	ldr	r3, [r3, #12]
 8004708:	061b      	lsls	r3, r3, #24
 800470a:	431a      	orrs	r2, r3
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	689b      	ldr	r3, [r3, #8]
 8004710:	071b      	lsls	r3, r3, #28
 8004712:	491a      	ldr	r1, [pc, #104]	@ (800477c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004714:	4313      	orrs	r3, r2
 8004716:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800471a:	4b18      	ldr	r3, [pc, #96]	@ (800477c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4a17      	ldr	r2, [pc, #92]	@ (800477c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004720:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004724:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004726:	f7fe fbb5 	bl	8002e94 <HAL_GetTick>
 800472a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800472c:	e008      	b.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800472e:	f7fe fbb1 	bl	8002e94 <HAL_GetTick>
 8004732:	4602      	mov	r2, r0
 8004734:	697b      	ldr	r3, [r7, #20]
 8004736:	1ad3      	subs	r3, r2, r3
 8004738:	2b64      	cmp	r3, #100	@ 0x64
 800473a:	d901      	bls.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800473c:	2303      	movs	r3, #3
 800473e:	e0d8      	b.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004740:	4b0e      	ldr	r3, [pc, #56]	@ (800477c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004748:	2b00      	cmp	r3, #0
 800474a:	d0f0      	beq.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800474c:	69bb      	ldr	r3, [r7, #24]
 800474e:	2b01      	cmp	r3, #1
 8004750:	f040 80ce 	bne.w	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004754:	4b09      	ldr	r3, [pc, #36]	@ (800477c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a08      	ldr	r2, [pc, #32]	@ (800477c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800475a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800475e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004760:	f7fe fb98 	bl	8002e94 <HAL_GetTick>
 8004764:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004766:	e00b      	b.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004768:	f7fe fb94 	bl	8002e94 <HAL_GetTick>
 800476c:	4602      	mov	r2, r0
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	1ad3      	subs	r3, r2, r3
 8004772:	2b64      	cmp	r3, #100	@ 0x64
 8004774:	d904      	bls.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004776:	2303      	movs	r3, #3
 8004778:	e0bb      	b.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800477a:	bf00      	nop
 800477c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004780:	4b5e      	ldr	r3, [pc, #376]	@ (80048fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004788:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800478c:	d0ec      	beq.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004796:	2b00      	cmp	r3, #0
 8004798:	d003      	beq.n	80047a2 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d009      	beq.n	80047b6 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d02e      	beq.n	800480c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d12a      	bne.n	800480c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80047b6:	4b51      	ldr	r3, [pc, #324]	@ (80048fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80047b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047bc:	0c1b      	lsrs	r3, r3, #16
 80047be:	f003 0303 	and.w	r3, r3, #3
 80047c2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80047c4:	4b4d      	ldr	r3, [pc, #308]	@ (80048fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80047c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047ca:	0f1b      	lsrs	r3, r3, #28
 80047cc:	f003 0307 	and.w	r3, r3, #7
 80047d0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	695b      	ldr	r3, [r3, #20]
 80047d6:	019a      	lsls	r2, r3, #6
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	041b      	lsls	r3, r3, #16
 80047dc:	431a      	orrs	r2, r3
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	699b      	ldr	r3, [r3, #24]
 80047e2:	061b      	lsls	r3, r3, #24
 80047e4:	431a      	orrs	r2, r3
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	071b      	lsls	r3, r3, #28
 80047ea:	4944      	ldr	r1, [pc, #272]	@ (80048fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80047ec:	4313      	orrs	r3, r2
 80047ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80047f2:	4b42      	ldr	r3, [pc, #264]	@ (80048fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80047f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80047f8:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004800:	3b01      	subs	r3, #1
 8004802:	021b      	lsls	r3, r3, #8
 8004804:	493d      	ldr	r1, [pc, #244]	@ (80048fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004806:	4313      	orrs	r3, r2
 8004808:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004814:	2b00      	cmp	r3, #0
 8004816:	d022      	beq.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800481c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004820:	d11d      	bne.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004822:	4b36      	ldr	r3, [pc, #216]	@ (80048fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004824:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004828:	0e1b      	lsrs	r3, r3, #24
 800482a:	f003 030f 	and.w	r3, r3, #15
 800482e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004830:	4b32      	ldr	r3, [pc, #200]	@ (80048fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004832:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004836:	0f1b      	lsrs	r3, r3, #28
 8004838:	f003 0307 	and.w	r3, r3, #7
 800483c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	695b      	ldr	r3, [r3, #20]
 8004842:	019a      	lsls	r2, r3, #6
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6a1b      	ldr	r3, [r3, #32]
 8004848:	041b      	lsls	r3, r3, #16
 800484a:	431a      	orrs	r2, r3
 800484c:	693b      	ldr	r3, [r7, #16]
 800484e:	061b      	lsls	r3, r3, #24
 8004850:	431a      	orrs	r2, r3
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	071b      	lsls	r3, r3, #28
 8004856:	4929      	ldr	r1, [pc, #164]	@ (80048fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004858:	4313      	orrs	r3, r2
 800485a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f003 0308 	and.w	r3, r3, #8
 8004866:	2b00      	cmp	r3, #0
 8004868:	d028      	beq.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800486a:	4b24      	ldr	r3, [pc, #144]	@ (80048fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800486c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004870:	0e1b      	lsrs	r3, r3, #24
 8004872:	f003 030f 	and.w	r3, r3, #15
 8004876:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004878:	4b20      	ldr	r3, [pc, #128]	@ (80048fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800487a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800487e:	0c1b      	lsrs	r3, r3, #16
 8004880:	f003 0303 	and.w	r3, r3, #3
 8004884:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	695b      	ldr	r3, [r3, #20]
 800488a:	019a      	lsls	r2, r3, #6
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	041b      	lsls	r3, r3, #16
 8004890:	431a      	orrs	r2, r3
 8004892:	693b      	ldr	r3, [r7, #16]
 8004894:	061b      	lsls	r3, r3, #24
 8004896:	431a      	orrs	r2, r3
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	69db      	ldr	r3, [r3, #28]
 800489c:	071b      	lsls	r3, r3, #28
 800489e:	4917      	ldr	r1, [pc, #92]	@ (80048fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80048a0:	4313      	orrs	r3, r2
 80048a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80048a6:	4b15      	ldr	r3, [pc, #84]	@ (80048fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80048a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80048ac:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048b4:	4911      	ldr	r1, [pc, #68]	@ (80048fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80048b6:	4313      	orrs	r3, r2
 80048b8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80048bc:	4b0f      	ldr	r3, [pc, #60]	@ (80048fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4a0e      	ldr	r2, [pc, #56]	@ (80048fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80048c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048c8:	f7fe fae4 	bl	8002e94 <HAL_GetTick>
 80048cc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80048ce:	e008      	b.n	80048e2 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80048d0:	f7fe fae0 	bl	8002e94 <HAL_GetTick>
 80048d4:	4602      	mov	r2, r0
 80048d6:	697b      	ldr	r3, [r7, #20]
 80048d8:	1ad3      	subs	r3, r2, r3
 80048da:	2b64      	cmp	r3, #100	@ 0x64
 80048dc:	d901      	bls.n	80048e2 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80048de:	2303      	movs	r3, #3
 80048e0:	e007      	b.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80048e2:	4b06      	ldr	r3, [pc, #24]	@ (80048fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80048ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80048ee:	d1ef      	bne.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80048f0:	2300      	movs	r3, #0
}
 80048f2:	4618      	mov	r0, r3
 80048f4:	3720      	adds	r7, #32
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}
 80048fa:	bf00      	nop
 80048fc:	40023800 	.word	0x40023800

08004900 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b084      	sub	sp, #16
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d101      	bne.n	8004912 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800490e:	2301      	movs	r3, #1
 8004910:	e09d      	b.n	8004a4e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004916:	2b00      	cmp	r3, #0
 8004918:	d108      	bne.n	800492c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004922:	d009      	beq.n	8004938 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2200      	movs	r2, #0
 8004928:	61da      	str	r2, [r3, #28]
 800492a:	e005      	b.n	8004938 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2200      	movs	r2, #0
 8004930:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2200      	movs	r2, #0
 8004936:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2200      	movs	r2, #0
 800493c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004944:	b2db      	uxtb	r3, r3
 8004946:	2b00      	cmp	r3, #0
 8004948:	d106      	bne.n	8004958 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2200      	movs	r2, #0
 800494e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004952:	6878      	ldr	r0, [r7, #4]
 8004954:	f7fd fd20 	bl	8002398 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2202      	movs	r2, #2
 800495c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800496e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	68db      	ldr	r3, [r3, #12]
 8004974:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004978:	d902      	bls.n	8004980 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800497a:	2300      	movs	r3, #0
 800497c:	60fb      	str	r3, [r7, #12]
 800497e:	e002      	b.n	8004986 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004980:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004984:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	68db      	ldr	r3, [r3, #12]
 800498a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800498e:	d007      	beq.n	80049a0 <HAL_SPI_Init+0xa0>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	68db      	ldr	r3, [r3, #12]
 8004994:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004998:	d002      	beq.n	80049a0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2200      	movs	r2, #0
 800499e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80049b0:	431a      	orrs	r2, r3
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	691b      	ldr	r3, [r3, #16]
 80049b6:	f003 0302 	and.w	r3, r3, #2
 80049ba:	431a      	orrs	r2, r3
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	695b      	ldr	r3, [r3, #20]
 80049c0:	f003 0301 	and.w	r3, r3, #1
 80049c4:	431a      	orrs	r2, r3
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	699b      	ldr	r3, [r3, #24]
 80049ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80049ce:	431a      	orrs	r2, r3
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	69db      	ldr	r3, [r3, #28]
 80049d4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80049d8:	431a      	orrs	r2, r3
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6a1b      	ldr	r3, [r3, #32]
 80049de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049e2:	ea42 0103 	orr.w	r1, r2, r3
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049ea:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	430a      	orrs	r2, r1
 80049f4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	699b      	ldr	r3, [r3, #24]
 80049fa:	0c1b      	lsrs	r3, r3, #16
 80049fc:	f003 0204 	and.w	r2, r3, #4
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a04:	f003 0310 	and.w	r3, r3, #16
 8004a08:	431a      	orrs	r2, r3
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a0e:	f003 0308 	and.w	r3, r3, #8
 8004a12:	431a      	orrs	r2, r3
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	68db      	ldr	r3, [r3, #12]
 8004a18:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004a1c:	ea42 0103 	orr.w	r1, r2, r3
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	430a      	orrs	r2, r1
 8004a2c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	69da      	ldr	r2, [r3, #28]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004a3c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2200      	movs	r2, #0
 8004a42:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2201      	movs	r2, #1
 8004a48:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004a4c:	2300      	movs	r3, #0
}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	3710      	adds	r7, #16
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd80      	pop	{r7, pc}

08004a56 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a56:	b580      	push	{r7, lr}
 8004a58:	b088      	sub	sp, #32
 8004a5a:	af00      	add	r7, sp, #0
 8004a5c:	60f8      	str	r0, [r7, #12]
 8004a5e:	60b9      	str	r1, [r7, #8]
 8004a60:	603b      	str	r3, [r7, #0]
 8004a62:	4613      	mov	r3, r2
 8004a64:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a66:	f7fe fa15 	bl	8002e94 <HAL_GetTick>
 8004a6a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004a6c:	88fb      	ldrh	r3, [r7, #6]
 8004a6e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004a76:	b2db      	uxtb	r3, r3
 8004a78:	2b01      	cmp	r3, #1
 8004a7a:	d001      	beq.n	8004a80 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004a7c:	2302      	movs	r3, #2
 8004a7e:	e15c      	b.n	8004d3a <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d002      	beq.n	8004a8c <HAL_SPI_Transmit+0x36>
 8004a86:	88fb      	ldrh	r3, [r7, #6]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d101      	bne.n	8004a90 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	e154      	b.n	8004d3a <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004a96:	2b01      	cmp	r3, #1
 8004a98:	d101      	bne.n	8004a9e <HAL_SPI_Transmit+0x48>
 8004a9a:	2302      	movs	r3, #2
 8004a9c:	e14d      	b.n	8004d3a <HAL_SPI_Transmit+0x2e4>
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	2201      	movs	r2, #1
 8004aa2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	2203      	movs	r2, #3
 8004aaa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	68ba      	ldr	r2, [r7, #8]
 8004ab8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	88fa      	ldrh	r2, [r7, #6]
 8004abe:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	88fa      	ldrh	r2, [r7, #6]
 8004ac4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	689b      	ldr	r3, [r3, #8]
 8004aec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004af0:	d10f      	bne.n	8004b12 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	681a      	ldr	r2, [r3, #0]
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b00:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	681a      	ldr	r2, [r3, #0]
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004b10:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b1c:	2b40      	cmp	r3, #64	@ 0x40
 8004b1e:	d007      	beq.n	8004b30 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	681a      	ldr	r2, [r3, #0]
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004b2e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	68db      	ldr	r3, [r3, #12]
 8004b34:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004b38:	d952      	bls.n	8004be0 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d002      	beq.n	8004b48 <HAL_SPI_Transmit+0xf2>
 8004b42:	8b7b      	ldrh	r3, [r7, #26]
 8004b44:	2b01      	cmp	r3, #1
 8004b46:	d145      	bne.n	8004bd4 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b4c:	881a      	ldrh	r2, [r3, #0]
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b58:	1c9a      	adds	r2, r3, #2
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b62:	b29b      	uxth	r3, r3
 8004b64:	3b01      	subs	r3, #1
 8004b66:	b29a      	uxth	r2, r3
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004b6c:	e032      	b.n	8004bd4 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	689b      	ldr	r3, [r3, #8]
 8004b74:	f003 0302 	and.w	r3, r3, #2
 8004b78:	2b02      	cmp	r3, #2
 8004b7a:	d112      	bne.n	8004ba2 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b80:	881a      	ldrh	r2, [r3, #0]
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b8c:	1c9a      	adds	r2, r3, #2
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b96:	b29b      	uxth	r3, r3
 8004b98:	3b01      	subs	r3, #1
 8004b9a:	b29a      	uxth	r2, r3
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004ba0:	e018      	b.n	8004bd4 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ba2:	f7fe f977 	bl	8002e94 <HAL_GetTick>
 8004ba6:	4602      	mov	r2, r0
 8004ba8:	69fb      	ldr	r3, [r7, #28]
 8004baa:	1ad3      	subs	r3, r2, r3
 8004bac:	683a      	ldr	r2, [r7, #0]
 8004bae:	429a      	cmp	r2, r3
 8004bb0:	d803      	bhi.n	8004bba <HAL_SPI_Transmit+0x164>
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bb8:	d102      	bne.n	8004bc0 <HAL_SPI_Transmit+0x16a>
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d109      	bne.n	8004bd4 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	2201      	movs	r2, #1
 8004bc4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004bd0:	2303      	movs	r3, #3
 8004bd2:	e0b2      	b.n	8004d3a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bd8:	b29b      	uxth	r3, r3
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d1c7      	bne.n	8004b6e <HAL_SPI_Transmit+0x118>
 8004bde:	e083      	b.n	8004ce8 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d002      	beq.n	8004bee <HAL_SPI_Transmit+0x198>
 8004be8:	8b7b      	ldrh	r3, [r7, #26]
 8004bea:	2b01      	cmp	r3, #1
 8004bec:	d177      	bne.n	8004cde <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bf2:	b29b      	uxth	r3, r3
 8004bf4:	2b01      	cmp	r3, #1
 8004bf6:	d912      	bls.n	8004c1e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bfc:	881a      	ldrh	r2, [r3, #0]
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c08:	1c9a      	adds	r2, r3, #2
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c12:	b29b      	uxth	r3, r3
 8004c14:	3b02      	subs	r3, #2
 8004c16:	b29a      	uxth	r2, r3
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004c1c:	e05f      	b.n	8004cde <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	330c      	adds	r3, #12
 8004c28:	7812      	ldrb	r2, [r2, #0]
 8004c2a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c30:	1c5a      	adds	r2, r3, #1
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c3a:	b29b      	uxth	r3, r3
 8004c3c:	3b01      	subs	r3, #1
 8004c3e:	b29a      	uxth	r2, r3
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004c44:	e04b      	b.n	8004cde <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	689b      	ldr	r3, [r3, #8]
 8004c4c:	f003 0302 	and.w	r3, r3, #2
 8004c50:	2b02      	cmp	r3, #2
 8004c52:	d12b      	bne.n	8004cac <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c58:	b29b      	uxth	r3, r3
 8004c5a:	2b01      	cmp	r3, #1
 8004c5c:	d912      	bls.n	8004c84 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c62:	881a      	ldrh	r2, [r3, #0]
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c6e:	1c9a      	adds	r2, r3, #2
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c78:	b29b      	uxth	r3, r3
 8004c7a:	3b02      	subs	r3, #2
 8004c7c:	b29a      	uxth	r2, r3
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004c82:	e02c      	b.n	8004cde <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	330c      	adds	r3, #12
 8004c8e:	7812      	ldrb	r2, [r2, #0]
 8004c90:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c96:	1c5a      	adds	r2, r3, #1
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ca0:	b29b      	uxth	r3, r3
 8004ca2:	3b01      	subs	r3, #1
 8004ca4:	b29a      	uxth	r2, r3
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004caa:	e018      	b.n	8004cde <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004cac:	f7fe f8f2 	bl	8002e94 <HAL_GetTick>
 8004cb0:	4602      	mov	r2, r0
 8004cb2:	69fb      	ldr	r3, [r7, #28]
 8004cb4:	1ad3      	subs	r3, r2, r3
 8004cb6:	683a      	ldr	r2, [r7, #0]
 8004cb8:	429a      	cmp	r2, r3
 8004cba:	d803      	bhi.n	8004cc4 <HAL_SPI_Transmit+0x26e>
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cc2:	d102      	bne.n	8004cca <HAL_SPI_Transmit+0x274>
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d109      	bne.n	8004cde <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	2201      	movs	r2, #1
 8004cce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004cda:	2303      	movs	r3, #3
 8004cdc:	e02d      	b.n	8004d3a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ce2:	b29b      	uxth	r3, r3
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d1ae      	bne.n	8004c46 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ce8:	69fa      	ldr	r2, [r7, #28]
 8004cea:	6839      	ldr	r1, [r7, #0]
 8004cec:	68f8      	ldr	r0, [r7, #12]
 8004cee:	f000 fb65 	bl	80053bc <SPI_EndRxTxTransaction>
 8004cf2:	4603      	mov	r3, r0
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d002      	beq.n	8004cfe <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	2220      	movs	r2, #32
 8004cfc:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	689b      	ldr	r3, [r3, #8]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d10a      	bne.n	8004d1c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004d06:	2300      	movs	r3, #0
 8004d08:	617b      	str	r3, [r7, #20]
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	68db      	ldr	r3, [r3, #12]
 8004d10:	617b      	str	r3, [r7, #20]
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	617b      	str	r3, [r7, #20]
 8004d1a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	2201      	movs	r2, #1
 8004d20:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	2200      	movs	r2, #0
 8004d28:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d001      	beq.n	8004d38 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004d34:	2301      	movs	r3, #1
 8004d36:	e000      	b.n	8004d3a <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004d38:	2300      	movs	r3, #0
  }
}
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	3720      	adds	r7, #32
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	bd80      	pop	{r7, pc}

08004d42 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004d42:	b580      	push	{r7, lr}
 8004d44:	b08a      	sub	sp, #40	@ 0x28
 8004d46:	af00      	add	r7, sp, #0
 8004d48:	60f8      	str	r0, [r7, #12]
 8004d4a:	60b9      	str	r1, [r7, #8]
 8004d4c:	607a      	str	r2, [r7, #4]
 8004d4e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004d50:	2301      	movs	r3, #1
 8004d52:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d54:	f7fe f89e 	bl	8002e94 <HAL_GetTick>
 8004d58:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004d60:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	685b      	ldr	r3, [r3, #4]
 8004d66:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004d68:	887b      	ldrh	r3, [r7, #2]
 8004d6a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8004d6c:	887b      	ldrh	r3, [r7, #2]
 8004d6e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004d70:	7ffb      	ldrb	r3, [r7, #31]
 8004d72:	2b01      	cmp	r3, #1
 8004d74:	d00c      	beq.n	8004d90 <HAL_SPI_TransmitReceive+0x4e>
 8004d76:	69bb      	ldr	r3, [r7, #24]
 8004d78:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d7c:	d106      	bne.n	8004d8c <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	689b      	ldr	r3, [r3, #8]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d102      	bne.n	8004d8c <HAL_SPI_TransmitReceive+0x4a>
 8004d86:	7ffb      	ldrb	r3, [r7, #31]
 8004d88:	2b04      	cmp	r3, #4
 8004d8a:	d001      	beq.n	8004d90 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004d8c:	2302      	movs	r3, #2
 8004d8e:	e1f3      	b.n	8005178 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d005      	beq.n	8004da2 <HAL_SPI_TransmitReceive+0x60>
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d002      	beq.n	8004da2 <HAL_SPI_TransmitReceive+0x60>
 8004d9c:	887b      	ldrh	r3, [r7, #2]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d101      	bne.n	8004da6 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8004da2:	2301      	movs	r3, #1
 8004da4:	e1e8      	b.n	8005178 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004dac:	2b01      	cmp	r3, #1
 8004dae:	d101      	bne.n	8004db4 <HAL_SPI_TransmitReceive+0x72>
 8004db0:	2302      	movs	r3, #2
 8004db2:	e1e1      	b.n	8005178 <HAL_SPI_TransmitReceive+0x436>
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2201      	movs	r2, #1
 8004db8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004dc2:	b2db      	uxtb	r3, r3
 8004dc4:	2b04      	cmp	r3, #4
 8004dc6:	d003      	beq.n	8004dd0 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	2205      	movs	r2, #5
 8004dcc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	687a      	ldr	r2, [r7, #4]
 8004dda:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	887a      	ldrh	r2, [r7, #2]
 8004de0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	887a      	ldrh	r2, [r7, #2]
 8004de8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	68ba      	ldr	r2, [r7, #8]
 8004df0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	887a      	ldrh	r2, [r7, #2]
 8004df6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	887a      	ldrh	r2, [r7, #2]
 8004dfc:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	2200      	movs	r2, #0
 8004e02:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2200      	movs	r2, #0
 8004e08:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	68db      	ldr	r3, [r3, #12]
 8004e0e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004e12:	d802      	bhi.n	8004e1a <HAL_SPI_TransmitReceive+0xd8>
 8004e14:	8abb      	ldrh	r3, [r7, #20]
 8004e16:	2b01      	cmp	r3, #1
 8004e18:	d908      	bls.n	8004e2c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	685a      	ldr	r2, [r3, #4]
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004e28:	605a      	str	r2, [r3, #4]
 8004e2a:	e007      	b.n	8004e3c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	685a      	ldr	r2, [r3, #4]
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004e3a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e46:	2b40      	cmp	r3, #64	@ 0x40
 8004e48:	d007      	beq.n	8004e5a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	681a      	ldr	r2, [r3, #0]
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e58:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	68db      	ldr	r3, [r3, #12]
 8004e5e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004e62:	f240 8083 	bls.w	8004f6c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	685b      	ldr	r3, [r3, #4]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d002      	beq.n	8004e74 <HAL_SPI_TransmitReceive+0x132>
 8004e6e:	8afb      	ldrh	r3, [r7, #22]
 8004e70:	2b01      	cmp	r3, #1
 8004e72:	d16f      	bne.n	8004f54 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e78:	881a      	ldrh	r2, [r3, #0]
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e84:	1c9a      	adds	r2, r3, #2
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e8e:	b29b      	uxth	r3, r3
 8004e90:	3b01      	subs	r3, #1
 8004e92:	b29a      	uxth	r2, r3
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e98:	e05c      	b.n	8004f54 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	689b      	ldr	r3, [r3, #8]
 8004ea0:	f003 0302 	and.w	r3, r3, #2
 8004ea4:	2b02      	cmp	r3, #2
 8004ea6:	d11b      	bne.n	8004ee0 <HAL_SPI_TransmitReceive+0x19e>
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004eac:	b29b      	uxth	r3, r3
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d016      	beq.n	8004ee0 <HAL_SPI_TransmitReceive+0x19e>
 8004eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eb4:	2b01      	cmp	r3, #1
 8004eb6:	d113      	bne.n	8004ee0 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ebc:	881a      	ldrh	r2, [r3, #0]
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ec8:	1c9a      	adds	r2, r3, #2
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ed2:	b29b      	uxth	r3, r3
 8004ed4:	3b01      	subs	r3, #1
 8004ed6:	b29a      	uxth	r2, r3
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004edc:	2300      	movs	r3, #0
 8004ede:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	689b      	ldr	r3, [r3, #8]
 8004ee6:	f003 0301 	and.w	r3, r3, #1
 8004eea:	2b01      	cmp	r3, #1
 8004eec:	d11c      	bne.n	8004f28 <HAL_SPI_TransmitReceive+0x1e6>
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004ef4:	b29b      	uxth	r3, r3
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d016      	beq.n	8004f28 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	68da      	ldr	r2, [r3, #12]
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f04:	b292      	uxth	r2, r2
 8004f06:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f0c:	1c9a      	adds	r2, r3, #2
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004f18:	b29b      	uxth	r3, r3
 8004f1a:	3b01      	subs	r3, #1
 8004f1c:	b29a      	uxth	r2, r3
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004f24:	2301      	movs	r3, #1
 8004f26:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004f28:	f7fd ffb4 	bl	8002e94 <HAL_GetTick>
 8004f2c:	4602      	mov	r2, r0
 8004f2e:	6a3b      	ldr	r3, [r7, #32]
 8004f30:	1ad3      	subs	r3, r2, r3
 8004f32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f34:	429a      	cmp	r2, r3
 8004f36:	d80d      	bhi.n	8004f54 <HAL_SPI_TransmitReceive+0x212>
 8004f38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f3e:	d009      	beq.n	8004f54 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	2201      	movs	r2, #1
 8004f44:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004f50:	2303      	movs	r3, #3
 8004f52:	e111      	b.n	8005178 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f58:	b29b      	uxth	r3, r3
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d19d      	bne.n	8004e9a <HAL_SPI_TransmitReceive+0x158>
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004f64:	b29b      	uxth	r3, r3
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d197      	bne.n	8004e9a <HAL_SPI_TransmitReceive+0x158>
 8004f6a:	e0e5      	b.n	8005138 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d003      	beq.n	8004f7c <HAL_SPI_TransmitReceive+0x23a>
 8004f74:	8afb      	ldrh	r3, [r7, #22]
 8004f76:	2b01      	cmp	r3, #1
 8004f78:	f040 80d1 	bne.w	800511e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f80:	b29b      	uxth	r3, r3
 8004f82:	2b01      	cmp	r3, #1
 8004f84:	d912      	bls.n	8004fac <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f8a:	881a      	ldrh	r2, [r3, #0]
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f96:	1c9a      	adds	r2, r3, #2
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fa0:	b29b      	uxth	r3, r3
 8004fa2:	3b02      	subs	r3, #2
 8004fa4:	b29a      	uxth	r2, r3
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004faa:	e0b8      	b.n	800511e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	330c      	adds	r3, #12
 8004fb6:	7812      	ldrb	r2, [r2, #0]
 8004fb8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fbe:	1c5a      	adds	r2, r3, #1
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fc8:	b29b      	uxth	r3, r3
 8004fca:	3b01      	subs	r3, #1
 8004fcc:	b29a      	uxth	r2, r3
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004fd2:	e0a4      	b.n	800511e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	689b      	ldr	r3, [r3, #8]
 8004fda:	f003 0302 	and.w	r3, r3, #2
 8004fde:	2b02      	cmp	r3, #2
 8004fe0:	d134      	bne.n	800504c <HAL_SPI_TransmitReceive+0x30a>
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fe6:	b29b      	uxth	r3, r3
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d02f      	beq.n	800504c <HAL_SPI_TransmitReceive+0x30a>
 8004fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fee:	2b01      	cmp	r3, #1
 8004ff0:	d12c      	bne.n	800504c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ff6:	b29b      	uxth	r3, r3
 8004ff8:	2b01      	cmp	r3, #1
 8004ffa:	d912      	bls.n	8005022 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005000:	881a      	ldrh	r2, [r3, #0]
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800500c:	1c9a      	adds	r2, r3, #2
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005016:	b29b      	uxth	r3, r3
 8005018:	3b02      	subs	r3, #2
 800501a:	b29a      	uxth	r2, r3
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005020:	e012      	b.n	8005048 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	330c      	adds	r3, #12
 800502c:	7812      	ldrb	r2, [r2, #0]
 800502e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005034:	1c5a      	adds	r2, r3, #1
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800503e:	b29b      	uxth	r3, r3
 8005040:	3b01      	subs	r3, #1
 8005042:	b29a      	uxth	r2, r3
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005048:	2300      	movs	r3, #0
 800504a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	689b      	ldr	r3, [r3, #8]
 8005052:	f003 0301 	and.w	r3, r3, #1
 8005056:	2b01      	cmp	r3, #1
 8005058:	d148      	bne.n	80050ec <HAL_SPI_TransmitReceive+0x3aa>
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005060:	b29b      	uxth	r3, r3
 8005062:	2b00      	cmp	r3, #0
 8005064:	d042      	beq.n	80050ec <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800506c:	b29b      	uxth	r3, r3
 800506e:	2b01      	cmp	r3, #1
 8005070:	d923      	bls.n	80050ba <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	68da      	ldr	r2, [r3, #12]
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800507c:	b292      	uxth	r2, r2
 800507e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005084:	1c9a      	adds	r2, r3, #2
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005090:	b29b      	uxth	r3, r3
 8005092:	3b02      	subs	r3, #2
 8005094:	b29a      	uxth	r2, r3
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80050a2:	b29b      	uxth	r3, r3
 80050a4:	2b01      	cmp	r3, #1
 80050a6:	d81f      	bhi.n	80050e8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	685a      	ldr	r2, [r3, #4]
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80050b6:	605a      	str	r2, [r3, #4]
 80050b8:	e016      	b.n	80050e8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f103 020c 	add.w	r2, r3, #12
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050c6:	7812      	ldrb	r2, [r2, #0]
 80050c8:	b2d2      	uxtb	r2, r2
 80050ca:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050d0:	1c5a      	adds	r2, r3, #1
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80050dc:	b29b      	uxth	r3, r3
 80050de:	3b01      	subs	r3, #1
 80050e0:	b29a      	uxth	r2, r3
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80050e8:	2301      	movs	r3, #1
 80050ea:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80050ec:	f7fd fed2 	bl	8002e94 <HAL_GetTick>
 80050f0:	4602      	mov	r2, r0
 80050f2:	6a3b      	ldr	r3, [r7, #32]
 80050f4:	1ad3      	subs	r3, r2, r3
 80050f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050f8:	429a      	cmp	r2, r3
 80050fa:	d803      	bhi.n	8005104 <HAL_SPI_TransmitReceive+0x3c2>
 80050fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005102:	d102      	bne.n	800510a <HAL_SPI_TransmitReceive+0x3c8>
 8005104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005106:	2b00      	cmp	r3, #0
 8005108:	d109      	bne.n	800511e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	2201      	movs	r2, #1
 800510e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	2200      	movs	r2, #0
 8005116:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800511a:	2303      	movs	r3, #3
 800511c:	e02c      	b.n	8005178 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005122:	b29b      	uxth	r3, r3
 8005124:	2b00      	cmp	r3, #0
 8005126:	f47f af55 	bne.w	8004fd4 <HAL_SPI_TransmitReceive+0x292>
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005130:	b29b      	uxth	r3, r3
 8005132:	2b00      	cmp	r3, #0
 8005134:	f47f af4e 	bne.w	8004fd4 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005138:	6a3a      	ldr	r2, [r7, #32]
 800513a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800513c:	68f8      	ldr	r0, [r7, #12]
 800513e:	f000 f93d 	bl	80053bc <SPI_EndRxTxTransaction>
 8005142:	4603      	mov	r3, r0
 8005144:	2b00      	cmp	r3, #0
 8005146:	d008      	beq.n	800515a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2220      	movs	r2, #32
 800514c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	2200      	movs	r2, #0
 8005152:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	e00e      	b.n	8005178 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	2201      	movs	r2, #1
 800515e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	2200      	movs	r2, #0
 8005166:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800516e:	2b00      	cmp	r3, #0
 8005170:	d001      	beq.n	8005176 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8005172:	2301      	movs	r3, #1
 8005174:	e000      	b.n	8005178 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8005176:	2300      	movs	r3, #0
  }
}
 8005178:	4618      	mov	r0, r3
 800517a:	3728      	adds	r7, #40	@ 0x28
 800517c:	46bd      	mov	sp, r7
 800517e:	bd80      	pop	{r7, pc}

08005180 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b088      	sub	sp, #32
 8005184:	af00      	add	r7, sp, #0
 8005186:	60f8      	str	r0, [r7, #12]
 8005188:	60b9      	str	r1, [r7, #8]
 800518a:	603b      	str	r3, [r7, #0]
 800518c:	4613      	mov	r3, r2
 800518e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005190:	f7fd fe80 	bl	8002e94 <HAL_GetTick>
 8005194:	4602      	mov	r2, r0
 8005196:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005198:	1a9b      	subs	r3, r3, r2
 800519a:	683a      	ldr	r2, [r7, #0]
 800519c:	4413      	add	r3, r2
 800519e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80051a0:	f7fd fe78 	bl	8002e94 <HAL_GetTick>
 80051a4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80051a6:	4b39      	ldr	r3, [pc, #228]	@ (800528c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	015b      	lsls	r3, r3, #5
 80051ac:	0d1b      	lsrs	r3, r3, #20
 80051ae:	69fa      	ldr	r2, [r7, #28]
 80051b0:	fb02 f303 	mul.w	r3, r2, r3
 80051b4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80051b6:	e055      	b.n	8005264 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051be:	d051      	beq.n	8005264 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80051c0:	f7fd fe68 	bl	8002e94 <HAL_GetTick>
 80051c4:	4602      	mov	r2, r0
 80051c6:	69bb      	ldr	r3, [r7, #24]
 80051c8:	1ad3      	subs	r3, r2, r3
 80051ca:	69fa      	ldr	r2, [r7, #28]
 80051cc:	429a      	cmp	r2, r3
 80051ce:	d902      	bls.n	80051d6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80051d0:	69fb      	ldr	r3, [r7, #28]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d13d      	bne.n	8005252 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	685a      	ldr	r2, [r3, #4]
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80051e4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80051ee:	d111      	bne.n	8005214 <SPI_WaitFlagStateUntilTimeout+0x94>
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	689b      	ldr	r3, [r3, #8]
 80051f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051f8:	d004      	beq.n	8005204 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	689b      	ldr	r3, [r3, #8]
 80051fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005202:	d107      	bne.n	8005214 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	681a      	ldr	r2, [r3, #0]
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005212:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005218:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800521c:	d10f      	bne.n	800523e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	681a      	ldr	r2, [r3, #0]
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800522c:	601a      	str	r2, [r3, #0]
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	681a      	ldr	r2, [r3, #0]
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800523c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	2201      	movs	r2, #1
 8005242:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	2200      	movs	r2, #0
 800524a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800524e:	2303      	movs	r3, #3
 8005250:	e018      	b.n	8005284 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005252:	697b      	ldr	r3, [r7, #20]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d102      	bne.n	800525e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005258:	2300      	movs	r3, #0
 800525a:	61fb      	str	r3, [r7, #28]
 800525c:	e002      	b.n	8005264 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	3b01      	subs	r3, #1
 8005262:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	689a      	ldr	r2, [r3, #8]
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	4013      	ands	r3, r2
 800526e:	68ba      	ldr	r2, [r7, #8]
 8005270:	429a      	cmp	r2, r3
 8005272:	bf0c      	ite	eq
 8005274:	2301      	moveq	r3, #1
 8005276:	2300      	movne	r3, #0
 8005278:	b2db      	uxtb	r3, r3
 800527a:	461a      	mov	r2, r3
 800527c:	79fb      	ldrb	r3, [r7, #7]
 800527e:	429a      	cmp	r2, r3
 8005280:	d19a      	bne.n	80051b8 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8005282:	2300      	movs	r3, #0
}
 8005284:	4618      	mov	r0, r3
 8005286:	3720      	adds	r7, #32
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}
 800528c:	20000050 	.word	0x20000050

08005290 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b08a      	sub	sp, #40	@ 0x28
 8005294:	af00      	add	r7, sp, #0
 8005296:	60f8      	str	r0, [r7, #12]
 8005298:	60b9      	str	r1, [r7, #8]
 800529a:	607a      	str	r2, [r7, #4]
 800529c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800529e:	2300      	movs	r3, #0
 80052a0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80052a2:	f7fd fdf7 	bl	8002e94 <HAL_GetTick>
 80052a6:	4602      	mov	r2, r0
 80052a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052aa:	1a9b      	subs	r3, r3, r2
 80052ac:	683a      	ldr	r2, [r7, #0]
 80052ae:	4413      	add	r3, r2
 80052b0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80052b2:	f7fd fdef 	bl	8002e94 <HAL_GetTick>
 80052b6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	330c      	adds	r3, #12
 80052be:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80052c0:	4b3d      	ldr	r3, [pc, #244]	@ (80053b8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80052c2:	681a      	ldr	r2, [r3, #0]
 80052c4:	4613      	mov	r3, r2
 80052c6:	009b      	lsls	r3, r3, #2
 80052c8:	4413      	add	r3, r2
 80052ca:	00da      	lsls	r2, r3, #3
 80052cc:	1ad3      	subs	r3, r2, r3
 80052ce:	0d1b      	lsrs	r3, r3, #20
 80052d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052d2:	fb02 f303 	mul.w	r3, r2, r3
 80052d6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80052d8:	e061      	b.n	800539e <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80052da:	68bb      	ldr	r3, [r7, #8]
 80052dc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80052e0:	d107      	bne.n	80052f2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d104      	bne.n	80052f2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80052e8:	69fb      	ldr	r3, [r7, #28]
 80052ea:	781b      	ldrb	r3, [r3, #0]
 80052ec:	b2db      	uxtb	r3, r3
 80052ee:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80052f0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052f8:	d051      	beq.n	800539e <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80052fa:	f7fd fdcb 	bl	8002e94 <HAL_GetTick>
 80052fe:	4602      	mov	r2, r0
 8005300:	6a3b      	ldr	r3, [r7, #32]
 8005302:	1ad3      	subs	r3, r2, r3
 8005304:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005306:	429a      	cmp	r2, r3
 8005308:	d902      	bls.n	8005310 <SPI_WaitFifoStateUntilTimeout+0x80>
 800530a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800530c:	2b00      	cmp	r3, #0
 800530e:	d13d      	bne.n	800538c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	685a      	ldr	r2, [r3, #4]
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800531e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	685b      	ldr	r3, [r3, #4]
 8005324:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005328:	d111      	bne.n	800534e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	689b      	ldr	r3, [r3, #8]
 800532e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005332:	d004      	beq.n	800533e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	689b      	ldr	r3, [r3, #8]
 8005338:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800533c:	d107      	bne.n	800534e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	681a      	ldr	r2, [r3, #0]
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800534c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005352:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005356:	d10f      	bne.n	8005378 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	681a      	ldr	r2, [r3, #0]
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005366:	601a      	str	r2, [r3, #0]
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	681a      	ldr	r2, [r3, #0]
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005376:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	2201      	movs	r2, #1
 800537c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	2200      	movs	r2, #0
 8005384:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005388:	2303      	movs	r3, #3
 800538a:	e011      	b.n	80053b0 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800538c:	69bb      	ldr	r3, [r7, #24]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d102      	bne.n	8005398 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8005392:	2300      	movs	r3, #0
 8005394:	627b      	str	r3, [r7, #36]	@ 0x24
 8005396:	e002      	b.n	800539e <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8005398:	69bb      	ldr	r3, [r7, #24]
 800539a:	3b01      	subs	r3, #1
 800539c:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	689a      	ldr	r2, [r3, #8]
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	4013      	ands	r3, r2
 80053a8:	687a      	ldr	r2, [r7, #4]
 80053aa:	429a      	cmp	r2, r3
 80053ac:	d195      	bne.n	80052da <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 80053ae:	2300      	movs	r3, #0
}
 80053b0:	4618      	mov	r0, r3
 80053b2:	3728      	adds	r7, #40	@ 0x28
 80053b4:	46bd      	mov	sp, r7
 80053b6:	bd80      	pop	{r7, pc}
 80053b8:	20000050 	.word	0x20000050

080053bc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b088      	sub	sp, #32
 80053c0:	af02      	add	r7, sp, #8
 80053c2:	60f8      	str	r0, [r7, #12]
 80053c4:	60b9      	str	r1, [r7, #8]
 80053c6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	9300      	str	r3, [sp, #0]
 80053cc:	68bb      	ldr	r3, [r7, #8]
 80053ce:	2200      	movs	r2, #0
 80053d0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80053d4:	68f8      	ldr	r0, [r7, #12]
 80053d6:	f7ff ff5b 	bl	8005290 <SPI_WaitFifoStateUntilTimeout>
 80053da:	4603      	mov	r3, r0
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d007      	beq.n	80053f0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053e4:	f043 0220 	orr.w	r2, r3, #32
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80053ec:	2303      	movs	r3, #3
 80053ee:	e046      	b.n	800547e <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80053f0:	4b25      	ldr	r3, [pc, #148]	@ (8005488 <SPI_EndRxTxTransaction+0xcc>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	4a25      	ldr	r2, [pc, #148]	@ (800548c <SPI_EndRxTxTransaction+0xd0>)
 80053f6:	fba2 2303 	umull	r2, r3, r2, r3
 80053fa:	0d5b      	lsrs	r3, r3, #21
 80053fc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005400:	fb02 f303 	mul.w	r3, r2, r3
 8005404:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	685b      	ldr	r3, [r3, #4]
 800540a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800540e:	d112      	bne.n	8005436 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	9300      	str	r3, [sp, #0]
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	2200      	movs	r2, #0
 8005418:	2180      	movs	r1, #128	@ 0x80
 800541a:	68f8      	ldr	r0, [r7, #12]
 800541c:	f7ff feb0 	bl	8005180 <SPI_WaitFlagStateUntilTimeout>
 8005420:	4603      	mov	r3, r0
 8005422:	2b00      	cmp	r3, #0
 8005424:	d016      	beq.n	8005454 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800542a:	f043 0220 	orr.w	r2, r3, #32
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005432:	2303      	movs	r3, #3
 8005434:	e023      	b.n	800547e <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005436:	697b      	ldr	r3, [r7, #20]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d00a      	beq.n	8005452 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	3b01      	subs	r3, #1
 8005440:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	689b      	ldr	r3, [r3, #8]
 8005448:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800544c:	2b80      	cmp	r3, #128	@ 0x80
 800544e:	d0f2      	beq.n	8005436 <SPI_EndRxTxTransaction+0x7a>
 8005450:	e000      	b.n	8005454 <SPI_EndRxTxTransaction+0x98>
        break;
 8005452:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	9300      	str	r3, [sp, #0]
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	2200      	movs	r2, #0
 800545c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005460:	68f8      	ldr	r0, [r7, #12]
 8005462:	f7ff ff15 	bl	8005290 <SPI_WaitFifoStateUntilTimeout>
 8005466:	4603      	mov	r3, r0
 8005468:	2b00      	cmp	r3, #0
 800546a:	d007      	beq.n	800547c <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005470:	f043 0220 	orr.w	r2, r3, #32
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005478:	2303      	movs	r3, #3
 800547a:	e000      	b.n	800547e <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 800547c:	2300      	movs	r3, #0
}
 800547e:	4618      	mov	r0, r3
 8005480:	3718      	adds	r7, #24
 8005482:	46bd      	mov	sp, r7
 8005484:	bd80      	pop	{r7, pc}
 8005486:	bf00      	nop
 8005488:	20000050 	.word	0x20000050
 800548c:	165e9f81 	.word	0x165e9f81

08005490 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b082      	sub	sp, #8
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d101      	bne.n	80054a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800549e:	2301      	movs	r3, #1
 80054a0:	e049      	b.n	8005536 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054a8:	b2db      	uxtb	r3, r3
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d106      	bne.n	80054bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2200      	movs	r2, #0
 80054b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80054b6:	6878      	ldr	r0, [r7, #4]
 80054b8:	f7fd fa6e 	bl	8002998 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2202      	movs	r2, #2
 80054c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681a      	ldr	r2, [r3, #0]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	3304      	adds	r3, #4
 80054cc:	4619      	mov	r1, r3
 80054ce:	4610      	mov	r0, r2
 80054d0:	f000 ffd0 	bl	8006474 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2201      	movs	r2, #1
 80054d8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2201      	movs	r2, #1
 80054e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2201      	movs	r2, #1
 80054e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2201      	movs	r2, #1
 80054f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2201      	movs	r2, #1
 80054f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2201      	movs	r2, #1
 8005500:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2201      	movs	r2, #1
 8005508:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2201      	movs	r2, #1
 8005510:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2201      	movs	r2, #1
 8005518:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2201      	movs	r2, #1
 8005520:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2201      	movs	r2, #1
 8005528:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2201      	movs	r2, #1
 8005530:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005534:	2300      	movs	r3, #0
}
 8005536:	4618      	mov	r0, r3
 8005538:	3708      	adds	r7, #8
 800553a:	46bd      	mov	sp, r7
 800553c:	bd80      	pop	{r7, pc}
	...

08005540 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005540:	b480      	push	{r7}
 8005542:	b085      	sub	sp, #20
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800554e:	b2db      	uxtb	r3, r3
 8005550:	2b01      	cmp	r3, #1
 8005552:	d001      	beq.n	8005558 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005554:	2301      	movs	r3, #1
 8005556:	e054      	b.n	8005602 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2202      	movs	r2, #2
 800555c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	68da      	ldr	r2, [r3, #12]
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f042 0201 	orr.w	r2, r2, #1
 800556e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a26      	ldr	r2, [pc, #152]	@ (8005610 <HAL_TIM_Base_Start_IT+0xd0>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d022      	beq.n	80055c0 <HAL_TIM_Base_Start_IT+0x80>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005582:	d01d      	beq.n	80055c0 <HAL_TIM_Base_Start_IT+0x80>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a22      	ldr	r2, [pc, #136]	@ (8005614 <HAL_TIM_Base_Start_IT+0xd4>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d018      	beq.n	80055c0 <HAL_TIM_Base_Start_IT+0x80>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4a21      	ldr	r2, [pc, #132]	@ (8005618 <HAL_TIM_Base_Start_IT+0xd8>)
 8005594:	4293      	cmp	r3, r2
 8005596:	d013      	beq.n	80055c0 <HAL_TIM_Base_Start_IT+0x80>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4a1f      	ldr	r2, [pc, #124]	@ (800561c <HAL_TIM_Base_Start_IT+0xdc>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d00e      	beq.n	80055c0 <HAL_TIM_Base_Start_IT+0x80>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4a1e      	ldr	r2, [pc, #120]	@ (8005620 <HAL_TIM_Base_Start_IT+0xe0>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d009      	beq.n	80055c0 <HAL_TIM_Base_Start_IT+0x80>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4a1c      	ldr	r2, [pc, #112]	@ (8005624 <HAL_TIM_Base_Start_IT+0xe4>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d004      	beq.n	80055c0 <HAL_TIM_Base_Start_IT+0x80>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4a1b      	ldr	r2, [pc, #108]	@ (8005628 <HAL_TIM_Base_Start_IT+0xe8>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d115      	bne.n	80055ec <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	689a      	ldr	r2, [r3, #8]
 80055c6:	4b19      	ldr	r3, [pc, #100]	@ (800562c <HAL_TIM_Base_Start_IT+0xec>)
 80055c8:	4013      	ands	r3, r2
 80055ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	2b06      	cmp	r3, #6
 80055d0:	d015      	beq.n	80055fe <HAL_TIM_Base_Start_IT+0xbe>
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055d8:	d011      	beq.n	80055fe <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	681a      	ldr	r2, [r3, #0]
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f042 0201 	orr.w	r2, r2, #1
 80055e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055ea:	e008      	b.n	80055fe <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	681a      	ldr	r2, [r3, #0]
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f042 0201 	orr.w	r2, r2, #1
 80055fa:	601a      	str	r2, [r3, #0]
 80055fc:	e000      	b.n	8005600 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055fe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005600:	2300      	movs	r3, #0
}
 8005602:	4618      	mov	r0, r3
 8005604:	3714      	adds	r7, #20
 8005606:	46bd      	mov	sp, r7
 8005608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560c:	4770      	bx	lr
 800560e:	bf00      	nop
 8005610:	40010000 	.word	0x40010000
 8005614:	40000400 	.word	0x40000400
 8005618:	40000800 	.word	0x40000800
 800561c:	40000c00 	.word	0x40000c00
 8005620:	40010400 	.word	0x40010400
 8005624:	40014000 	.word	0x40014000
 8005628:	40001800 	.word	0x40001800
 800562c:	00010007 	.word	0x00010007

08005630 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005630:	b480      	push	{r7}
 8005632:	b083      	sub	sp, #12
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	68da      	ldr	r2, [r3, #12]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f022 0201 	bic.w	r2, r2, #1
 8005646:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	6a1a      	ldr	r2, [r3, #32]
 800564e:	4b0f      	ldr	r3, [pc, #60]	@ (800568c <HAL_TIM_Base_Stop_IT+0x5c>)
 8005650:	4013      	ands	r3, r2
 8005652:	2b00      	cmp	r3, #0
 8005654:	d10f      	bne.n	8005676 <HAL_TIM_Base_Stop_IT+0x46>
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	6a1a      	ldr	r2, [r3, #32]
 800565c:	f240 4344 	movw	r3, #1092	@ 0x444
 8005660:	4013      	ands	r3, r2
 8005662:	2b00      	cmp	r3, #0
 8005664:	d107      	bne.n	8005676 <HAL_TIM_Base_Stop_IT+0x46>
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	681a      	ldr	r2, [r3, #0]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f022 0201 	bic.w	r2, r2, #1
 8005674:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2201      	movs	r2, #1
 800567a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800567e:	2300      	movs	r3, #0
}
 8005680:	4618      	mov	r0, r3
 8005682:	370c      	adds	r7, #12
 8005684:	46bd      	mov	sp, r7
 8005686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568a:	4770      	bx	lr
 800568c:	00111111 	.word	0x00111111

08005690 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b082      	sub	sp, #8
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d101      	bne.n	80056a2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	e049      	b.n	8005736 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056a8:	b2db      	uxtb	r3, r3
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d106      	bne.n	80056bc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2200      	movs	r2, #0
 80056b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80056b6:	6878      	ldr	r0, [r7, #4]
 80056b8:	f000 f841 	bl	800573e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2202      	movs	r2, #2
 80056c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681a      	ldr	r2, [r3, #0]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	3304      	adds	r3, #4
 80056cc:	4619      	mov	r1, r3
 80056ce:	4610      	mov	r0, r2
 80056d0:	f000 fed0 	bl	8006474 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2201      	movs	r2, #1
 80056d8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2201      	movs	r2, #1
 80056e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2201      	movs	r2, #1
 80056e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2201      	movs	r2, #1
 80056f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2201      	movs	r2, #1
 80056f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2201      	movs	r2, #1
 8005700:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2201      	movs	r2, #1
 8005708:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2201      	movs	r2, #1
 8005710:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2201      	movs	r2, #1
 8005718:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2201      	movs	r2, #1
 8005720:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2201      	movs	r2, #1
 8005728:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2201      	movs	r2, #1
 8005730:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005734:	2300      	movs	r3, #0
}
 8005736:	4618      	mov	r0, r3
 8005738:	3708      	adds	r7, #8
 800573a:	46bd      	mov	sp, r7
 800573c:	bd80      	pop	{r7, pc}

0800573e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800573e:	b480      	push	{r7}
 8005740:	b083      	sub	sp, #12
 8005742:	af00      	add	r7, sp, #0
 8005744:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005746:	bf00      	nop
 8005748:	370c      	adds	r7, #12
 800574a:	46bd      	mov	sp, r7
 800574c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005750:	4770      	bx	lr
	...

08005754 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b084      	sub	sp, #16
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
 800575c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d109      	bne.n	8005778 <HAL_TIM_PWM_Start+0x24>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800576a:	b2db      	uxtb	r3, r3
 800576c:	2b01      	cmp	r3, #1
 800576e:	bf14      	ite	ne
 8005770:	2301      	movne	r3, #1
 8005772:	2300      	moveq	r3, #0
 8005774:	b2db      	uxtb	r3, r3
 8005776:	e03c      	b.n	80057f2 <HAL_TIM_PWM_Start+0x9e>
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	2b04      	cmp	r3, #4
 800577c:	d109      	bne.n	8005792 <HAL_TIM_PWM_Start+0x3e>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005784:	b2db      	uxtb	r3, r3
 8005786:	2b01      	cmp	r3, #1
 8005788:	bf14      	ite	ne
 800578a:	2301      	movne	r3, #1
 800578c:	2300      	moveq	r3, #0
 800578e:	b2db      	uxtb	r3, r3
 8005790:	e02f      	b.n	80057f2 <HAL_TIM_PWM_Start+0x9e>
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	2b08      	cmp	r3, #8
 8005796:	d109      	bne.n	80057ac <HAL_TIM_PWM_Start+0x58>
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800579e:	b2db      	uxtb	r3, r3
 80057a0:	2b01      	cmp	r3, #1
 80057a2:	bf14      	ite	ne
 80057a4:	2301      	movne	r3, #1
 80057a6:	2300      	moveq	r3, #0
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	e022      	b.n	80057f2 <HAL_TIM_PWM_Start+0x9e>
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	2b0c      	cmp	r3, #12
 80057b0:	d109      	bne.n	80057c6 <HAL_TIM_PWM_Start+0x72>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80057b8:	b2db      	uxtb	r3, r3
 80057ba:	2b01      	cmp	r3, #1
 80057bc:	bf14      	ite	ne
 80057be:	2301      	movne	r3, #1
 80057c0:	2300      	moveq	r3, #0
 80057c2:	b2db      	uxtb	r3, r3
 80057c4:	e015      	b.n	80057f2 <HAL_TIM_PWM_Start+0x9e>
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	2b10      	cmp	r3, #16
 80057ca:	d109      	bne.n	80057e0 <HAL_TIM_PWM_Start+0x8c>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80057d2:	b2db      	uxtb	r3, r3
 80057d4:	2b01      	cmp	r3, #1
 80057d6:	bf14      	ite	ne
 80057d8:	2301      	movne	r3, #1
 80057da:	2300      	moveq	r3, #0
 80057dc:	b2db      	uxtb	r3, r3
 80057de:	e008      	b.n	80057f2 <HAL_TIM_PWM_Start+0x9e>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80057e6:	b2db      	uxtb	r3, r3
 80057e8:	2b01      	cmp	r3, #1
 80057ea:	bf14      	ite	ne
 80057ec:	2301      	movne	r3, #1
 80057ee:	2300      	moveq	r3, #0
 80057f0:	b2db      	uxtb	r3, r3
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d001      	beq.n	80057fa <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80057f6:	2301      	movs	r3, #1
 80057f8:	e092      	b.n	8005920 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d104      	bne.n	800580a <HAL_TIM_PWM_Start+0xb6>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2202      	movs	r2, #2
 8005804:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005808:	e023      	b.n	8005852 <HAL_TIM_PWM_Start+0xfe>
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	2b04      	cmp	r3, #4
 800580e:	d104      	bne.n	800581a <HAL_TIM_PWM_Start+0xc6>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2202      	movs	r2, #2
 8005814:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005818:	e01b      	b.n	8005852 <HAL_TIM_PWM_Start+0xfe>
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	2b08      	cmp	r3, #8
 800581e:	d104      	bne.n	800582a <HAL_TIM_PWM_Start+0xd6>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2202      	movs	r2, #2
 8005824:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005828:	e013      	b.n	8005852 <HAL_TIM_PWM_Start+0xfe>
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	2b0c      	cmp	r3, #12
 800582e:	d104      	bne.n	800583a <HAL_TIM_PWM_Start+0xe6>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2202      	movs	r2, #2
 8005834:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005838:	e00b      	b.n	8005852 <HAL_TIM_PWM_Start+0xfe>
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	2b10      	cmp	r3, #16
 800583e:	d104      	bne.n	800584a <HAL_TIM_PWM_Start+0xf6>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2202      	movs	r2, #2
 8005844:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005848:	e003      	b.n	8005852 <HAL_TIM_PWM_Start+0xfe>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2202      	movs	r2, #2
 800584e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	2201      	movs	r2, #1
 8005858:	6839      	ldr	r1, [r7, #0]
 800585a:	4618      	mov	r0, r3
 800585c:	f001 fad2 	bl	8006e04 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4a30      	ldr	r2, [pc, #192]	@ (8005928 <HAL_TIM_PWM_Start+0x1d4>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d004      	beq.n	8005874 <HAL_TIM_PWM_Start+0x120>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4a2f      	ldr	r2, [pc, #188]	@ (800592c <HAL_TIM_PWM_Start+0x1d8>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d101      	bne.n	8005878 <HAL_TIM_PWM_Start+0x124>
 8005874:	2301      	movs	r3, #1
 8005876:	e000      	b.n	800587a <HAL_TIM_PWM_Start+0x126>
 8005878:	2300      	movs	r3, #0
 800587a:	2b00      	cmp	r3, #0
 800587c:	d007      	beq.n	800588e <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800588c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	4a25      	ldr	r2, [pc, #148]	@ (8005928 <HAL_TIM_PWM_Start+0x1d4>)
 8005894:	4293      	cmp	r3, r2
 8005896:	d022      	beq.n	80058de <HAL_TIM_PWM_Start+0x18a>
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058a0:	d01d      	beq.n	80058de <HAL_TIM_PWM_Start+0x18a>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	4a22      	ldr	r2, [pc, #136]	@ (8005930 <HAL_TIM_PWM_Start+0x1dc>)
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d018      	beq.n	80058de <HAL_TIM_PWM_Start+0x18a>
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	4a20      	ldr	r2, [pc, #128]	@ (8005934 <HAL_TIM_PWM_Start+0x1e0>)
 80058b2:	4293      	cmp	r3, r2
 80058b4:	d013      	beq.n	80058de <HAL_TIM_PWM_Start+0x18a>
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	4a1f      	ldr	r2, [pc, #124]	@ (8005938 <HAL_TIM_PWM_Start+0x1e4>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d00e      	beq.n	80058de <HAL_TIM_PWM_Start+0x18a>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	4a19      	ldr	r2, [pc, #100]	@ (800592c <HAL_TIM_PWM_Start+0x1d8>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d009      	beq.n	80058de <HAL_TIM_PWM_Start+0x18a>
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4a1b      	ldr	r2, [pc, #108]	@ (800593c <HAL_TIM_PWM_Start+0x1e8>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d004      	beq.n	80058de <HAL_TIM_PWM_Start+0x18a>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4a19      	ldr	r2, [pc, #100]	@ (8005940 <HAL_TIM_PWM_Start+0x1ec>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d115      	bne.n	800590a <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	689a      	ldr	r2, [r3, #8]
 80058e4:	4b17      	ldr	r3, [pc, #92]	@ (8005944 <HAL_TIM_PWM_Start+0x1f0>)
 80058e6:	4013      	ands	r3, r2
 80058e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	2b06      	cmp	r3, #6
 80058ee:	d015      	beq.n	800591c <HAL_TIM_PWM_Start+0x1c8>
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058f6:	d011      	beq.n	800591c <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	681a      	ldr	r2, [r3, #0]
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f042 0201 	orr.w	r2, r2, #1
 8005906:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005908:	e008      	b.n	800591c <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	681a      	ldr	r2, [r3, #0]
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f042 0201 	orr.w	r2, r2, #1
 8005918:	601a      	str	r2, [r3, #0]
 800591a:	e000      	b.n	800591e <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800591c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800591e:	2300      	movs	r3, #0
}
 8005920:	4618      	mov	r0, r3
 8005922:	3710      	adds	r7, #16
 8005924:	46bd      	mov	sp, r7
 8005926:	bd80      	pop	{r7, pc}
 8005928:	40010000 	.word	0x40010000
 800592c:	40010400 	.word	0x40010400
 8005930:	40000400 	.word	0x40000400
 8005934:	40000800 	.word	0x40000800
 8005938:	40000c00 	.word	0x40000c00
 800593c:	40014000 	.word	0x40014000
 8005940:	40001800 	.word	0x40001800
 8005944:	00010007 	.word	0x00010007

08005948 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b082      	sub	sp, #8
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d101      	bne.n	800595a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005956:	2301      	movs	r3, #1
 8005958:	e049      	b.n	80059ee <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005960:	b2db      	uxtb	r3, r3
 8005962:	2b00      	cmp	r3, #0
 8005964:	d106      	bne.n	8005974 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2200      	movs	r2, #0
 800596a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800596e:	6878      	ldr	r0, [r7, #4]
 8005970:	f000 f841 	bl	80059f6 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2202      	movs	r2, #2
 8005978:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681a      	ldr	r2, [r3, #0]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	3304      	adds	r3, #4
 8005984:	4619      	mov	r1, r3
 8005986:	4610      	mov	r0, r2
 8005988:	f000 fd74 	bl	8006474 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2201      	movs	r2, #1
 8005990:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2201      	movs	r2, #1
 8005998:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2201      	movs	r2, #1
 80059a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2201      	movs	r2, #1
 80059a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2201      	movs	r2, #1
 80059b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2201      	movs	r2, #1
 80059b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2201      	movs	r2, #1
 80059c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2201      	movs	r2, #1
 80059c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2201      	movs	r2, #1
 80059d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2201      	movs	r2, #1
 80059d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2201      	movs	r2, #1
 80059e0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2201      	movs	r2, #1
 80059e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80059ec:	2300      	movs	r3, #0
}
 80059ee:	4618      	mov	r0, r3
 80059f0:	3708      	adds	r7, #8
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bd80      	pop	{r7, pc}

080059f6 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80059f6:	b480      	push	{r7}
 80059f8:	b083      	sub	sp, #12
 80059fa:	af00      	add	r7, sp, #0
 80059fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80059fe:	bf00      	nop
 8005a00:	370c      	adds	r7, #12
 8005a02:	46bd      	mov	sp, r7
 8005a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a08:	4770      	bx	lr
	...

08005a0c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b084      	sub	sp, #16
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
 8005a14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a16:	2300      	movs	r3, #0
 8005a18:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d104      	bne.n	8005a2a <HAL_TIM_IC_Start_IT+0x1e>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005a26:	b2db      	uxtb	r3, r3
 8005a28:	e023      	b.n	8005a72 <HAL_TIM_IC_Start_IT+0x66>
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	2b04      	cmp	r3, #4
 8005a2e:	d104      	bne.n	8005a3a <HAL_TIM_IC_Start_IT+0x2e>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005a36:	b2db      	uxtb	r3, r3
 8005a38:	e01b      	b.n	8005a72 <HAL_TIM_IC_Start_IT+0x66>
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	2b08      	cmp	r3, #8
 8005a3e:	d104      	bne.n	8005a4a <HAL_TIM_IC_Start_IT+0x3e>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005a46:	b2db      	uxtb	r3, r3
 8005a48:	e013      	b.n	8005a72 <HAL_TIM_IC_Start_IT+0x66>
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	2b0c      	cmp	r3, #12
 8005a4e:	d104      	bne.n	8005a5a <HAL_TIM_IC_Start_IT+0x4e>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a56:	b2db      	uxtb	r3, r3
 8005a58:	e00b      	b.n	8005a72 <HAL_TIM_IC_Start_IT+0x66>
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	2b10      	cmp	r3, #16
 8005a5e:	d104      	bne.n	8005a6a <HAL_TIM_IC_Start_IT+0x5e>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005a66:	b2db      	uxtb	r3, r3
 8005a68:	e003      	b.n	8005a72 <HAL_TIM_IC_Start_IT+0x66>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005a70:	b2db      	uxtb	r3, r3
 8005a72:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d104      	bne.n	8005a84 <HAL_TIM_IC_Start_IT+0x78>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005a80:	b2db      	uxtb	r3, r3
 8005a82:	e013      	b.n	8005aac <HAL_TIM_IC_Start_IT+0xa0>
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	2b04      	cmp	r3, #4
 8005a88:	d104      	bne.n	8005a94 <HAL_TIM_IC_Start_IT+0x88>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005a90:	b2db      	uxtb	r3, r3
 8005a92:	e00b      	b.n	8005aac <HAL_TIM_IC_Start_IT+0xa0>
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	2b08      	cmp	r3, #8
 8005a98:	d104      	bne.n	8005aa4 <HAL_TIM_IC_Start_IT+0x98>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8005aa0:	b2db      	uxtb	r3, r3
 8005aa2:	e003      	b.n	8005aac <HAL_TIM_IC_Start_IT+0xa0>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8005aaa:	b2db      	uxtb	r3, r3
 8005aac:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005aae:	7bbb      	ldrb	r3, [r7, #14]
 8005ab0:	2b01      	cmp	r3, #1
 8005ab2:	d102      	bne.n	8005aba <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005ab4:	7b7b      	ldrb	r3, [r7, #13]
 8005ab6:	2b01      	cmp	r3, #1
 8005ab8:	d001      	beq.n	8005abe <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8005aba:	2301      	movs	r3, #1
 8005abc:	e0e2      	b.n	8005c84 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d104      	bne.n	8005ace <HAL_TIM_IC_Start_IT+0xc2>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2202      	movs	r2, #2
 8005ac8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005acc:	e023      	b.n	8005b16 <HAL_TIM_IC_Start_IT+0x10a>
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	2b04      	cmp	r3, #4
 8005ad2:	d104      	bne.n	8005ade <HAL_TIM_IC_Start_IT+0xd2>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2202      	movs	r2, #2
 8005ad8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005adc:	e01b      	b.n	8005b16 <HAL_TIM_IC_Start_IT+0x10a>
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	2b08      	cmp	r3, #8
 8005ae2:	d104      	bne.n	8005aee <HAL_TIM_IC_Start_IT+0xe2>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2202      	movs	r2, #2
 8005ae8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005aec:	e013      	b.n	8005b16 <HAL_TIM_IC_Start_IT+0x10a>
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	2b0c      	cmp	r3, #12
 8005af2:	d104      	bne.n	8005afe <HAL_TIM_IC_Start_IT+0xf2>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2202      	movs	r2, #2
 8005af8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005afc:	e00b      	b.n	8005b16 <HAL_TIM_IC_Start_IT+0x10a>
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	2b10      	cmp	r3, #16
 8005b02:	d104      	bne.n	8005b0e <HAL_TIM_IC_Start_IT+0x102>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2202      	movs	r2, #2
 8005b08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b0c:	e003      	b.n	8005b16 <HAL_TIM_IC_Start_IT+0x10a>
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2202      	movs	r2, #2
 8005b12:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d104      	bne.n	8005b26 <HAL_TIM_IC_Start_IT+0x11a>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2202      	movs	r2, #2
 8005b20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b24:	e013      	b.n	8005b4e <HAL_TIM_IC_Start_IT+0x142>
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	2b04      	cmp	r3, #4
 8005b2a:	d104      	bne.n	8005b36 <HAL_TIM_IC_Start_IT+0x12a>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2202      	movs	r2, #2
 8005b30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005b34:	e00b      	b.n	8005b4e <HAL_TIM_IC_Start_IT+0x142>
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	2b08      	cmp	r3, #8
 8005b3a:	d104      	bne.n	8005b46 <HAL_TIM_IC_Start_IT+0x13a>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2202      	movs	r2, #2
 8005b40:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005b44:	e003      	b.n	8005b4e <HAL_TIM_IC_Start_IT+0x142>
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2202      	movs	r2, #2
 8005b4a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	2b0c      	cmp	r3, #12
 8005b52:	d841      	bhi.n	8005bd8 <HAL_TIM_IC_Start_IT+0x1cc>
 8005b54:	a201      	add	r2, pc, #4	@ (adr r2, 8005b5c <HAL_TIM_IC_Start_IT+0x150>)
 8005b56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b5a:	bf00      	nop
 8005b5c:	08005b91 	.word	0x08005b91
 8005b60:	08005bd9 	.word	0x08005bd9
 8005b64:	08005bd9 	.word	0x08005bd9
 8005b68:	08005bd9 	.word	0x08005bd9
 8005b6c:	08005ba3 	.word	0x08005ba3
 8005b70:	08005bd9 	.word	0x08005bd9
 8005b74:	08005bd9 	.word	0x08005bd9
 8005b78:	08005bd9 	.word	0x08005bd9
 8005b7c:	08005bb5 	.word	0x08005bb5
 8005b80:	08005bd9 	.word	0x08005bd9
 8005b84:	08005bd9 	.word	0x08005bd9
 8005b88:	08005bd9 	.word	0x08005bd9
 8005b8c:	08005bc7 	.word	0x08005bc7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	68da      	ldr	r2, [r3, #12]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f042 0202 	orr.w	r2, r2, #2
 8005b9e:	60da      	str	r2, [r3, #12]
      break;
 8005ba0:	e01d      	b.n	8005bde <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	68da      	ldr	r2, [r3, #12]
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f042 0204 	orr.w	r2, r2, #4
 8005bb0:	60da      	str	r2, [r3, #12]
      break;
 8005bb2:	e014      	b.n	8005bde <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	68da      	ldr	r2, [r3, #12]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f042 0208 	orr.w	r2, r2, #8
 8005bc2:	60da      	str	r2, [r3, #12]
      break;
 8005bc4:	e00b      	b.n	8005bde <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	68da      	ldr	r2, [r3, #12]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f042 0210 	orr.w	r2, r2, #16
 8005bd4:	60da      	str	r2, [r3, #12]
      break;
 8005bd6:	e002      	b.n	8005bde <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8005bd8:	2301      	movs	r3, #1
 8005bda:	73fb      	strb	r3, [r7, #15]
      break;
 8005bdc:	bf00      	nop
  }

  if (status == HAL_OK)
 8005bde:	7bfb      	ldrb	r3, [r7, #15]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d14e      	bne.n	8005c82 <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	2201      	movs	r2, #1
 8005bea:	6839      	ldr	r1, [r7, #0]
 8005bec:	4618      	mov	r0, r3
 8005bee:	f001 f909 	bl	8006e04 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	4a25      	ldr	r2, [pc, #148]	@ (8005c8c <HAL_TIM_IC_Start_IT+0x280>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d022      	beq.n	8005c42 <HAL_TIM_IC_Start_IT+0x236>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c04:	d01d      	beq.n	8005c42 <HAL_TIM_IC_Start_IT+0x236>
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	4a21      	ldr	r2, [pc, #132]	@ (8005c90 <HAL_TIM_IC_Start_IT+0x284>)
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d018      	beq.n	8005c42 <HAL_TIM_IC_Start_IT+0x236>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	4a1f      	ldr	r2, [pc, #124]	@ (8005c94 <HAL_TIM_IC_Start_IT+0x288>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d013      	beq.n	8005c42 <HAL_TIM_IC_Start_IT+0x236>
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	4a1e      	ldr	r2, [pc, #120]	@ (8005c98 <HAL_TIM_IC_Start_IT+0x28c>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d00e      	beq.n	8005c42 <HAL_TIM_IC_Start_IT+0x236>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	4a1c      	ldr	r2, [pc, #112]	@ (8005c9c <HAL_TIM_IC_Start_IT+0x290>)
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	d009      	beq.n	8005c42 <HAL_TIM_IC_Start_IT+0x236>
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4a1b      	ldr	r2, [pc, #108]	@ (8005ca0 <HAL_TIM_IC_Start_IT+0x294>)
 8005c34:	4293      	cmp	r3, r2
 8005c36:	d004      	beq.n	8005c42 <HAL_TIM_IC_Start_IT+0x236>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	4a19      	ldr	r2, [pc, #100]	@ (8005ca4 <HAL_TIM_IC_Start_IT+0x298>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d115      	bne.n	8005c6e <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	689a      	ldr	r2, [r3, #8]
 8005c48:	4b17      	ldr	r3, [pc, #92]	@ (8005ca8 <HAL_TIM_IC_Start_IT+0x29c>)
 8005c4a:	4013      	ands	r3, r2
 8005c4c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	2b06      	cmp	r3, #6
 8005c52:	d015      	beq.n	8005c80 <HAL_TIM_IC_Start_IT+0x274>
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c5a:	d011      	beq.n	8005c80 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	681a      	ldr	r2, [r3, #0]
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f042 0201 	orr.w	r2, r2, #1
 8005c6a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c6c:	e008      	b.n	8005c80 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	681a      	ldr	r2, [r3, #0]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f042 0201 	orr.w	r2, r2, #1
 8005c7c:	601a      	str	r2, [r3, #0]
 8005c7e:	e000      	b.n	8005c82 <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c80:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8005c82:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c84:	4618      	mov	r0, r3
 8005c86:	3710      	adds	r7, #16
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	bd80      	pop	{r7, pc}
 8005c8c:	40010000 	.word	0x40010000
 8005c90:	40000400 	.word	0x40000400
 8005c94:	40000800 	.word	0x40000800
 8005c98:	40000c00 	.word	0x40000c00
 8005c9c:	40010400 	.word	0x40010400
 8005ca0:	40014000 	.word	0x40014000
 8005ca4:	40001800 	.word	0x40001800
 8005ca8:	00010007 	.word	0x00010007

08005cac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	b084      	sub	sp, #16
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	68db      	ldr	r3, [r3, #12]
 8005cba:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	691b      	ldr	r3, [r3, #16]
 8005cc2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	f003 0302 	and.w	r3, r3, #2
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d020      	beq.n	8005d10 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	f003 0302 	and.w	r3, r3, #2
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d01b      	beq.n	8005d10 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f06f 0202 	mvn.w	r2, #2
 8005ce0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2201      	movs	r2, #1
 8005ce6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	699b      	ldr	r3, [r3, #24]
 8005cee:	f003 0303 	and.w	r3, r3, #3
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d003      	beq.n	8005cfe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	f7fb fdde 	bl	80018b8 <HAL_TIM_IC_CaptureCallback>
 8005cfc:	e005      	b.n	8005d0a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cfe:	6878      	ldr	r0, [r7, #4]
 8005d00:	f000 fb9a 	bl	8006438 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d04:	6878      	ldr	r0, [r7, #4]
 8005d06:	f000 fba1 	bl	800644c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	f003 0304 	and.w	r3, r3, #4
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d020      	beq.n	8005d5c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	f003 0304 	and.w	r3, r3, #4
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d01b      	beq.n	8005d5c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f06f 0204 	mvn.w	r2, #4
 8005d2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2202      	movs	r2, #2
 8005d32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	699b      	ldr	r3, [r3, #24]
 8005d3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d003      	beq.n	8005d4a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d42:	6878      	ldr	r0, [r7, #4]
 8005d44:	f7fb fdb8 	bl	80018b8 <HAL_TIM_IC_CaptureCallback>
 8005d48:	e005      	b.n	8005d56 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d4a:	6878      	ldr	r0, [r7, #4]
 8005d4c:	f000 fb74 	bl	8006438 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d50:	6878      	ldr	r0, [r7, #4]
 8005d52:	f000 fb7b 	bl	800644c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2200      	movs	r2, #0
 8005d5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	f003 0308 	and.w	r3, r3, #8
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d020      	beq.n	8005da8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	f003 0308 	and.w	r3, r3, #8
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d01b      	beq.n	8005da8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f06f 0208 	mvn.w	r2, #8
 8005d78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2204      	movs	r2, #4
 8005d7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	69db      	ldr	r3, [r3, #28]
 8005d86:	f003 0303 	and.w	r3, r3, #3
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d003      	beq.n	8005d96 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d8e:	6878      	ldr	r0, [r7, #4]
 8005d90:	f7fb fd92 	bl	80018b8 <HAL_TIM_IC_CaptureCallback>
 8005d94:	e005      	b.n	8005da2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d96:	6878      	ldr	r0, [r7, #4]
 8005d98:	f000 fb4e 	bl	8006438 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d9c:	6878      	ldr	r0, [r7, #4]
 8005d9e:	f000 fb55 	bl	800644c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2200      	movs	r2, #0
 8005da6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	f003 0310 	and.w	r3, r3, #16
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d020      	beq.n	8005df4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	f003 0310 	and.w	r3, r3, #16
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d01b      	beq.n	8005df4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f06f 0210 	mvn.w	r2, #16
 8005dc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2208      	movs	r2, #8
 8005dca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	69db      	ldr	r3, [r3, #28]
 8005dd2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d003      	beq.n	8005de2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005dda:	6878      	ldr	r0, [r7, #4]
 8005ddc:	f7fb fd6c 	bl	80018b8 <HAL_TIM_IC_CaptureCallback>
 8005de0:	e005      	b.n	8005dee <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005de2:	6878      	ldr	r0, [r7, #4]
 8005de4:	f000 fb28 	bl	8006438 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005de8:	6878      	ldr	r0, [r7, #4]
 8005dea:	f000 fb2f 	bl	800644c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2200      	movs	r2, #0
 8005df2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005df4:	68bb      	ldr	r3, [r7, #8]
 8005df6:	f003 0301 	and.w	r3, r3, #1
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d00c      	beq.n	8005e18 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	f003 0301 	and.w	r3, r3, #1
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d007      	beq.n	8005e18 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f06f 0201 	mvn.w	r2, #1
 8005e10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005e12:	6878      	ldr	r0, [r7, #4]
 8005e14:	f7fc f9da 	bl	80021cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005e18:	68bb      	ldr	r3, [r7, #8]
 8005e1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d104      	bne.n	8005e2c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005e22:	68bb      	ldr	r3, [r7, #8]
 8005e24:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d00c      	beq.n	8005e46 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d007      	beq.n	8005e46 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005e3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005e40:	6878      	ldr	r0, [r7, #4]
 8005e42:	f001 f89d 	bl	8006f80 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005e46:	68bb      	ldr	r3, [r7, #8]
 8005e48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d00c      	beq.n	8005e6a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d007      	beq.n	8005e6a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005e62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005e64:	6878      	ldr	r0, [r7, #4]
 8005e66:	f001 f895 	bl	8006f94 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005e6a:	68bb      	ldr	r3, [r7, #8]
 8005e6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d00c      	beq.n	8005e8e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d007      	beq.n	8005e8e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005e86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005e88:	6878      	ldr	r0, [r7, #4]
 8005e8a:	f000 fae9 	bl	8006460 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005e8e:	68bb      	ldr	r3, [r7, #8]
 8005e90:	f003 0320 	and.w	r3, r3, #32
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d00c      	beq.n	8005eb2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	f003 0320 	and.w	r3, r3, #32
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d007      	beq.n	8005eb2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f06f 0220 	mvn.w	r2, #32
 8005eaa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005eac:	6878      	ldr	r0, [r7, #4]
 8005eae:	f001 f85d 	bl	8006f6c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005eb2:	bf00      	nop
 8005eb4:	3710      	adds	r7, #16
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	bd80      	pop	{r7, pc}

08005eba <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005eba:	b580      	push	{r7, lr}
 8005ebc:	b086      	sub	sp, #24
 8005ebe:	af00      	add	r7, sp, #0
 8005ec0:	60f8      	str	r0, [r7, #12]
 8005ec2:	60b9      	str	r1, [r7, #8]
 8005ec4:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ed0:	2b01      	cmp	r3, #1
 8005ed2:	d101      	bne.n	8005ed8 <HAL_TIM_IC_ConfigChannel+0x1e>
 8005ed4:	2302      	movs	r3, #2
 8005ed6:	e088      	b.n	8005fea <HAL_TIM_IC_ConfigChannel+0x130>
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	2201      	movs	r2, #1
 8005edc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d11b      	bne.n	8005f1e <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005eea:	68bb      	ldr	r3, [r7, #8]
 8005eec:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8005ef6:	f000 fdc1 	bl	8006a7c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	699a      	ldr	r2, [r3, #24]
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f022 020c 	bic.w	r2, r2, #12
 8005f08:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	6999      	ldr	r1, [r3, #24]
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	689a      	ldr	r2, [r3, #8]
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	430a      	orrs	r2, r1
 8005f1a:	619a      	str	r2, [r3, #24]
 8005f1c:	e060      	b.n	8005fe0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2b04      	cmp	r3, #4
 8005f22:	d11c      	bne.n	8005f5e <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005f28:	68bb      	ldr	r3, [r7, #8]
 8005f2a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005f30:	68bb      	ldr	r3, [r7, #8]
 8005f32:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8005f34:	f000 fe45 	bl	8006bc2 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	699a      	ldr	r2, [r3, #24]
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005f46:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	6999      	ldr	r1, [r3, #24]
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	689b      	ldr	r3, [r3, #8]
 8005f52:	021a      	lsls	r2, r3, #8
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	430a      	orrs	r2, r1
 8005f5a:	619a      	str	r2, [r3, #24]
 8005f5c:	e040      	b.n	8005fe0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2b08      	cmp	r3, #8
 8005f62:	d11b      	bne.n	8005f9c <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005f6c:	68bb      	ldr	r3, [r7, #8]
 8005f6e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005f70:	68bb      	ldr	r3, [r7, #8]
 8005f72:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8005f74:	f000 fe92 	bl	8006c9c <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	69da      	ldr	r2, [r3, #28]
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f022 020c 	bic.w	r2, r2, #12
 8005f86:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	69d9      	ldr	r1, [r3, #28]
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	689a      	ldr	r2, [r3, #8]
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	430a      	orrs	r2, r1
 8005f98:	61da      	str	r2, [r3, #28]
 8005f9a:	e021      	b.n	8005fe0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2b0c      	cmp	r3, #12
 8005fa0:	d11c      	bne.n	8005fdc <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005faa:	68bb      	ldr	r3, [r7, #8]
 8005fac:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005fae:	68bb      	ldr	r3, [r7, #8]
 8005fb0:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8005fb2:	f000 feaf 	bl	8006d14 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	69da      	ldr	r2, [r3, #28]
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005fc4:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	69d9      	ldr	r1, [r3, #28]
 8005fcc:	68bb      	ldr	r3, [r7, #8]
 8005fce:	689b      	ldr	r3, [r3, #8]
 8005fd0:	021a      	lsls	r2, r3, #8
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	430a      	orrs	r2, r1
 8005fd8:	61da      	str	r2, [r3, #28]
 8005fda:	e001      	b.n	8005fe0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005fdc:	2301      	movs	r3, #1
 8005fde:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005fe8:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fea:	4618      	mov	r0, r3
 8005fec:	3718      	adds	r7, #24
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	bd80      	pop	{r7, pc}
	...

08005ff4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b086      	sub	sp, #24
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	60f8      	str	r0, [r7, #12]
 8005ffc:	60b9      	str	r1, [r7, #8]
 8005ffe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006000:	2300      	movs	r3, #0
 8006002:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800600a:	2b01      	cmp	r3, #1
 800600c:	d101      	bne.n	8006012 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800600e:	2302      	movs	r3, #2
 8006010:	e0ff      	b.n	8006212 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	2201      	movs	r2, #1
 8006016:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2b14      	cmp	r3, #20
 800601e:	f200 80f0 	bhi.w	8006202 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006022:	a201      	add	r2, pc, #4	@ (adr r2, 8006028 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006024:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006028:	0800607d 	.word	0x0800607d
 800602c:	08006203 	.word	0x08006203
 8006030:	08006203 	.word	0x08006203
 8006034:	08006203 	.word	0x08006203
 8006038:	080060bd 	.word	0x080060bd
 800603c:	08006203 	.word	0x08006203
 8006040:	08006203 	.word	0x08006203
 8006044:	08006203 	.word	0x08006203
 8006048:	080060ff 	.word	0x080060ff
 800604c:	08006203 	.word	0x08006203
 8006050:	08006203 	.word	0x08006203
 8006054:	08006203 	.word	0x08006203
 8006058:	0800613f 	.word	0x0800613f
 800605c:	08006203 	.word	0x08006203
 8006060:	08006203 	.word	0x08006203
 8006064:	08006203 	.word	0x08006203
 8006068:	08006181 	.word	0x08006181
 800606c:	08006203 	.word	0x08006203
 8006070:	08006203 	.word	0x08006203
 8006074:	08006203 	.word	0x08006203
 8006078:	080061c1 	.word	0x080061c1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	68b9      	ldr	r1, [r7, #8]
 8006082:	4618      	mov	r0, r3
 8006084:	f000 fa9c 	bl	80065c0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	699a      	ldr	r2, [r3, #24]
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f042 0208 	orr.w	r2, r2, #8
 8006096:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	699a      	ldr	r2, [r3, #24]
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f022 0204 	bic.w	r2, r2, #4
 80060a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	6999      	ldr	r1, [r3, #24]
 80060ae:	68bb      	ldr	r3, [r7, #8]
 80060b0:	691a      	ldr	r2, [r3, #16]
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	430a      	orrs	r2, r1
 80060b8:	619a      	str	r2, [r3, #24]
      break;
 80060ba:	e0a5      	b.n	8006208 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	68b9      	ldr	r1, [r7, #8]
 80060c2:	4618      	mov	r0, r3
 80060c4:	f000 faee 	bl	80066a4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	699a      	ldr	r2, [r3, #24]
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80060d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	699a      	ldr	r2, [r3, #24]
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80060e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	6999      	ldr	r1, [r3, #24]
 80060ee:	68bb      	ldr	r3, [r7, #8]
 80060f0:	691b      	ldr	r3, [r3, #16]
 80060f2:	021a      	lsls	r2, r3, #8
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	430a      	orrs	r2, r1
 80060fa:	619a      	str	r2, [r3, #24]
      break;
 80060fc:	e084      	b.n	8006208 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	68b9      	ldr	r1, [r7, #8]
 8006104:	4618      	mov	r0, r3
 8006106:	f000 fb45 	bl	8006794 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	69da      	ldr	r2, [r3, #28]
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f042 0208 	orr.w	r2, r2, #8
 8006118:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	69da      	ldr	r2, [r3, #28]
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f022 0204 	bic.w	r2, r2, #4
 8006128:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	69d9      	ldr	r1, [r3, #28]
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	691a      	ldr	r2, [r3, #16]
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	430a      	orrs	r2, r1
 800613a:	61da      	str	r2, [r3, #28]
      break;
 800613c:	e064      	b.n	8006208 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	68b9      	ldr	r1, [r7, #8]
 8006144:	4618      	mov	r0, r3
 8006146:	f000 fb9b 	bl	8006880 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	69da      	ldr	r2, [r3, #28]
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006158:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	69da      	ldr	r2, [r3, #28]
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006168:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	69d9      	ldr	r1, [r3, #28]
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	691b      	ldr	r3, [r3, #16]
 8006174:	021a      	lsls	r2, r3, #8
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	430a      	orrs	r2, r1
 800617c:	61da      	str	r2, [r3, #28]
      break;
 800617e:	e043      	b.n	8006208 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	68b9      	ldr	r1, [r7, #8]
 8006186:	4618      	mov	r0, r3
 8006188:	f000 fbd2 	bl	8006930 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f042 0208 	orr.w	r2, r2, #8
 800619a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f022 0204 	bic.w	r2, r2, #4
 80061aa:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80061b2:	68bb      	ldr	r3, [r7, #8]
 80061b4:	691a      	ldr	r2, [r3, #16]
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	430a      	orrs	r2, r1
 80061bc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80061be:	e023      	b.n	8006208 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	68b9      	ldr	r1, [r7, #8]
 80061c6:	4618      	mov	r0, r3
 80061c8:	f000 fc04 	bl	80069d4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80061da:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80061ea:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80061f2:	68bb      	ldr	r3, [r7, #8]
 80061f4:	691b      	ldr	r3, [r3, #16]
 80061f6:	021a      	lsls	r2, r3, #8
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	430a      	orrs	r2, r1
 80061fe:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006200:	e002      	b.n	8006208 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006202:	2301      	movs	r3, #1
 8006204:	75fb      	strb	r3, [r7, #23]
      break;
 8006206:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	2200      	movs	r2, #0
 800620c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006210:	7dfb      	ldrb	r3, [r7, #23]
}
 8006212:	4618      	mov	r0, r3
 8006214:	3718      	adds	r7, #24
 8006216:	46bd      	mov	sp, r7
 8006218:	bd80      	pop	{r7, pc}
 800621a:	bf00      	nop

0800621c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b084      	sub	sp, #16
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
 8006224:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006226:	2300      	movs	r3, #0
 8006228:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006230:	2b01      	cmp	r3, #1
 8006232:	d101      	bne.n	8006238 <HAL_TIM_ConfigClockSource+0x1c>
 8006234:	2302      	movs	r3, #2
 8006236:	e0b4      	b.n	80063a2 <HAL_TIM_ConfigClockSource+0x186>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2201      	movs	r2, #1
 800623c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2202      	movs	r2, #2
 8006244:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	689b      	ldr	r3, [r3, #8]
 800624e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006250:	68ba      	ldr	r2, [r7, #8]
 8006252:	4b56      	ldr	r3, [pc, #344]	@ (80063ac <HAL_TIM_ConfigClockSource+0x190>)
 8006254:	4013      	ands	r3, r2
 8006256:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006258:	68bb      	ldr	r3, [r7, #8]
 800625a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800625e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	68ba      	ldr	r2, [r7, #8]
 8006266:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006270:	d03e      	beq.n	80062f0 <HAL_TIM_ConfigClockSource+0xd4>
 8006272:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006276:	f200 8087 	bhi.w	8006388 <HAL_TIM_ConfigClockSource+0x16c>
 800627a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800627e:	f000 8086 	beq.w	800638e <HAL_TIM_ConfigClockSource+0x172>
 8006282:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006286:	d87f      	bhi.n	8006388 <HAL_TIM_ConfigClockSource+0x16c>
 8006288:	2b70      	cmp	r3, #112	@ 0x70
 800628a:	d01a      	beq.n	80062c2 <HAL_TIM_ConfigClockSource+0xa6>
 800628c:	2b70      	cmp	r3, #112	@ 0x70
 800628e:	d87b      	bhi.n	8006388 <HAL_TIM_ConfigClockSource+0x16c>
 8006290:	2b60      	cmp	r3, #96	@ 0x60
 8006292:	d050      	beq.n	8006336 <HAL_TIM_ConfigClockSource+0x11a>
 8006294:	2b60      	cmp	r3, #96	@ 0x60
 8006296:	d877      	bhi.n	8006388 <HAL_TIM_ConfigClockSource+0x16c>
 8006298:	2b50      	cmp	r3, #80	@ 0x50
 800629a:	d03c      	beq.n	8006316 <HAL_TIM_ConfigClockSource+0xfa>
 800629c:	2b50      	cmp	r3, #80	@ 0x50
 800629e:	d873      	bhi.n	8006388 <HAL_TIM_ConfigClockSource+0x16c>
 80062a0:	2b40      	cmp	r3, #64	@ 0x40
 80062a2:	d058      	beq.n	8006356 <HAL_TIM_ConfigClockSource+0x13a>
 80062a4:	2b40      	cmp	r3, #64	@ 0x40
 80062a6:	d86f      	bhi.n	8006388 <HAL_TIM_ConfigClockSource+0x16c>
 80062a8:	2b30      	cmp	r3, #48	@ 0x30
 80062aa:	d064      	beq.n	8006376 <HAL_TIM_ConfigClockSource+0x15a>
 80062ac:	2b30      	cmp	r3, #48	@ 0x30
 80062ae:	d86b      	bhi.n	8006388 <HAL_TIM_ConfigClockSource+0x16c>
 80062b0:	2b20      	cmp	r3, #32
 80062b2:	d060      	beq.n	8006376 <HAL_TIM_ConfigClockSource+0x15a>
 80062b4:	2b20      	cmp	r3, #32
 80062b6:	d867      	bhi.n	8006388 <HAL_TIM_ConfigClockSource+0x16c>
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d05c      	beq.n	8006376 <HAL_TIM_ConfigClockSource+0x15a>
 80062bc:	2b10      	cmp	r3, #16
 80062be:	d05a      	beq.n	8006376 <HAL_TIM_ConfigClockSource+0x15a>
 80062c0:	e062      	b.n	8006388 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80062ca:	683b      	ldr	r3, [r7, #0]
 80062cc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80062d2:	f000 fd77 	bl	8006dc4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	689b      	ldr	r3, [r3, #8]
 80062dc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80062de:	68bb      	ldr	r3, [r7, #8]
 80062e0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80062e4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	68ba      	ldr	r2, [r7, #8]
 80062ec:	609a      	str	r2, [r3, #8]
      break;
 80062ee:	e04f      	b.n	8006390 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006300:	f000 fd60 	bl	8006dc4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	689a      	ldr	r2, [r3, #8]
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006312:	609a      	str	r2, [r3, #8]
      break;
 8006314:	e03c      	b.n	8006390 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006322:	461a      	mov	r2, r3
 8006324:	f000 fc1e 	bl	8006b64 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	2150      	movs	r1, #80	@ 0x50
 800632e:	4618      	mov	r0, r3
 8006330:	f000 fd2d 	bl	8006d8e <TIM_ITRx_SetConfig>
      break;
 8006334:	e02c      	b.n	8006390 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006342:	461a      	mov	r2, r3
 8006344:	f000 fc7a 	bl	8006c3c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	2160      	movs	r1, #96	@ 0x60
 800634e:	4618      	mov	r0, r3
 8006350:	f000 fd1d 	bl	8006d8e <TIM_ITRx_SetConfig>
      break;
 8006354:	e01c      	b.n	8006390 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006362:	461a      	mov	r2, r3
 8006364:	f000 fbfe 	bl	8006b64 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	2140      	movs	r1, #64	@ 0x40
 800636e:	4618      	mov	r0, r3
 8006370:	f000 fd0d 	bl	8006d8e <TIM_ITRx_SetConfig>
      break;
 8006374:	e00c      	b.n	8006390 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681a      	ldr	r2, [r3, #0]
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4619      	mov	r1, r3
 8006380:	4610      	mov	r0, r2
 8006382:	f000 fd04 	bl	8006d8e <TIM_ITRx_SetConfig>
      break;
 8006386:	e003      	b.n	8006390 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006388:	2301      	movs	r3, #1
 800638a:	73fb      	strb	r3, [r7, #15]
      break;
 800638c:	e000      	b.n	8006390 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800638e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2201      	movs	r2, #1
 8006394:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2200      	movs	r2, #0
 800639c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80063a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80063a2:	4618      	mov	r0, r3
 80063a4:	3710      	adds	r7, #16
 80063a6:	46bd      	mov	sp, r7
 80063a8:	bd80      	pop	{r7, pc}
 80063aa:	bf00      	nop
 80063ac:	fffeff88 	.word	0xfffeff88

080063b0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80063b0:	b480      	push	{r7}
 80063b2:	b085      	sub	sp, #20
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
 80063b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80063ba:	2300      	movs	r3, #0
 80063bc:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	2b0c      	cmp	r3, #12
 80063c2:	d831      	bhi.n	8006428 <HAL_TIM_ReadCapturedValue+0x78>
 80063c4:	a201      	add	r2, pc, #4	@ (adr r2, 80063cc <HAL_TIM_ReadCapturedValue+0x1c>)
 80063c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063ca:	bf00      	nop
 80063cc:	08006401 	.word	0x08006401
 80063d0:	08006429 	.word	0x08006429
 80063d4:	08006429 	.word	0x08006429
 80063d8:	08006429 	.word	0x08006429
 80063dc:	0800640b 	.word	0x0800640b
 80063e0:	08006429 	.word	0x08006429
 80063e4:	08006429 	.word	0x08006429
 80063e8:	08006429 	.word	0x08006429
 80063ec:	08006415 	.word	0x08006415
 80063f0:	08006429 	.word	0x08006429
 80063f4:	08006429 	.word	0x08006429
 80063f8:	08006429 	.word	0x08006429
 80063fc:	0800641f 	.word	0x0800641f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006406:	60fb      	str	r3, [r7, #12]

      break;
 8006408:	e00f      	b.n	800642a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006410:	60fb      	str	r3, [r7, #12]

      break;
 8006412:	e00a      	b.n	800642a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800641a:	60fb      	str	r3, [r7, #12]

      break;
 800641c:	e005      	b.n	800642a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006424:	60fb      	str	r3, [r7, #12]

      break;
 8006426:	e000      	b.n	800642a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8006428:	bf00      	nop
  }

  return tmpreg;
 800642a:	68fb      	ldr	r3, [r7, #12]
}
 800642c:	4618      	mov	r0, r3
 800642e:	3714      	adds	r7, #20
 8006430:	46bd      	mov	sp, r7
 8006432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006436:	4770      	bx	lr

08006438 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006438:	b480      	push	{r7}
 800643a:	b083      	sub	sp, #12
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006440:	bf00      	nop
 8006442:	370c      	adds	r7, #12
 8006444:	46bd      	mov	sp, r7
 8006446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644a:	4770      	bx	lr

0800644c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800644c:	b480      	push	{r7}
 800644e:	b083      	sub	sp, #12
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006454:	bf00      	nop
 8006456:	370c      	adds	r7, #12
 8006458:	46bd      	mov	sp, r7
 800645a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645e:	4770      	bx	lr

08006460 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006460:	b480      	push	{r7}
 8006462:	b083      	sub	sp, #12
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006468:	bf00      	nop
 800646a:	370c      	adds	r7, #12
 800646c:	46bd      	mov	sp, r7
 800646e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006472:	4770      	bx	lr

08006474 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006474:	b480      	push	{r7}
 8006476:	b085      	sub	sp, #20
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
 800647c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	4a43      	ldr	r2, [pc, #268]	@ (8006594 <TIM_Base_SetConfig+0x120>)
 8006488:	4293      	cmp	r3, r2
 800648a:	d013      	beq.n	80064b4 <TIM_Base_SetConfig+0x40>
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006492:	d00f      	beq.n	80064b4 <TIM_Base_SetConfig+0x40>
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	4a40      	ldr	r2, [pc, #256]	@ (8006598 <TIM_Base_SetConfig+0x124>)
 8006498:	4293      	cmp	r3, r2
 800649a:	d00b      	beq.n	80064b4 <TIM_Base_SetConfig+0x40>
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	4a3f      	ldr	r2, [pc, #252]	@ (800659c <TIM_Base_SetConfig+0x128>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d007      	beq.n	80064b4 <TIM_Base_SetConfig+0x40>
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	4a3e      	ldr	r2, [pc, #248]	@ (80065a0 <TIM_Base_SetConfig+0x12c>)
 80064a8:	4293      	cmp	r3, r2
 80064aa:	d003      	beq.n	80064b4 <TIM_Base_SetConfig+0x40>
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	4a3d      	ldr	r2, [pc, #244]	@ (80065a4 <TIM_Base_SetConfig+0x130>)
 80064b0:	4293      	cmp	r3, r2
 80064b2:	d108      	bne.n	80064c6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	685b      	ldr	r3, [r3, #4]
 80064c0:	68fa      	ldr	r2, [r7, #12]
 80064c2:	4313      	orrs	r3, r2
 80064c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	4a32      	ldr	r2, [pc, #200]	@ (8006594 <TIM_Base_SetConfig+0x120>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d02b      	beq.n	8006526 <TIM_Base_SetConfig+0xb2>
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064d4:	d027      	beq.n	8006526 <TIM_Base_SetConfig+0xb2>
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	4a2f      	ldr	r2, [pc, #188]	@ (8006598 <TIM_Base_SetConfig+0x124>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d023      	beq.n	8006526 <TIM_Base_SetConfig+0xb2>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	4a2e      	ldr	r2, [pc, #184]	@ (800659c <TIM_Base_SetConfig+0x128>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d01f      	beq.n	8006526 <TIM_Base_SetConfig+0xb2>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	4a2d      	ldr	r2, [pc, #180]	@ (80065a0 <TIM_Base_SetConfig+0x12c>)
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d01b      	beq.n	8006526 <TIM_Base_SetConfig+0xb2>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	4a2c      	ldr	r2, [pc, #176]	@ (80065a4 <TIM_Base_SetConfig+0x130>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d017      	beq.n	8006526 <TIM_Base_SetConfig+0xb2>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	4a2b      	ldr	r2, [pc, #172]	@ (80065a8 <TIM_Base_SetConfig+0x134>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d013      	beq.n	8006526 <TIM_Base_SetConfig+0xb2>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	4a2a      	ldr	r2, [pc, #168]	@ (80065ac <TIM_Base_SetConfig+0x138>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d00f      	beq.n	8006526 <TIM_Base_SetConfig+0xb2>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	4a29      	ldr	r2, [pc, #164]	@ (80065b0 <TIM_Base_SetConfig+0x13c>)
 800650a:	4293      	cmp	r3, r2
 800650c:	d00b      	beq.n	8006526 <TIM_Base_SetConfig+0xb2>
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	4a28      	ldr	r2, [pc, #160]	@ (80065b4 <TIM_Base_SetConfig+0x140>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d007      	beq.n	8006526 <TIM_Base_SetConfig+0xb2>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	4a27      	ldr	r2, [pc, #156]	@ (80065b8 <TIM_Base_SetConfig+0x144>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d003      	beq.n	8006526 <TIM_Base_SetConfig+0xb2>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	4a26      	ldr	r2, [pc, #152]	@ (80065bc <TIM_Base_SetConfig+0x148>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d108      	bne.n	8006538 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800652c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	68db      	ldr	r3, [r3, #12]
 8006532:	68fa      	ldr	r2, [r7, #12]
 8006534:	4313      	orrs	r3, r2
 8006536:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	695b      	ldr	r3, [r3, #20]
 8006542:	4313      	orrs	r3, r2
 8006544:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	689a      	ldr	r2, [r3, #8]
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	681a      	ldr	r2, [r3, #0]
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	4a0e      	ldr	r2, [pc, #56]	@ (8006594 <TIM_Base_SetConfig+0x120>)
 800655a:	4293      	cmp	r3, r2
 800655c:	d003      	beq.n	8006566 <TIM_Base_SetConfig+0xf2>
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	4a10      	ldr	r2, [pc, #64]	@ (80065a4 <TIM_Base_SetConfig+0x130>)
 8006562:	4293      	cmp	r3, r2
 8006564:	d103      	bne.n	800656e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	691a      	ldr	r2, [r3, #16]
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f043 0204 	orr.w	r2, r3, #4
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2201      	movs	r2, #1
 800657e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	68fa      	ldr	r2, [r7, #12]
 8006584:	601a      	str	r2, [r3, #0]
}
 8006586:	bf00      	nop
 8006588:	3714      	adds	r7, #20
 800658a:	46bd      	mov	sp, r7
 800658c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006590:	4770      	bx	lr
 8006592:	bf00      	nop
 8006594:	40010000 	.word	0x40010000
 8006598:	40000400 	.word	0x40000400
 800659c:	40000800 	.word	0x40000800
 80065a0:	40000c00 	.word	0x40000c00
 80065a4:	40010400 	.word	0x40010400
 80065a8:	40014000 	.word	0x40014000
 80065ac:	40014400 	.word	0x40014400
 80065b0:	40014800 	.word	0x40014800
 80065b4:	40001800 	.word	0x40001800
 80065b8:	40001c00 	.word	0x40001c00
 80065bc:	40002000 	.word	0x40002000

080065c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065c0:	b480      	push	{r7}
 80065c2:	b087      	sub	sp, #28
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
 80065c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6a1b      	ldr	r3, [r3, #32]
 80065ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6a1b      	ldr	r3, [r3, #32]
 80065d4:	f023 0201 	bic.w	r2, r3, #1
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	699b      	ldr	r3, [r3, #24]
 80065e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80065e8:	68fa      	ldr	r2, [r7, #12]
 80065ea:	4b2b      	ldr	r3, [pc, #172]	@ (8006698 <TIM_OC1_SetConfig+0xd8>)
 80065ec:	4013      	ands	r3, r2
 80065ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	f023 0303 	bic.w	r3, r3, #3
 80065f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	68fa      	ldr	r2, [r7, #12]
 80065fe:	4313      	orrs	r3, r2
 8006600:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006602:	697b      	ldr	r3, [r7, #20]
 8006604:	f023 0302 	bic.w	r3, r3, #2
 8006608:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	689b      	ldr	r3, [r3, #8]
 800660e:	697a      	ldr	r2, [r7, #20]
 8006610:	4313      	orrs	r3, r2
 8006612:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	4a21      	ldr	r2, [pc, #132]	@ (800669c <TIM_OC1_SetConfig+0xdc>)
 8006618:	4293      	cmp	r3, r2
 800661a:	d003      	beq.n	8006624 <TIM_OC1_SetConfig+0x64>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	4a20      	ldr	r2, [pc, #128]	@ (80066a0 <TIM_OC1_SetConfig+0xe0>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d10c      	bne.n	800663e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006624:	697b      	ldr	r3, [r7, #20]
 8006626:	f023 0308 	bic.w	r3, r3, #8
 800662a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	68db      	ldr	r3, [r3, #12]
 8006630:	697a      	ldr	r2, [r7, #20]
 8006632:	4313      	orrs	r3, r2
 8006634:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006636:	697b      	ldr	r3, [r7, #20]
 8006638:	f023 0304 	bic.w	r3, r3, #4
 800663c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	4a16      	ldr	r2, [pc, #88]	@ (800669c <TIM_OC1_SetConfig+0xdc>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d003      	beq.n	800664e <TIM_OC1_SetConfig+0x8e>
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	4a15      	ldr	r2, [pc, #84]	@ (80066a0 <TIM_OC1_SetConfig+0xe0>)
 800664a:	4293      	cmp	r3, r2
 800664c:	d111      	bne.n	8006672 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800664e:	693b      	ldr	r3, [r7, #16]
 8006650:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006654:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006656:	693b      	ldr	r3, [r7, #16]
 8006658:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800665c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	695b      	ldr	r3, [r3, #20]
 8006662:	693a      	ldr	r2, [r7, #16]
 8006664:	4313      	orrs	r3, r2
 8006666:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	699b      	ldr	r3, [r3, #24]
 800666c:	693a      	ldr	r2, [r7, #16]
 800666e:	4313      	orrs	r3, r2
 8006670:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	693a      	ldr	r2, [r7, #16]
 8006676:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	68fa      	ldr	r2, [r7, #12]
 800667c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	685a      	ldr	r2, [r3, #4]
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	697a      	ldr	r2, [r7, #20]
 800668a:	621a      	str	r2, [r3, #32]
}
 800668c:	bf00      	nop
 800668e:	371c      	adds	r7, #28
 8006690:	46bd      	mov	sp, r7
 8006692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006696:	4770      	bx	lr
 8006698:	fffeff8f 	.word	0xfffeff8f
 800669c:	40010000 	.word	0x40010000
 80066a0:	40010400 	.word	0x40010400

080066a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066a4:	b480      	push	{r7}
 80066a6:	b087      	sub	sp, #28
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
 80066ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6a1b      	ldr	r3, [r3, #32]
 80066b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6a1b      	ldr	r3, [r3, #32]
 80066b8:	f023 0210 	bic.w	r2, r3, #16
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	699b      	ldr	r3, [r3, #24]
 80066ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80066cc:	68fa      	ldr	r2, [r7, #12]
 80066ce:	4b2e      	ldr	r3, [pc, #184]	@ (8006788 <TIM_OC2_SetConfig+0xe4>)
 80066d0:	4013      	ands	r3, r2
 80066d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80066da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	021b      	lsls	r3, r3, #8
 80066e2:	68fa      	ldr	r2, [r7, #12]
 80066e4:	4313      	orrs	r3, r2
 80066e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80066e8:	697b      	ldr	r3, [r7, #20]
 80066ea:	f023 0320 	bic.w	r3, r3, #32
 80066ee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	689b      	ldr	r3, [r3, #8]
 80066f4:	011b      	lsls	r3, r3, #4
 80066f6:	697a      	ldr	r2, [r7, #20]
 80066f8:	4313      	orrs	r3, r2
 80066fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	4a23      	ldr	r2, [pc, #140]	@ (800678c <TIM_OC2_SetConfig+0xe8>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d003      	beq.n	800670c <TIM_OC2_SetConfig+0x68>
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	4a22      	ldr	r2, [pc, #136]	@ (8006790 <TIM_OC2_SetConfig+0xec>)
 8006708:	4293      	cmp	r3, r2
 800670a:	d10d      	bne.n	8006728 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800670c:	697b      	ldr	r3, [r7, #20]
 800670e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006712:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	68db      	ldr	r3, [r3, #12]
 8006718:	011b      	lsls	r3, r3, #4
 800671a:	697a      	ldr	r2, [r7, #20]
 800671c:	4313      	orrs	r3, r2
 800671e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006720:	697b      	ldr	r3, [r7, #20]
 8006722:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006726:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	4a18      	ldr	r2, [pc, #96]	@ (800678c <TIM_OC2_SetConfig+0xe8>)
 800672c:	4293      	cmp	r3, r2
 800672e:	d003      	beq.n	8006738 <TIM_OC2_SetConfig+0x94>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	4a17      	ldr	r2, [pc, #92]	@ (8006790 <TIM_OC2_SetConfig+0xec>)
 8006734:	4293      	cmp	r3, r2
 8006736:	d113      	bne.n	8006760 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006738:	693b      	ldr	r3, [r7, #16]
 800673a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800673e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006740:	693b      	ldr	r3, [r7, #16]
 8006742:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006746:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	695b      	ldr	r3, [r3, #20]
 800674c:	009b      	lsls	r3, r3, #2
 800674e:	693a      	ldr	r2, [r7, #16]
 8006750:	4313      	orrs	r3, r2
 8006752:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	699b      	ldr	r3, [r3, #24]
 8006758:	009b      	lsls	r3, r3, #2
 800675a:	693a      	ldr	r2, [r7, #16]
 800675c:	4313      	orrs	r3, r2
 800675e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	693a      	ldr	r2, [r7, #16]
 8006764:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	68fa      	ldr	r2, [r7, #12]
 800676a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	685a      	ldr	r2, [r3, #4]
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	697a      	ldr	r2, [r7, #20]
 8006778:	621a      	str	r2, [r3, #32]
}
 800677a:	bf00      	nop
 800677c:	371c      	adds	r7, #28
 800677e:	46bd      	mov	sp, r7
 8006780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006784:	4770      	bx	lr
 8006786:	bf00      	nop
 8006788:	feff8fff 	.word	0xfeff8fff
 800678c:	40010000 	.word	0x40010000
 8006790:	40010400 	.word	0x40010400

08006794 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006794:	b480      	push	{r7}
 8006796:	b087      	sub	sp, #28
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
 800679c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6a1b      	ldr	r3, [r3, #32]
 80067a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6a1b      	ldr	r3, [r3, #32]
 80067a8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	685b      	ldr	r3, [r3, #4]
 80067b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	69db      	ldr	r3, [r3, #28]
 80067ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80067bc:	68fa      	ldr	r2, [r7, #12]
 80067be:	4b2d      	ldr	r3, [pc, #180]	@ (8006874 <TIM_OC3_SetConfig+0xe0>)
 80067c0:	4013      	ands	r3, r2
 80067c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	f023 0303 	bic.w	r3, r3, #3
 80067ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	68fa      	ldr	r2, [r7, #12]
 80067d2:	4313      	orrs	r3, r2
 80067d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80067d6:	697b      	ldr	r3, [r7, #20]
 80067d8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80067dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	689b      	ldr	r3, [r3, #8]
 80067e2:	021b      	lsls	r3, r3, #8
 80067e4:	697a      	ldr	r2, [r7, #20]
 80067e6:	4313      	orrs	r3, r2
 80067e8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	4a22      	ldr	r2, [pc, #136]	@ (8006878 <TIM_OC3_SetConfig+0xe4>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d003      	beq.n	80067fa <TIM_OC3_SetConfig+0x66>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	4a21      	ldr	r2, [pc, #132]	@ (800687c <TIM_OC3_SetConfig+0xe8>)
 80067f6:	4293      	cmp	r3, r2
 80067f8:	d10d      	bne.n	8006816 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80067fa:	697b      	ldr	r3, [r7, #20]
 80067fc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006800:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	68db      	ldr	r3, [r3, #12]
 8006806:	021b      	lsls	r3, r3, #8
 8006808:	697a      	ldr	r2, [r7, #20]
 800680a:	4313      	orrs	r3, r2
 800680c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800680e:	697b      	ldr	r3, [r7, #20]
 8006810:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006814:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	4a17      	ldr	r2, [pc, #92]	@ (8006878 <TIM_OC3_SetConfig+0xe4>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d003      	beq.n	8006826 <TIM_OC3_SetConfig+0x92>
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	4a16      	ldr	r2, [pc, #88]	@ (800687c <TIM_OC3_SetConfig+0xe8>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d113      	bne.n	800684e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006826:	693b      	ldr	r3, [r7, #16]
 8006828:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800682c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800682e:	693b      	ldr	r3, [r7, #16]
 8006830:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006834:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	695b      	ldr	r3, [r3, #20]
 800683a:	011b      	lsls	r3, r3, #4
 800683c:	693a      	ldr	r2, [r7, #16]
 800683e:	4313      	orrs	r3, r2
 8006840:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	699b      	ldr	r3, [r3, #24]
 8006846:	011b      	lsls	r3, r3, #4
 8006848:	693a      	ldr	r2, [r7, #16]
 800684a:	4313      	orrs	r3, r2
 800684c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	693a      	ldr	r2, [r7, #16]
 8006852:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	68fa      	ldr	r2, [r7, #12]
 8006858:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	685a      	ldr	r2, [r3, #4]
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	697a      	ldr	r2, [r7, #20]
 8006866:	621a      	str	r2, [r3, #32]
}
 8006868:	bf00      	nop
 800686a:	371c      	adds	r7, #28
 800686c:	46bd      	mov	sp, r7
 800686e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006872:	4770      	bx	lr
 8006874:	fffeff8f 	.word	0xfffeff8f
 8006878:	40010000 	.word	0x40010000
 800687c:	40010400 	.word	0x40010400

08006880 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006880:	b480      	push	{r7}
 8006882:	b087      	sub	sp, #28
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
 8006888:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6a1b      	ldr	r3, [r3, #32]
 800688e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6a1b      	ldr	r3, [r3, #32]
 8006894:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	685b      	ldr	r3, [r3, #4]
 80068a0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	69db      	ldr	r3, [r3, #28]
 80068a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80068a8:	68fa      	ldr	r2, [r7, #12]
 80068aa:	4b1e      	ldr	r3, [pc, #120]	@ (8006924 <TIM_OC4_SetConfig+0xa4>)
 80068ac:	4013      	ands	r3, r2
 80068ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80068b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068b8:	683b      	ldr	r3, [r7, #0]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	021b      	lsls	r3, r3, #8
 80068be:	68fa      	ldr	r2, [r7, #12]
 80068c0:	4313      	orrs	r3, r2
 80068c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80068c4:	693b      	ldr	r3, [r7, #16]
 80068c6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80068ca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	689b      	ldr	r3, [r3, #8]
 80068d0:	031b      	lsls	r3, r3, #12
 80068d2:	693a      	ldr	r2, [r7, #16]
 80068d4:	4313      	orrs	r3, r2
 80068d6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	4a13      	ldr	r2, [pc, #76]	@ (8006928 <TIM_OC4_SetConfig+0xa8>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d003      	beq.n	80068e8 <TIM_OC4_SetConfig+0x68>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	4a12      	ldr	r2, [pc, #72]	@ (800692c <TIM_OC4_SetConfig+0xac>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d109      	bne.n	80068fc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80068e8:	697b      	ldr	r3, [r7, #20]
 80068ea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80068ee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80068f0:	683b      	ldr	r3, [r7, #0]
 80068f2:	695b      	ldr	r3, [r3, #20]
 80068f4:	019b      	lsls	r3, r3, #6
 80068f6:	697a      	ldr	r2, [r7, #20]
 80068f8:	4313      	orrs	r3, r2
 80068fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	697a      	ldr	r2, [r7, #20]
 8006900:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	68fa      	ldr	r2, [r7, #12]
 8006906:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	685a      	ldr	r2, [r3, #4]
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	693a      	ldr	r2, [r7, #16]
 8006914:	621a      	str	r2, [r3, #32]
}
 8006916:	bf00      	nop
 8006918:	371c      	adds	r7, #28
 800691a:	46bd      	mov	sp, r7
 800691c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006920:	4770      	bx	lr
 8006922:	bf00      	nop
 8006924:	feff8fff 	.word	0xfeff8fff
 8006928:	40010000 	.word	0x40010000
 800692c:	40010400 	.word	0x40010400

08006930 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006930:	b480      	push	{r7}
 8006932:	b087      	sub	sp, #28
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
 8006938:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6a1b      	ldr	r3, [r3, #32]
 800693e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	6a1b      	ldr	r3, [r3, #32]
 8006944:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	685b      	ldr	r3, [r3, #4]
 8006950:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006956:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006958:	68fa      	ldr	r2, [r7, #12]
 800695a:	4b1b      	ldr	r3, [pc, #108]	@ (80069c8 <TIM_OC5_SetConfig+0x98>)
 800695c:	4013      	ands	r3, r2
 800695e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	68fa      	ldr	r2, [r7, #12]
 8006966:	4313      	orrs	r3, r2
 8006968:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800696a:	693b      	ldr	r3, [r7, #16]
 800696c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006970:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	689b      	ldr	r3, [r3, #8]
 8006976:	041b      	lsls	r3, r3, #16
 8006978:	693a      	ldr	r2, [r7, #16]
 800697a:	4313      	orrs	r3, r2
 800697c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	4a12      	ldr	r2, [pc, #72]	@ (80069cc <TIM_OC5_SetConfig+0x9c>)
 8006982:	4293      	cmp	r3, r2
 8006984:	d003      	beq.n	800698e <TIM_OC5_SetConfig+0x5e>
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	4a11      	ldr	r2, [pc, #68]	@ (80069d0 <TIM_OC5_SetConfig+0xa0>)
 800698a:	4293      	cmp	r3, r2
 800698c:	d109      	bne.n	80069a2 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800698e:	697b      	ldr	r3, [r7, #20]
 8006990:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006994:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	695b      	ldr	r3, [r3, #20]
 800699a:	021b      	lsls	r3, r3, #8
 800699c:	697a      	ldr	r2, [r7, #20]
 800699e:	4313      	orrs	r3, r2
 80069a0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	697a      	ldr	r2, [r7, #20]
 80069a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	68fa      	ldr	r2, [r7, #12]
 80069ac:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	685a      	ldr	r2, [r3, #4]
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	693a      	ldr	r2, [r7, #16]
 80069ba:	621a      	str	r2, [r3, #32]
}
 80069bc:	bf00      	nop
 80069be:	371c      	adds	r7, #28
 80069c0:	46bd      	mov	sp, r7
 80069c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c6:	4770      	bx	lr
 80069c8:	fffeff8f 	.word	0xfffeff8f
 80069cc:	40010000 	.word	0x40010000
 80069d0:	40010400 	.word	0x40010400

080069d4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80069d4:	b480      	push	{r7}
 80069d6:	b087      	sub	sp, #28
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
 80069dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6a1b      	ldr	r3, [r3, #32]
 80069e2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	6a1b      	ldr	r3, [r3, #32]
 80069e8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	685b      	ldr	r3, [r3, #4]
 80069f4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80069fc:	68fa      	ldr	r2, [r7, #12]
 80069fe:	4b1c      	ldr	r3, [pc, #112]	@ (8006a70 <TIM_OC6_SetConfig+0x9c>)
 8006a00:	4013      	ands	r3, r2
 8006a02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	021b      	lsls	r3, r3, #8
 8006a0a:	68fa      	ldr	r2, [r7, #12]
 8006a0c:	4313      	orrs	r3, r2
 8006a0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006a10:	693b      	ldr	r3, [r7, #16]
 8006a12:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006a16:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	689b      	ldr	r3, [r3, #8]
 8006a1c:	051b      	lsls	r3, r3, #20
 8006a1e:	693a      	ldr	r2, [r7, #16]
 8006a20:	4313      	orrs	r3, r2
 8006a22:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	4a13      	ldr	r2, [pc, #76]	@ (8006a74 <TIM_OC6_SetConfig+0xa0>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d003      	beq.n	8006a34 <TIM_OC6_SetConfig+0x60>
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	4a12      	ldr	r2, [pc, #72]	@ (8006a78 <TIM_OC6_SetConfig+0xa4>)
 8006a30:	4293      	cmp	r3, r2
 8006a32:	d109      	bne.n	8006a48 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006a3a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	695b      	ldr	r3, [r3, #20]
 8006a40:	029b      	lsls	r3, r3, #10
 8006a42:	697a      	ldr	r2, [r7, #20]
 8006a44:	4313      	orrs	r3, r2
 8006a46:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	697a      	ldr	r2, [r7, #20]
 8006a4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	68fa      	ldr	r2, [r7, #12]
 8006a52:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	685a      	ldr	r2, [r3, #4]
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	693a      	ldr	r2, [r7, #16]
 8006a60:	621a      	str	r2, [r3, #32]
}
 8006a62:	bf00      	nop
 8006a64:	371c      	adds	r7, #28
 8006a66:	46bd      	mov	sp, r7
 8006a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6c:	4770      	bx	lr
 8006a6e:	bf00      	nop
 8006a70:	feff8fff 	.word	0xfeff8fff
 8006a74:	40010000 	.word	0x40010000
 8006a78:	40010400 	.word	0x40010400

08006a7c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006a7c:	b480      	push	{r7}
 8006a7e:	b087      	sub	sp, #28
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	60f8      	str	r0, [r7, #12]
 8006a84:	60b9      	str	r1, [r7, #8]
 8006a86:	607a      	str	r2, [r7, #4]
 8006a88:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	6a1b      	ldr	r3, [r3, #32]
 8006a8e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	6a1b      	ldr	r3, [r3, #32]
 8006a94:	f023 0201 	bic.w	r2, r3, #1
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	699b      	ldr	r3, [r3, #24]
 8006aa0:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	4a28      	ldr	r2, [pc, #160]	@ (8006b48 <TIM_TI1_SetConfig+0xcc>)
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d01b      	beq.n	8006ae2 <TIM_TI1_SetConfig+0x66>
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ab0:	d017      	beq.n	8006ae2 <TIM_TI1_SetConfig+0x66>
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	4a25      	ldr	r2, [pc, #148]	@ (8006b4c <TIM_TI1_SetConfig+0xd0>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d013      	beq.n	8006ae2 <TIM_TI1_SetConfig+0x66>
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	4a24      	ldr	r2, [pc, #144]	@ (8006b50 <TIM_TI1_SetConfig+0xd4>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d00f      	beq.n	8006ae2 <TIM_TI1_SetConfig+0x66>
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	4a23      	ldr	r2, [pc, #140]	@ (8006b54 <TIM_TI1_SetConfig+0xd8>)
 8006ac6:	4293      	cmp	r3, r2
 8006ac8:	d00b      	beq.n	8006ae2 <TIM_TI1_SetConfig+0x66>
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	4a22      	ldr	r2, [pc, #136]	@ (8006b58 <TIM_TI1_SetConfig+0xdc>)
 8006ace:	4293      	cmp	r3, r2
 8006ad0:	d007      	beq.n	8006ae2 <TIM_TI1_SetConfig+0x66>
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	4a21      	ldr	r2, [pc, #132]	@ (8006b5c <TIM_TI1_SetConfig+0xe0>)
 8006ad6:	4293      	cmp	r3, r2
 8006ad8:	d003      	beq.n	8006ae2 <TIM_TI1_SetConfig+0x66>
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	4a20      	ldr	r2, [pc, #128]	@ (8006b60 <TIM_TI1_SetConfig+0xe4>)
 8006ade:	4293      	cmp	r3, r2
 8006ae0:	d101      	bne.n	8006ae6 <TIM_TI1_SetConfig+0x6a>
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	e000      	b.n	8006ae8 <TIM_TI1_SetConfig+0x6c>
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d008      	beq.n	8006afe <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006aec:	697b      	ldr	r3, [r7, #20]
 8006aee:	f023 0303 	bic.w	r3, r3, #3
 8006af2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006af4:	697a      	ldr	r2, [r7, #20]
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	4313      	orrs	r3, r2
 8006afa:	617b      	str	r3, [r7, #20]
 8006afc:	e003      	b.n	8006b06 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006afe:	697b      	ldr	r3, [r7, #20]
 8006b00:	f043 0301 	orr.w	r3, r3, #1
 8006b04:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006b06:	697b      	ldr	r3, [r7, #20]
 8006b08:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006b0c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	011b      	lsls	r3, r3, #4
 8006b12:	b2db      	uxtb	r3, r3
 8006b14:	697a      	ldr	r2, [r7, #20]
 8006b16:	4313      	orrs	r3, r2
 8006b18:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006b1a:	693b      	ldr	r3, [r7, #16]
 8006b1c:	f023 030a 	bic.w	r3, r3, #10
 8006b20:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006b22:	68bb      	ldr	r3, [r7, #8]
 8006b24:	f003 030a 	and.w	r3, r3, #10
 8006b28:	693a      	ldr	r2, [r7, #16]
 8006b2a:	4313      	orrs	r3, r2
 8006b2c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	697a      	ldr	r2, [r7, #20]
 8006b32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	693a      	ldr	r2, [r7, #16]
 8006b38:	621a      	str	r2, [r3, #32]
}
 8006b3a:	bf00      	nop
 8006b3c:	371c      	adds	r7, #28
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b44:	4770      	bx	lr
 8006b46:	bf00      	nop
 8006b48:	40010000 	.word	0x40010000
 8006b4c:	40000400 	.word	0x40000400
 8006b50:	40000800 	.word	0x40000800
 8006b54:	40000c00 	.word	0x40000c00
 8006b58:	40010400 	.word	0x40010400
 8006b5c:	40014000 	.word	0x40014000
 8006b60:	40001800 	.word	0x40001800

08006b64 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b64:	b480      	push	{r7}
 8006b66:	b087      	sub	sp, #28
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	60f8      	str	r0, [r7, #12]
 8006b6c:	60b9      	str	r1, [r7, #8]
 8006b6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	6a1b      	ldr	r3, [r3, #32]
 8006b74:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	6a1b      	ldr	r3, [r3, #32]
 8006b7a:	f023 0201 	bic.w	r2, r3, #1
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	699b      	ldr	r3, [r3, #24]
 8006b86:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006b88:	693b      	ldr	r3, [r7, #16]
 8006b8a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006b8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	011b      	lsls	r3, r3, #4
 8006b94:	693a      	ldr	r2, [r7, #16]
 8006b96:	4313      	orrs	r3, r2
 8006b98:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006b9a:	697b      	ldr	r3, [r7, #20]
 8006b9c:	f023 030a 	bic.w	r3, r3, #10
 8006ba0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006ba2:	697a      	ldr	r2, [r7, #20]
 8006ba4:	68bb      	ldr	r3, [r7, #8]
 8006ba6:	4313      	orrs	r3, r2
 8006ba8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	693a      	ldr	r2, [r7, #16]
 8006bae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	697a      	ldr	r2, [r7, #20]
 8006bb4:	621a      	str	r2, [r3, #32]
}
 8006bb6:	bf00      	nop
 8006bb8:	371c      	adds	r7, #28
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc0:	4770      	bx	lr

08006bc2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006bc2:	b480      	push	{r7}
 8006bc4:	b087      	sub	sp, #28
 8006bc6:	af00      	add	r7, sp, #0
 8006bc8:	60f8      	str	r0, [r7, #12]
 8006bca:	60b9      	str	r1, [r7, #8]
 8006bcc:	607a      	str	r2, [r7, #4]
 8006bce:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	6a1b      	ldr	r3, [r3, #32]
 8006bd4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	6a1b      	ldr	r3, [r3, #32]
 8006bda:	f023 0210 	bic.w	r2, r3, #16
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	699b      	ldr	r3, [r3, #24]
 8006be6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006be8:	693b      	ldr	r3, [r7, #16]
 8006bea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006bee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	021b      	lsls	r3, r3, #8
 8006bf4:	693a      	ldr	r2, [r7, #16]
 8006bf6:	4313      	orrs	r3, r2
 8006bf8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006bfa:	693b      	ldr	r3, [r7, #16]
 8006bfc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006c00:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006c02:	683b      	ldr	r3, [r7, #0]
 8006c04:	031b      	lsls	r3, r3, #12
 8006c06:	b29b      	uxth	r3, r3
 8006c08:	693a      	ldr	r2, [r7, #16]
 8006c0a:	4313      	orrs	r3, r2
 8006c0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006c0e:	697b      	ldr	r3, [r7, #20]
 8006c10:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006c14:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006c16:	68bb      	ldr	r3, [r7, #8]
 8006c18:	011b      	lsls	r3, r3, #4
 8006c1a:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8006c1e:	697a      	ldr	r2, [r7, #20]
 8006c20:	4313      	orrs	r3, r2
 8006c22:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	693a      	ldr	r2, [r7, #16]
 8006c28:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	697a      	ldr	r2, [r7, #20]
 8006c2e:	621a      	str	r2, [r3, #32]
}
 8006c30:	bf00      	nop
 8006c32:	371c      	adds	r7, #28
 8006c34:	46bd      	mov	sp, r7
 8006c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3a:	4770      	bx	lr

08006c3c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c3c:	b480      	push	{r7}
 8006c3e:	b087      	sub	sp, #28
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	60f8      	str	r0, [r7, #12]
 8006c44:	60b9      	str	r1, [r7, #8]
 8006c46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	6a1b      	ldr	r3, [r3, #32]
 8006c4c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	6a1b      	ldr	r3, [r3, #32]
 8006c52:	f023 0210 	bic.w	r2, r3, #16
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	699b      	ldr	r3, [r3, #24]
 8006c5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006c60:	693b      	ldr	r3, [r7, #16]
 8006c62:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006c66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	031b      	lsls	r3, r3, #12
 8006c6c:	693a      	ldr	r2, [r7, #16]
 8006c6e:	4313      	orrs	r3, r2
 8006c70:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006c72:	697b      	ldr	r3, [r7, #20]
 8006c74:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006c78:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006c7a:	68bb      	ldr	r3, [r7, #8]
 8006c7c:	011b      	lsls	r3, r3, #4
 8006c7e:	697a      	ldr	r2, [r7, #20]
 8006c80:	4313      	orrs	r3, r2
 8006c82:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	693a      	ldr	r2, [r7, #16]
 8006c88:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	697a      	ldr	r2, [r7, #20]
 8006c8e:	621a      	str	r2, [r3, #32]
}
 8006c90:	bf00      	nop
 8006c92:	371c      	adds	r7, #28
 8006c94:	46bd      	mov	sp, r7
 8006c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9a:	4770      	bx	lr

08006c9c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b087      	sub	sp, #28
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	60f8      	str	r0, [r7, #12]
 8006ca4:	60b9      	str	r1, [r7, #8]
 8006ca6:	607a      	str	r2, [r7, #4]
 8006ca8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	6a1b      	ldr	r3, [r3, #32]
 8006cae:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	6a1b      	ldr	r3, [r3, #32]
 8006cb4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	69db      	ldr	r3, [r3, #28]
 8006cc0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006cc2:	693b      	ldr	r3, [r7, #16]
 8006cc4:	f023 0303 	bic.w	r3, r3, #3
 8006cc8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8006cca:	693a      	ldr	r2, [r7, #16]
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	4313      	orrs	r3, r2
 8006cd0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006cd2:	693b      	ldr	r3, [r7, #16]
 8006cd4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006cd8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	011b      	lsls	r3, r3, #4
 8006cde:	b2db      	uxtb	r3, r3
 8006ce0:	693a      	ldr	r2, [r7, #16]
 8006ce2:	4313      	orrs	r3, r2
 8006ce4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006ce6:	697b      	ldr	r3, [r7, #20]
 8006ce8:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8006cec:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006cee:	68bb      	ldr	r3, [r7, #8]
 8006cf0:	021b      	lsls	r3, r3, #8
 8006cf2:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8006cf6:	697a      	ldr	r2, [r7, #20]
 8006cf8:	4313      	orrs	r3, r2
 8006cfa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	693a      	ldr	r2, [r7, #16]
 8006d00:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	697a      	ldr	r2, [r7, #20]
 8006d06:	621a      	str	r2, [r3, #32]
}
 8006d08:	bf00      	nop
 8006d0a:	371c      	adds	r7, #28
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d12:	4770      	bx	lr

08006d14 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006d14:	b480      	push	{r7}
 8006d16:	b087      	sub	sp, #28
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	60f8      	str	r0, [r7, #12]
 8006d1c:	60b9      	str	r1, [r7, #8]
 8006d1e:	607a      	str	r2, [r7, #4]
 8006d20:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	6a1b      	ldr	r3, [r3, #32]
 8006d26:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	6a1b      	ldr	r3, [r3, #32]
 8006d2c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	69db      	ldr	r3, [r3, #28]
 8006d38:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006d3a:	693b      	ldr	r3, [r7, #16]
 8006d3c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d40:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	021b      	lsls	r3, r3, #8
 8006d46:	693a      	ldr	r2, [r7, #16]
 8006d48:	4313      	orrs	r3, r2
 8006d4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006d4c:	693b      	ldr	r3, [r7, #16]
 8006d4e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006d52:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006d54:	683b      	ldr	r3, [r7, #0]
 8006d56:	031b      	lsls	r3, r3, #12
 8006d58:	b29b      	uxth	r3, r3
 8006d5a:	693a      	ldr	r2, [r7, #16]
 8006d5c:	4313      	orrs	r3, r2
 8006d5e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006d60:	697b      	ldr	r3, [r7, #20]
 8006d62:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8006d66:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006d68:	68bb      	ldr	r3, [r7, #8]
 8006d6a:	031b      	lsls	r3, r3, #12
 8006d6c:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8006d70:	697a      	ldr	r2, [r7, #20]
 8006d72:	4313      	orrs	r3, r2
 8006d74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	693a      	ldr	r2, [r7, #16]
 8006d7a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	697a      	ldr	r2, [r7, #20]
 8006d80:	621a      	str	r2, [r3, #32]
}
 8006d82:	bf00      	nop
 8006d84:	371c      	adds	r7, #28
 8006d86:	46bd      	mov	sp, r7
 8006d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8c:	4770      	bx	lr

08006d8e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006d8e:	b480      	push	{r7}
 8006d90:	b085      	sub	sp, #20
 8006d92:	af00      	add	r7, sp, #0
 8006d94:	6078      	str	r0, [r7, #4]
 8006d96:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	689b      	ldr	r3, [r3, #8]
 8006d9c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006da4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006da6:	683a      	ldr	r2, [r7, #0]
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	4313      	orrs	r3, r2
 8006dac:	f043 0307 	orr.w	r3, r3, #7
 8006db0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	68fa      	ldr	r2, [r7, #12]
 8006db6:	609a      	str	r2, [r3, #8]
}
 8006db8:	bf00      	nop
 8006dba:	3714      	adds	r7, #20
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc2:	4770      	bx	lr

08006dc4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006dc4:	b480      	push	{r7}
 8006dc6:	b087      	sub	sp, #28
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	60f8      	str	r0, [r7, #12]
 8006dcc:	60b9      	str	r1, [r7, #8]
 8006dce:	607a      	str	r2, [r7, #4]
 8006dd0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	689b      	ldr	r3, [r3, #8]
 8006dd6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006dd8:	697b      	ldr	r3, [r7, #20]
 8006dda:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006dde:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	021a      	lsls	r2, r3, #8
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	431a      	orrs	r2, r3
 8006de8:	68bb      	ldr	r3, [r7, #8]
 8006dea:	4313      	orrs	r3, r2
 8006dec:	697a      	ldr	r2, [r7, #20]
 8006dee:	4313      	orrs	r3, r2
 8006df0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	697a      	ldr	r2, [r7, #20]
 8006df6:	609a      	str	r2, [r3, #8]
}
 8006df8:	bf00      	nop
 8006dfa:	371c      	adds	r7, #28
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e02:	4770      	bx	lr

08006e04 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006e04:	b480      	push	{r7}
 8006e06:	b087      	sub	sp, #28
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	60f8      	str	r0, [r7, #12]
 8006e0c:	60b9      	str	r1, [r7, #8]
 8006e0e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006e10:	68bb      	ldr	r3, [r7, #8]
 8006e12:	f003 031f 	and.w	r3, r3, #31
 8006e16:	2201      	movs	r2, #1
 8006e18:	fa02 f303 	lsl.w	r3, r2, r3
 8006e1c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	6a1a      	ldr	r2, [r3, #32]
 8006e22:	697b      	ldr	r3, [r7, #20]
 8006e24:	43db      	mvns	r3, r3
 8006e26:	401a      	ands	r2, r3
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	6a1a      	ldr	r2, [r3, #32]
 8006e30:	68bb      	ldr	r3, [r7, #8]
 8006e32:	f003 031f 	and.w	r3, r3, #31
 8006e36:	6879      	ldr	r1, [r7, #4]
 8006e38:	fa01 f303 	lsl.w	r3, r1, r3
 8006e3c:	431a      	orrs	r2, r3
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	621a      	str	r2, [r3, #32]
}
 8006e42:	bf00      	nop
 8006e44:	371c      	adds	r7, #28
 8006e46:	46bd      	mov	sp, r7
 8006e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4c:	4770      	bx	lr
	...

08006e50 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006e50:	b480      	push	{r7}
 8006e52:	b085      	sub	sp, #20
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
 8006e58:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006e60:	2b01      	cmp	r3, #1
 8006e62:	d101      	bne.n	8006e68 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006e64:	2302      	movs	r3, #2
 8006e66:	e06d      	b.n	8006f44 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2201      	movs	r2, #1
 8006e6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2202      	movs	r2, #2
 8006e74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	685b      	ldr	r3, [r3, #4]
 8006e7e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	689b      	ldr	r3, [r3, #8]
 8006e86:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	4a30      	ldr	r2, [pc, #192]	@ (8006f50 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d004      	beq.n	8006e9c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	4a2f      	ldr	r2, [pc, #188]	@ (8006f54 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006e98:	4293      	cmp	r3, r2
 8006e9a:	d108      	bne.n	8006eae <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006ea2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	685b      	ldr	r3, [r3, #4]
 8006ea8:	68fa      	ldr	r2, [r7, #12]
 8006eaa:	4313      	orrs	r3, r2
 8006eac:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006eb4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006eb6:	683b      	ldr	r3, [r7, #0]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	68fa      	ldr	r2, [r7, #12]
 8006ebc:	4313      	orrs	r3, r2
 8006ebe:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	68fa      	ldr	r2, [r7, #12]
 8006ec6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	4a20      	ldr	r2, [pc, #128]	@ (8006f50 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d022      	beq.n	8006f18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006eda:	d01d      	beq.n	8006f18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	4a1d      	ldr	r2, [pc, #116]	@ (8006f58 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006ee2:	4293      	cmp	r3, r2
 8006ee4:	d018      	beq.n	8006f18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	4a1c      	ldr	r2, [pc, #112]	@ (8006f5c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d013      	beq.n	8006f18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4a1a      	ldr	r2, [pc, #104]	@ (8006f60 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d00e      	beq.n	8006f18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	4a15      	ldr	r2, [pc, #84]	@ (8006f54 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006f00:	4293      	cmp	r3, r2
 8006f02:	d009      	beq.n	8006f18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	4a16      	ldr	r2, [pc, #88]	@ (8006f64 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d004      	beq.n	8006f18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4a15      	ldr	r2, [pc, #84]	@ (8006f68 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d10c      	bne.n	8006f32 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f18:	68bb      	ldr	r3, [r7, #8]
 8006f1a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f1e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	689b      	ldr	r3, [r3, #8]
 8006f24:	68ba      	ldr	r2, [r7, #8]
 8006f26:	4313      	orrs	r3, r2
 8006f28:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	68ba      	ldr	r2, [r7, #8]
 8006f30:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	2201      	movs	r2, #1
 8006f36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006f42:	2300      	movs	r3, #0
}
 8006f44:	4618      	mov	r0, r3
 8006f46:	3714      	adds	r7, #20
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4e:	4770      	bx	lr
 8006f50:	40010000 	.word	0x40010000
 8006f54:	40010400 	.word	0x40010400
 8006f58:	40000400 	.word	0x40000400
 8006f5c:	40000800 	.word	0x40000800
 8006f60:	40000c00 	.word	0x40000c00
 8006f64:	40014000 	.word	0x40014000
 8006f68:	40001800 	.word	0x40001800

08006f6c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006f6c:	b480      	push	{r7}
 8006f6e:	b083      	sub	sp, #12
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006f74:	bf00      	nop
 8006f76:	370c      	adds	r7, #12
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7e:	4770      	bx	lr

08006f80 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006f80:	b480      	push	{r7}
 8006f82:	b083      	sub	sp, #12
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006f88:	bf00      	nop
 8006f8a:	370c      	adds	r7, #12
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f92:	4770      	bx	lr

08006f94 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006f94:	b480      	push	{r7}
 8006f96:	b083      	sub	sp, #12
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006f9c:	bf00      	nop
 8006f9e:	370c      	adds	r7, #12
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa6:	4770      	bx	lr

08006fa8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b082      	sub	sp, #8
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d101      	bne.n	8006fba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006fb6:	2301      	movs	r3, #1
 8006fb8:	e040      	b.n	800703c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d106      	bne.n	8006fd0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006fca:	6878      	ldr	r0, [r7, #4]
 8006fcc:	f7fb fe3e 	bl	8002c4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2224      	movs	r2, #36	@ 0x24
 8006fd4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	681a      	ldr	r2, [r3, #0]
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	f022 0201 	bic.w	r2, r2, #1
 8006fe4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d002      	beq.n	8006ff4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006fee:	6878      	ldr	r0, [r7, #4]
 8006ff0:	f000 fe42 	bl	8007c78 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006ff4:	6878      	ldr	r0, [r7, #4]
 8006ff6:	f000 fbdb 	bl	80077b0 <UART_SetConfig>
 8006ffa:	4603      	mov	r3, r0
 8006ffc:	2b01      	cmp	r3, #1
 8006ffe:	d101      	bne.n	8007004 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8007000:	2301      	movs	r3, #1
 8007002:	e01b      	b.n	800703c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	685a      	ldr	r2, [r3, #4]
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007012:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	689a      	ldr	r2, [r3, #8]
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007022:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	681a      	ldr	r2, [r3, #0]
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f042 0201 	orr.w	r2, r2, #1
 8007032:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007034:	6878      	ldr	r0, [r7, #4]
 8007036:	f000 fec1 	bl	8007dbc <UART_CheckIdleState>
 800703a:	4603      	mov	r3, r0
}
 800703c:	4618      	mov	r0, r3
 800703e:	3708      	adds	r7, #8
 8007040:	46bd      	mov	sp, r7
 8007042:	bd80      	pop	{r7, pc}

08007044 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007044:	b580      	push	{r7, lr}
 8007046:	b08a      	sub	sp, #40	@ 0x28
 8007048:	af02      	add	r7, sp, #8
 800704a:	60f8      	str	r0, [r7, #12]
 800704c:	60b9      	str	r1, [r7, #8]
 800704e:	603b      	str	r3, [r7, #0]
 8007050:	4613      	mov	r3, r2
 8007052:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007058:	2b20      	cmp	r3, #32
 800705a:	d177      	bne.n	800714c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800705c:	68bb      	ldr	r3, [r7, #8]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d002      	beq.n	8007068 <HAL_UART_Transmit+0x24>
 8007062:	88fb      	ldrh	r3, [r7, #6]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d101      	bne.n	800706c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007068:	2301      	movs	r3, #1
 800706a:	e070      	b.n	800714e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	2200      	movs	r2, #0
 8007070:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	2221      	movs	r2, #33	@ 0x21
 8007078:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800707a:	f7fb ff0b 	bl	8002e94 <HAL_GetTick>
 800707e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	88fa      	ldrh	r2, [r7, #6]
 8007084:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	88fa      	ldrh	r2, [r7, #6]
 800708c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	689b      	ldr	r3, [r3, #8]
 8007094:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007098:	d108      	bne.n	80070ac <HAL_UART_Transmit+0x68>
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	691b      	ldr	r3, [r3, #16]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d104      	bne.n	80070ac <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80070a2:	2300      	movs	r3, #0
 80070a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80070a6:	68bb      	ldr	r3, [r7, #8]
 80070a8:	61bb      	str	r3, [r7, #24]
 80070aa:	e003      	b.n	80070b4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80070ac:	68bb      	ldr	r3, [r7, #8]
 80070ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80070b0:	2300      	movs	r3, #0
 80070b2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80070b4:	e02f      	b.n	8007116 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	9300      	str	r3, [sp, #0]
 80070ba:	697b      	ldr	r3, [r7, #20]
 80070bc:	2200      	movs	r2, #0
 80070be:	2180      	movs	r1, #128	@ 0x80
 80070c0:	68f8      	ldr	r0, [r7, #12]
 80070c2:	f000 ff23 	bl	8007f0c <UART_WaitOnFlagUntilTimeout>
 80070c6:	4603      	mov	r3, r0
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d004      	beq.n	80070d6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	2220      	movs	r2, #32
 80070d0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80070d2:	2303      	movs	r3, #3
 80070d4:	e03b      	b.n	800714e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80070d6:	69fb      	ldr	r3, [r7, #28]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d10b      	bne.n	80070f4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80070dc:	69bb      	ldr	r3, [r7, #24]
 80070de:	881b      	ldrh	r3, [r3, #0]
 80070e0:	461a      	mov	r2, r3
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80070ea:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80070ec:	69bb      	ldr	r3, [r7, #24]
 80070ee:	3302      	adds	r3, #2
 80070f0:	61bb      	str	r3, [r7, #24]
 80070f2:	e007      	b.n	8007104 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80070f4:	69fb      	ldr	r3, [r7, #28]
 80070f6:	781a      	ldrb	r2, [r3, #0]
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80070fe:	69fb      	ldr	r3, [r7, #28]
 8007100:	3301      	adds	r3, #1
 8007102:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800710a:	b29b      	uxth	r3, r3
 800710c:	3b01      	subs	r3, #1
 800710e:	b29a      	uxth	r2, r3
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800711c:	b29b      	uxth	r3, r3
 800711e:	2b00      	cmp	r3, #0
 8007120:	d1c9      	bne.n	80070b6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	9300      	str	r3, [sp, #0]
 8007126:	697b      	ldr	r3, [r7, #20]
 8007128:	2200      	movs	r2, #0
 800712a:	2140      	movs	r1, #64	@ 0x40
 800712c:	68f8      	ldr	r0, [r7, #12]
 800712e:	f000 feed 	bl	8007f0c <UART_WaitOnFlagUntilTimeout>
 8007132:	4603      	mov	r3, r0
 8007134:	2b00      	cmp	r3, #0
 8007136:	d004      	beq.n	8007142 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	2220      	movs	r2, #32
 800713c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800713e:	2303      	movs	r3, #3
 8007140:	e005      	b.n	800714e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	2220      	movs	r2, #32
 8007146:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007148:	2300      	movs	r3, #0
 800714a:	e000      	b.n	800714e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800714c:	2302      	movs	r3, #2
  }
}
 800714e:	4618      	mov	r0, r3
 8007150:	3720      	adds	r7, #32
 8007152:	46bd      	mov	sp, r7
 8007154:	bd80      	pop	{r7, pc}
	...

08007158 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b0ba      	sub	sp, #232	@ 0xe8
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	69db      	ldr	r3, [r3, #28]
 8007166:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	689b      	ldr	r3, [r3, #8]
 800717a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800717e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007182:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007186:	4013      	ands	r3, r2
 8007188:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800718c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007190:	2b00      	cmp	r3, #0
 8007192:	d115      	bne.n	80071c0 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007194:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007198:	f003 0320 	and.w	r3, r3, #32
 800719c:	2b00      	cmp	r3, #0
 800719e:	d00f      	beq.n	80071c0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80071a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80071a4:	f003 0320 	and.w	r3, r3, #32
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d009      	beq.n	80071c0 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	f000 82c6 	beq.w	8007742 <HAL_UART_IRQHandler+0x5ea>
      {
        huart->RxISR(huart);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80071ba:	6878      	ldr	r0, [r7, #4]
 80071bc:	4798      	blx	r3
      }
      return;
 80071be:	e2c0      	b.n	8007742 <HAL_UART_IRQHandler+0x5ea>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80071c0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	f000 8117 	beq.w	80073f8 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80071ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80071ce:	f003 0301 	and.w	r3, r3, #1
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d106      	bne.n	80071e4 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80071d6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80071da:	4b85      	ldr	r3, [pc, #532]	@ (80073f0 <HAL_UART_IRQHandler+0x298>)
 80071dc:	4013      	ands	r3, r2
 80071de:	2b00      	cmp	r3, #0
 80071e0:	f000 810a 	beq.w	80073f8 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80071e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071e8:	f003 0301 	and.w	r3, r3, #1
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d011      	beq.n	8007214 <HAL_UART_IRQHandler+0xbc>
 80071f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80071f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d00b      	beq.n	8007214 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	2201      	movs	r2, #1
 8007202:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800720a:	f043 0201 	orr.w	r2, r3, #1
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007214:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007218:	f003 0302 	and.w	r3, r3, #2
 800721c:	2b00      	cmp	r3, #0
 800721e:	d011      	beq.n	8007244 <HAL_UART_IRQHandler+0xec>
 8007220:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007224:	f003 0301 	and.w	r3, r3, #1
 8007228:	2b00      	cmp	r3, #0
 800722a:	d00b      	beq.n	8007244 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	2202      	movs	r2, #2
 8007232:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800723a:	f043 0204 	orr.w	r2, r3, #4
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007244:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007248:	f003 0304 	and.w	r3, r3, #4
 800724c:	2b00      	cmp	r3, #0
 800724e:	d011      	beq.n	8007274 <HAL_UART_IRQHandler+0x11c>
 8007250:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007254:	f003 0301 	and.w	r3, r3, #1
 8007258:	2b00      	cmp	r3, #0
 800725a:	d00b      	beq.n	8007274 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	2204      	movs	r2, #4
 8007262:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800726a:	f043 0202 	orr.w	r2, r3, #2
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007274:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007278:	f003 0308 	and.w	r3, r3, #8
 800727c:	2b00      	cmp	r3, #0
 800727e:	d017      	beq.n	80072b0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007280:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007284:	f003 0320 	and.w	r3, r3, #32
 8007288:	2b00      	cmp	r3, #0
 800728a:	d105      	bne.n	8007298 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800728c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007290:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007294:	2b00      	cmp	r3, #0
 8007296:	d00b      	beq.n	80072b0 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	2208      	movs	r2, #8
 800729e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80072a6:	f043 0208 	orr.w	r2, r3, #8
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80072b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d012      	beq.n	80072e2 <HAL_UART_IRQHandler+0x18a>
 80072bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072c0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d00c      	beq.n	80072e2 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80072d0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80072d8:	f043 0220 	orr.w	r2, r3, #32
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	f000 822c 	beq.w	8007746 <HAL_UART_IRQHandler+0x5ee>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80072ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072f2:	f003 0320 	and.w	r3, r3, #32
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d00d      	beq.n	8007316 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80072fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072fe:	f003 0320 	and.w	r3, r3, #32
 8007302:	2b00      	cmp	r3, #0
 8007304:	d007      	beq.n	8007316 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800730a:	2b00      	cmp	r3, #0
 800730c:	d003      	beq.n	8007316 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007312:	6878      	ldr	r0, [r7, #4]
 8007314:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800731c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	689b      	ldr	r3, [r3, #8]
 8007326:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800732a:	2b40      	cmp	r3, #64	@ 0x40
 800732c:	d005      	beq.n	800733a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800732e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007332:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007336:	2b00      	cmp	r3, #0
 8007338:	d04f      	beq.n	80073da <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800733a:	6878      	ldr	r0, [r7, #4]
 800733c:	f000 fe53 	bl	8007fe6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	689b      	ldr	r3, [r3, #8]
 8007346:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800734a:	2b40      	cmp	r3, #64	@ 0x40
 800734c:	d141      	bne.n	80073d2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	3308      	adds	r3, #8
 8007354:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007358:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800735c:	e853 3f00 	ldrex	r3, [r3]
 8007360:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007364:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007368:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800736c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	3308      	adds	r3, #8
 8007376:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800737a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800737e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007382:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007386:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800738a:	e841 2300 	strex	r3, r2, [r1]
 800738e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007392:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007396:	2b00      	cmp	r3, #0
 8007398:	d1d9      	bne.n	800734e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d013      	beq.n	80073ca <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80073a6:	4a13      	ldr	r2, [pc, #76]	@ (80073f4 <HAL_UART_IRQHandler+0x29c>)
 80073a8:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80073ae:	4618      	mov	r0, r3
 80073b0:	f7fb ff9a 	bl	80032e8 <HAL_DMA_Abort_IT>
 80073b4:	4603      	mov	r3, r0
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d017      	beq.n	80073ea <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80073be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073c0:	687a      	ldr	r2, [r7, #4]
 80073c2:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80073c4:	4610      	mov	r0, r2
 80073c6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073c8:	e00f      	b.n	80073ea <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80073ca:	6878      	ldr	r0, [r7, #4]
 80073cc:	f000 f9d0 	bl	8007770 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073d0:	e00b      	b.n	80073ea <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80073d2:	6878      	ldr	r0, [r7, #4]
 80073d4:	f000 f9cc 	bl	8007770 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073d8:	e007      	b.n	80073ea <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80073da:	6878      	ldr	r0, [r7, #4]
 80073dc:	f000 f9c8 	bl	8007770 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2200      	movs	r2, #0
 80073e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80073e8:	e1ad      	b.n	8007746 <HAL_UART_IRQHandler+0x5ee>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073ea:	bf00      	nop
    return;
 80073ec:	e1ab      	b.n	8007746 <HAL_UART_IRQHandler+0x5ee>
 80073ee:	bf00      	nop
 80073f0:	04000120 	.word	0x04000120
 80073f4:	080080af 	.word	0x080080af

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073fc:	2b01      	cmp	r3, #1
 80073fe:	f040 8166 	bne.w	80076ce <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007402:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007406:	f003 0310 	and.w	r3, r3, #16
 800740a:	2b00      	cmp	r3, #0
 800740c:	f000 815f 	beq.w	80076ce <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007410:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007414:	f003 0310 	and.w	r3, r3, #16
 8007418:	2b00      	cmp	r3, #0
 800741a:	f000 8158 	beq.w	80076ce <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	2210      	movs	r2, #16
 8007424:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	689b      	ldr	r3, [r3, #8]
 800742c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007430:	2b40      	cmp	r3, #64	@ 0x40
 8007432:	f040 80d0 	bne.w	80075d6 <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	685b      	ldr	r3, [r3, #4]
 800743e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007442:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007446:	2b00      	cmp	r3, #0
 8007448:	f000 80ab 	beq.w	80075a2 <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007452:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007456:	429a      	cmp	r2, r3
 8007458:	f080 80a3 	bcs.w	80075a2 <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007462:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800746a:	69db      	ldr	r3, [r3, #28]
 800746c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007470:	f000 8086 	beq.w	8007580 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800747c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007480:	e853 3f00 	ldrex	r3, [r3]
 8007484:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007488:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800748c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007490:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	461a      	mov	r2, r3
 800749a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800749e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80074a2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074a6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80074aa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80074ae:	e841 2300 	strex	r3, r2, [r1]
 80074b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80074b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d1da      	bne.n	8007474 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	3308      	adds	r3, #8
 80074c4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80074c8:	e853 3f00 	ldrex	r3, [r3]
 80074cc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80074ce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80074d0:	f023 0301 	bic.w	r3, r3, #1
 80074d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	3308      	adds	r3, #8
 80074de:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80074e2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80074e6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074e8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80074ea:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80074ee:	e841 2300 	strex	r3, r2, [r1]
 80074f2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80074f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d1e1      	bne.n	80074be <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	3308      	adds	r3, #8
 8007500:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007502:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007504:	e853 3f00 	ldrex	r3, [r3]
 8007508:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800750a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800750c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007510:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	3308      	adds	r3, #8
 800751a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800751e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007520:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007522:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007524:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007526:	e841 2300 	strex	r3, r2, [r1]
 800752a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800752c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800752e:	2b00      	cmp	r3, #0
 8007530:	d1e3      	bne.n	80074fa <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2220      	movs	r2, #32
 8007536:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	2200      	movs	r2, #0
 800753e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007546:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007548:	e853 3f00 	ldrex	r3, [r3]
 800754c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800754e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007550:	f023 0310 	bic.w	r3, r3, #16
 8007554:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	461a      	mov	r2, r3
 800755e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007562:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007564:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007566:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007568:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800756a:	e841 2300 	strex	r3, r2, [r1]
 800756e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007570:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007572:	2b00      	cmp	r3, #0
 8007574:	d1e4      	bne.n	8007540 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800757a:	4618      	mov	r0, r3
 800757c:	f7fb fe44 	bl	8003208 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2202      	movs	r2, #2
 8007584:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007592:	b29b      	uxth	r3, r3
 8007594:	1ad3      	subs	r3, r2, r3
 8007596:	b29b      	uxth	r3, r3
 8007598:	4619      	mov	r1, r3
 800759a:	6878      	ldr	r0, [r7, #4]
 800759c:	f000 f8f2 	bl	8007784 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80075a0:	e0d3      	b.n	800774a <HAL_UART_IRQHandler+0x5f2>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80075a8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80075ac:	429a      	cmp	r2, r3
 80075ae:	f040 80cc 	bne.w	800774a <HAL_UART_IRQHandler+0x5f2>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80075b6:	69db      	ldr	r3, [r3, #28]
 80075b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80075bc:	f040 80c5 	bne.w	800774a <HAL_UART_IRQHandler+0x5f2>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2202      	movs	r2, #2
 80075c4:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80075cc:	4619      	mov	r1, r3
 80075ce:	6878      	ldr	r0, [r7, #4]
 80075d0:	f000 f8d8 	bl	8007784 <HAL_UARTEx_RxEventCallback>
      return;
 80075d4:	e0b9      	b.n	800774a <HAL_UART_IRQHandler+0x5f2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80075e2:	b29b      	uxth	r3, r3
 80075e4:	1ad3      	subs	r3, r2, r3
 80075e6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80075f0:	b29b      	uxth	r3, r3
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	f000 80ab 	beq.w	800774e <HAL_UART_IRQHandler+0x5f6>
          && (nb_rx_data > 0U))
 80075f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	f000 80a6 	beq.w	800774e <HAL_UART_IRQHandler+0x5f6>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007608:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800760a:	e853 3f00 	ldrex	r3, [r3]
 800760e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007610:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007612:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007616:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	461a      	mov	r2, r3
 8007620:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007624:	647b      	str	r3, [r7, #68]	@ 0x44
 8007626:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007628:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800762a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800762c:	e841 2300 	strex	r3, r2, [r1]
 8007630:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007632:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007634:	2b00      	cmp	r3, #0
 8007636:	d1e4      	bne.n	8007602 <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	3308      	adds	r3, #8
 800763e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007642:	e853 3f00 	ldrex	r3, [r3]
 8007646:	623b      	str	r3, [r7, #32]
   return(result);
 8007648:	6a3b      	ldr	r3, [r7, #32]
 800764a:	f023 0301 	bic.w	r3, r3, #1
 800764e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	3308      	adds	r3, #8
 8007658:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800765c:	633a      	str	r2, [r7, #48]	@ 0x30
 800765e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007660:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007662:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007664:	e841 2300 	strex	r3, r2, [r1]
 8007668:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800766a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800766c:	2b00      	cmp	r3, #0
 800766e:	d1e3      	bne.n	8007638 <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2220      	movs	r2, #32
 8007674:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2200      	movs	r2, #0
 800767c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	2200      	movs	r2, #0
 8007682:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800768a:	693b      	ldr	r3, [r7, #16]
 800768c:	e853 3f00 	ldrex	r3, [r3]
 8007690:	60fb      	str	r3, [r7, #12]
   return(result);
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	f023 0310 	bic.w	r3, r3, #16
 8007698:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	461a      	mov	r2, r3
 80076a2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80076a6:	61fb      	str	r3, [r7, #28]
 80076a8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076aa:	69b9      	ldr	r1, [r7, #24]
 80076ac:	69fa      	ldr	r2, [r7, #28]
 80076ae:	e841 2300 	strex	r3, r2, [r1]
 80076b2:	617b      	str	r3, [r7, #20]
   return(result);
 80076b4:	697b      	ldr	r3, [r7, #20]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d1e4      	bne.n	8007684 <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	2202      	movs	r2, #2
 80076be:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80076c0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80076c4:	4619      	mov	r1, r3
 80076c6:	6878      	ldr	r0, [r7, #4]
 80076c8:	f000 f85c 	bl	8007784 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80076cc:	e03f      	b.n	800774e <HAL_UART_IRQHandler+0x5f6>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80076ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d00e      	beq.n	80076f8 <HAL_UART_IRQHandler+0x5a0>
 80076da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80076de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d008      	beq.n	80076f8 <HAL_UART_IRQHandler+0x5a0>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80076ee:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80076f0:	6878      	ldr	r0, [r7, #4]
 80076f2:	f000 f853 	bl	800779c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80076f6:	e02d      	b.n	8007754 <HAL_UART_IRQHandler+0x5fc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80076f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007700:	2b00      	cmp	r3, #0
 8007702:	d00e      	beq.n	8007722 <HAL_UART_IRQHandler+0x5ca>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007704:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007708:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800770c:	2b00      	cmp	r3, #0
 800770e:	d008      	beq.n	8007722 <HAL_UART_IRQHandler+0x5ca>
  {
    if (huart->TxISR != NULL)
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007714:	2b00      	cmp	r3, #0
 8007716:	d01c      	beq.n	8007752 <HAL_UART_IRQHandler+0x5fa>
    {
      huart->TxISR(huart);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800771c:	6878      	ldr	r0, [r7, #4]
 800771e:	4798      	blx	r3
    }
    return;
 8007720:	e017      	b.n	8007752 <HAL_UART_IRQHandler+0x5fa>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007722:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007726:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800772a:	2b00      	cmp	r3, #0
 800772c:	d012      	beq.n	8007754 <HAL_UART_IRQHandler+0x5fc>
 800772e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007732:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007736:	2b00      	cmp	r3, #0
 8007738:	d00c      	beq.n	8007754 <HAL_UART_IRQHandler+0x5fc>
  {
    UART_EndTransmit_IT(huart);
 800773a:	6878      	ldr	r0, [r7, #4]
 800773c:	f000 fcc9 	bl	80080d2 <UART_EndTransmit_IT>
    return;
 8007740:	e008      	b.n	8007754 <HAL_UART_IRQHandler+0x5fc>
      return;
 8007742:	bf00      	nop
 8007744:	e006      	b.n	8007754 <HAL_UART_IRQHandler+0x5fc>
    return;
 8007746:	bf00      	nop
 8007748:	e004      	b.n	8007754 <HAL_UART_IRQHandler+0x5fc>
      return;
 800774a:	bf00      	nop
 800774c:	e002      	b.n	8007754 <HAL_UART_IRQHandler+0x5fc>
      return;
 800774e:	bf00      	nop
 8007750:	e000      	b.n	8007754 <HAL_UART_IRQHandler+0x5fc>
    return;
 8007752:	bf00      	nop
  }

}
 8007754:	37e8      	adds	r7, #232	@ 0xe8
 8007756:	46bd      	mov	sp, r7
 8007758:	bd80      	pop	{r7, pc}
 800775a:	bf00      	nop

0800775c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800775c:	b480      	push	{r7}
 800775e:	b083      	sub	sp, #12
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007764:	bf00      	nop
 8007766:	370c      	adds	r7, #12
 8007768:	46bd      	mov	sp, r7
 800776a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776e:	4770      	bx	lr

08007770 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007770:	b480      	push	{r7}
 8007772:	b083      	sub	sp, #12
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007778:	bf00      	nop
 800777a:	370c      	adds	r7, #12
 800777c:	46bd      	mov	sp, r7
 800777e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007782:	4770      	bx	lr

08007784 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007784:	b480      	push	{r7}
 8007786:	b083      	sub	sp, #12
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
 800778c:	460b      	mov	r3, r1
 800778e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007790:	bf00      	nop
 8007792:	370c      	adds	r7, #12
 8007794:	46bd      	mov	sp, r7
 8007796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779a:	4770      	bx	lr

0800779c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800779c:	b480      	push	{r7}
 800779e:	b083      	sub	sp, #12
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80077a4:	bf00      	nop
 80077a6:	370c      	adds	r7, #12
 80077a8:	46bd      	mov	sp, r7
 80077aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ae:	4770      	bx	lr

080077b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b088      	sub	sp, #32
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80077b8:	2300      	movs	r3, #0
 80077ba:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	689a      	ldr	r2, [r3, #8]
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	691b      	ldr	r3, [r3, #16]
 80077c4:	431a      	orrs	r2, r3
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	695b      	ldr	r3, [r3, #20]
 80077ca:	431a      	orrs	r2, r3
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	69db      	ldr	r3, [r3, #28]
 80077d0:	4313      	orrs	r3, r2
 80077d2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	681a      	ldr	r2, [r3, #0]
 80077da:	4ba6      	ldr	r3, [pc, #664]	@ (8007a74 <UART_SetConfig+0x2c4>)
 80077dc:	4013      	ands	r3, r2
 80077de:	687a      	ldr	r2, [r7, #4]
 80077e0:	6812      	ldr	r2, [r2, #0]
 80077e2:	6979      	ldr	r1, [r7, #20]
 80077e4:	430b      	orrs	r3, r1
 80077e6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	685b      	ldr	r3, [r3, #4]
 80077ee:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	68da      	ldr	r2, [r3, #12]
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	430a      	orrs	r2, r1
 80077fc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	699b      	ldr	r3, [r3, #24]
 8007802:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	6a1b      	ldr	r3, [r3, #32]
 8007808:	697a      	ldr	r2, [r7, #20]
 800780a:	4313      	orrs	r3, r2
 800780c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	689b      	ldr	r3, [r3, #8]
 8007814:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	697a      	ldr	r2, [r7, #20]
 800781e:	430a      	orrs	r2, r1
 8007820:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	4a94      	ldr	r2, [pc, #592]	@ (8007a78 <UART_SetConfig+0x2c8>)
 8007828:	4293      	cmp	r3, r2
 800782a:	d120      	bne.n	800786e <UART_SetConfig+0xbe>
 800782c:	4b93      	ldr	r3, [pc, #588]	@ (8007a7c <UART_SetConfig+0x2cc>)
 800782e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007832:	f003 0303 	and.w	r3, r3, #3
 8007836:	2b03      	cmp	r3, #3
 8007838:	d816      	bhi.n	8007868 <UART_SetConfig+0xb8>
 800783a:	a201      	add	r2, pc, #4	@ (adr r2, 8007840 <UART_SetConfig+0x90>)
 800783c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007840:	08007851 	.word	0x08007851
 8007844:	0800785d 	.word	0x0800785d
 8007848:	08007857 	.word	0x08007857
 800784c:	08007863 	.word	0x08007863
 8007850:	2301      	movs	r3, #1
 8007852:	77fb      	strb	r3, [r7, #31]
 8007854:	e150      	b.n	8007af8 <UART_SetConfig+0x348>
 8007856:	2302      	movs	r3, #2
 8007858:	77fb      	strb	r3, [r7, #31]
 800785a:	e14d      	b.n	8007af8 <UART_SetConfig+0x348>
 800785c:	2304      	movs	r3, #4
 800785e:	77fb      	strb	r3, [r7, #31]
 8007860:	e14a      	b.n	8007af8 <UART_SetConfig+0x348>
 8007862:	2308      	movs	r3, #8
 8007864:	77fb      	strb	r3, [r7, #31]
 8007866:	e147      	b.n	8007af8 <UART_SetConfig+0x348>
 8007868:	2310      	movs	r3, #16
 800786a:	77fb      	strb	r3, [r7, #31]
 800786c:	e144      	b.n	8007af8 <UART_SetConfig+0x348>
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	4a83      	ldr	r2, [pc, #524]	@ (8007a80 <UART_SetConfig+0x2d0>)
 8007874:	4293      	cmp	r3, r2
 8007876:	d132      	bne.n	80078de <UART_SetConfig+0x12e>
 8007878:	4b80      	ldr	r3, [pc, #512]	@ (8007a7c <UART_SetConfig+0x2cc>)
 800787a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800787e:	f003 030c 	and.w	r3, r3, #12
 8007882:	2b0c      	cmp	r3, #12
 8007884:	d828      	bhi.n	80078d8 <UART_SetConfig+0x128>
 8007886:	a201      	add	r2, pc, #4	@ (adr r2, 800788c <UART_SetConfig+0xdc>)
 8007888:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800788c:	080078c1 	.word	0x080078c1
 8007890:	080078d9 	.word	0x080078d9
 8007894:	080078d9 	.word	0x080078d9
 8007898:	080078d9 	.word	0x080078d9
 800789c:	080078cd 	.word	0x080078cd
 80078a0:	080078d9 	.word	0x080078d9
 80078a4:	080078d9 	.word	0x080078d9
 80078a8:	080078d9 	.word	0x080078d9
 80078ac:	080078c7 	.word	0x080078c7
 80078b0:	080078d9 	.word	0x080078d9
 80078b4:	080078d9 	.word	0x080078d9
 80078b8:	080078d9 	.word	0x080078d9
 80078bc:	080078d3 	.word	0x080078d3
 80078c0:	2300      	movs	r3, #0
 80078c2:	77fb      	strb	r3, [r7, #31]
 80078c4:	e118      	b.n	8007af8 <UART_SetConfig+0x348>
 80078c6:	2302      	movs	r3, #2
 80078c8:	77fb      	strb	r3, [r7, #31]
 80078ca:	e115      	b.n	8007af8 <UART_SetConfig+0x348>
 80078cc:	2304      	movs	r3, #4
 80078ce:	77fb      	strb	r3, [r7, #31]
 80078d0:	e112      	b.n	8007af8 <UART_SetConfig+0x348>
 80078d2:	2308      	movs	r3, #8
 80078d4:	77fb      	strb	r3, [r7, #31]
 80078d6:	e10f      	b.n	8007af8 <UART_SetConfig+0x348>
 80078d8:	2310      	movs	r3, #16
 80078da:	77fb      	strb	r3, [r7, #31]
 80078dc:	e10c      	b.n	8007af8 <UART_SetConfig+0x348>
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	4a68      	ldr	r2, [pc, #416]	@ (8007a84 <UART_SetConfig+0x2d4>)
 80078e4:	4293      	cmp	r3, r2
 80078e6:	d120      	bne.n	800792a <UART_SetConfig+0x17a>
 80078e8:	4b64      	ldr	r3, [pc, #400]	@ (8007a7c <UART_SetConfig+0x2cc>)
 80078ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078ee:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80078f2:	2b30      	cmp	r3, #48	@ 0x30
 80078f4:	d013      	beq.n	800791e <UART_SetConfig+0x16e>
 80078f6:	2b30      	cmp	r3, #48	@ 0x30
 80078f8:	d814      	bhi.n	8007924 <UART_SetConfig+0x174>
 80078fa:	2b20      	cmp	r3, #32
 80078fc:	d009      	beq.n	8007912 <UART_SetConfig+0x162>
 80078fe:	2b20      	cmp	r3, #32
 8007900:	d810      	bhi.n	8007924 <UART_SetConfig+0x174>
 8007902:	2b00      	cmp	r3, #0
 8007904:	d002      	beq.n	800790c <UART_SetConfig+0x15c>
 8007906:	2b10      	cmp	r3, #16
 8007908:	d006      	beq.n	8007918 <UART_SetConfig+0x168>
 800790a:	e00b      	b.n	8007924 <UART_SetConfig+0x174>
 800790c:	2300      	movs	r3, #0
 800790e:	77fb      	strb	r3, [r7, #31]
 8007910:	e0f2      	b.n	8007af8 <UART_SetConfig+0x348>
 8007912:	2302      	movs	r3, #2
 8007914:	77fb      	strb	r3, [r7, #31]
 8007916:	e0ef      	b.n	8007af8 <UART_SetConfig+0x348>
 8007918:	2304      	movs	r3, #4
 800791a:	77fb      	strb	r3, [r7, #31]
 800791c:	e0ec      	b.n	8007af8 <UART_SetConfig+0x348>
 800791e:	2308      	movs	r3, #8
 8007920:	77fb      	strb	r3, [r7, #31]
 8007922:	e0e9      	b.n	8007af8 <UART_SetConfig+0x348>
 8007924:	2310      	movs	r3, #16
 8007926:	77fb      	strb	r3, [r7, #31]
 8007928:	e0e6      	b.n	8007af8 <UART_SetConfig+0x348>
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	4a56      	ldr	r2, [pc, #344]	@ (8007a88 <UART_SetConfig+0x2d8>)
 8007930:	4293      	cmp	r3, r2
 8007932:	d120      	bne.n	8007976 <UART_SetConfig+0x1c6>
 8007934:	4b51      	ldr	r3, [pc, #324]	@ (8007a7c <UART_SetConfig+0x2cc>)
 8007936:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800793a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800793e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007940:	d013      	beq.n	800796a <UART_SetConfig+0x1ba>
 8007942:	2bc0      	cmp	r3, #192	@ 0xc0
 8007944:	d814      	bhi.n	8007970 <UART_SetConfig+0x1c0>
 8007946:	2b80      	cmp	r3, #128	@ 0x80
 8007948:	d009      	beq.n	800795e <UART_SetConfig+0x1ae>
 800794a:	2b80      	cmp	r3, #128	@ 0x80
 800794c:	d810      	bhi.n	8007970 <UART_SetConfig+0x1c0>
 800794e:	2b00      	cmp	r3, #0
 8007950:	d002      	beq.n	8007958 <UART_SetConfig+0x1a8>
 8007952:	2b40      	cmp	r3, #64	@ 0x40
 8007954:	d006      	beq.n	8007964 <UART_SetConfig+0x1b4>
 8007956:	e00b      	b.n	8007970 <UART_SetConfig+0x1c0>
 8007958:	2300      	movs	r3, #0
 800795a:	77fb      	strb	r3, [r7, #31]
 800795c:	e0cc      	b.n	8007af8 <UART_SetConfig+0x348>
 800795e:	2302      	movs	r3, #2
 8007960:	77fb      	strb	r3, [r7, #31]
 8007962:	e0c9      	b.n	8007af8 <UART_SetConfig+0x348>
 8007964:	2304      	movs	r3, #4
 8007966:	77fb      	strb	r3, [r7, #31]
 8007968:	e0c6      	b.n	8007af8 <UART_SetConfig+0x348>
 800796a:	2308      	movs	r3, #8
 800796c:	77fb      	strb	r3, [r7, #31]
 800796e:	e0c3      	b.n	8007af8 <UART_SetConfig+0x348>
 8007970:	2310      	movs	r3, #16
 8007972:	77fb      	strb	r3, [r7, #31]
 8007974:	e0c0      	b.n	8007af8 <UART_SetConfig+0x348>
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	4a44      	ldr	r2, [pc, #272]	@ (8007a8c <UART_SetConfig+0x2dc>)
 800797c:	4293      	cmp	r3, r2
 800797e:	d125      	bne.n	80079cc <UART_SetConfig+0x21c>
 8007980:	4b3e      	ldr	r3, [pc, #248]	@ (8007a7c <UART_SetConfig+0x2cc>)
 8007982:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007986:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800798a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800798e:	d017      	beq.n	80079c0 <UART_SetConfig+0x210>
 8007990:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007994:	d817      	bhi.n	80079c6 <UART_SetConfig+0x216>
 8007996:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800799a:	d00b      	beq.n	80079b4 <UART_SetConfig+0x204>
 800799c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80079a0:	d811      	bhi.n	80079c6 <UART_SetConfig+0x216>
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d003      	beq.n	80079ae <UART_SetConfig+0x1fe>
 80079a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80079aa:	d006      	beq.n	80079ba <UART_SetConfig+0x20a>
 80079ac:	e00b      	b.n	80079c6 <UART_SetConfig+0x216>
 80079ae:	2300      	movs	r3, #0
 80079b0:	77fb      	strb	r3, [r7, #31]
 80079b2:	e0a1      	b.n	8007af8 <UART_SetConfig+0x348>
 80079b4:	2302      	movs	r3, #2
 80079b6:	77fb      	strb	r3, [r7, #31]
 80079b8:	e09e      	b.n	8007af8 <UART_SetConfig+0x348>
 80079ba:	2304      	movs	r3, #4
 80079bc:	77fb      	strb	r3, [r7, #31]
 80079be:	e09b      	b.n	8007af8 <UART_SetConfig+0x348>
 80079c0:	2308      	movs	r3, #8
 80079c2:	77fb      	strb	r3, [r7, #31]
 80079c4:	e098      	b.n	8007af8 <UART_SetConfig+0x348>
 80079c6:	2310      	movs	r3, #16
 80079c8:	77fb      	strb	r3, [r7, #31]
 80079ca:	e095      	b.n	8007af8 <UART_SetConfig+0x348>
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	4a2f      	ldr	r2, [pc, #188]	@ (8007a90 <UART_SetConfig+0x2e0>)
 80079d2:	4293      	cmp	r3, r2
 80079d4:	d125      	bne.n	8007a22 <UART_SetConfig+0x272>
 80079d6:	4b29      	ldr	r3, [pc, #164]	@ (8007a7c <UART_SetConfig+0x2cc>)
 80079d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079dc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80079e0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80079e4:	d017      	beq.n	8007a16 <UART_SetConfig+0x266>
 80079e6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80079ea:	d817      	bhi.n	8007a1c <UART_SetConfig+0x26c>
 80079ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80079f0:	d00b      	beq.n	8007a0a <UART_SetConfig+0x25a>
 80079f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80079f6:	d811      	bhi.n	8007a1c <UART_SetConfig+0x26c>
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d003      	beq.n	8007a04 <UART_SetConfig+0x254>
 80079fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a00:	d006      	beq.n	8007a10 <UART_SetConfig+0x260>
 8007a02:	e00b      	b.n	8007a1c <UART_SetConfig+0x26c>
 8007a04:	2301      	movs	r3, #1
 8007a06:	77fb      	strb	r3, [r7, #31]
 8007a08:	e076      	b.n	8007af8 <UART_SetConfig+0x348>
 8007a0a:	2302      	movs	r3, #2
 8007a0c:	77fb      	strb	r3, [r7, #31]
 8007a0e:	e073      	b.n	8007af8 <UART_SetConfig+0x348>
 8007a10:	2304      	movs	r3, #4
 8007a12:	77fb      	strb	r3, [r7, #31]
 8007a14:	e070      	b.n	8007af8 <UART_SetConfig+0x348>
 8007a16:	2308      	movs	r3, #8
 8007a18:	77fb      	strb	r3, [r7, #31]
 8007a1a:	e06d      	b.n	8007af8 <UART_SetConfig+0x348>
 8007a1c:	2310      	movs	r3, #16
 8007a1e:	77fb      	strb	r3, [r7, #31]
 8007a20:	e06a      	b.n	8007af8 <UART_SetConfig+0x348>
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	4a1b      	ldr	r2, [pc, #108]	@ (8007a94 <UART_SetConfig+0x2e4>)
 8007a28:	4293      	cmp	r3, r2
 8007a2a:	d138      	bne.n	8007a9e <UART_SetConfig+0x2ee>
 8007a2c:	4b13      	ldr	r3, [pc, #76]	@ (8007a7c <UART_SetConfig+0x2cc>)
 8007a2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a32:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8007a36:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007a3a:	d017      	beq.n	8007a6c <UART_SetConfig+0x2bc>
 8007a3c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007a40:	d82a      	bhi.n	8007a98 <UART_SetConfig+0x2e8>
 8007a42:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007a46:	d00b      	beq.n	8007a60 <UART_SetConfig+0x2b0>
 8007a48:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007a4c:	d824      	bhi.n	8007a98 <UART_SetConfig+0x2e8>
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d003      	beq.n	8007a5a <UART_SetConfig+0x2aa>
 8007a52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a56:	d006      	beq.n	8007a66 <UART_SetConfig+0x2b6>
 8007a58:	e01e      	b.n	8007a98 <UART_SetConfig+0x2e8>
 8007a5a:	2300      	movs	r3, #0
 8007a5c:	77fb      	strb	r3, [r7, #31]
 8007a5e:	e04b      	b.n	8007af8 <UART_SetConfig+0x348>
 8007a60:	2302      	movs	r3, #2
 8007a62:	77fb      	strb	r3, [r7, #31]
 8007a64:	e048      	b.n	8007af8 <UART_SetConfig+0x348>
 8007a66:	2304      	movs	r3, #4
 8007a68:	77fb      	strb	r3, [r7, #31]
 8007a6a:	e045      	b.n	8007af8 <UART_SetConfig+0x348>
 8007a6c:	2308      	movs	r3, #8
 8007a6e:	77fb      	strb	r3, [r7, #31]
 8007a70:	e042      	b.n	8007af8 <UART_SetConfig+0x348>
 8007a72:	bf00      	nop
 8007a74:	efff69f3 	.word	0xefff69f3
 8007a78:	40011000 	.word	0x40011000
 8007a7c:	40023800 	.word	0x40023800
 8007a80:	40004400 	.word	0x40004400
 8007a84:	40004800 	.word	0x40004800
 8007a88:	40004c00 	.word	0x40004c00
 8007a8c:	40005000 	.word	0x40005000
 8007a90:	40011400 	.word	0x40011400
 8007a94:	40007800 	.word	0x40007800
 8007a98:	2310      	movs	r3, #16
 8007a9a:	77fb      	strb	r3, [r7, #31]
 8007a9c:	e02c      	b.n	8007af8 <UART_SetConfig+0x348>
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	4a72      	ldr	r2, [pc, #456]	@ (8007c6c <UART_SetConfig+0x4bc>)
 8007aa4:	4293      	cmp	r3, r2
 8007aa6:	d125      	bne.n	8007af4 <UART_SetConfig+0x344>
 8007aa8:	4b71      	ldr	r3, [pc, #452]	@ (8007c70 <UART_SetConfig+0x4c0>)
 8007aaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007aae:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8007ab2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8007ab6:	d017      	beq.n	8007ae8 <UART_SetConfig+0x338>
 8007ab8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8007abc:	d817      	bhi.n	8007aee <UART_SetConfig+0x33e>
 8007abe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ac2:	d00b      	beq.n	8007adc <UART_SetConfig+0x32c>
 8007ac4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ac8:	d811      	bhi.n	8007aee <UART_SetConfig+0x33e>
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d003      	beq.n	8007ad6 <UART_SetConfig+0x326>
 8007ace:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007ad2:	d006      	beq.n	8007ae2 <UART_SetConfig+0x332>
 8007ad4:	e00b      	b.n	8007aee <UART_SetConfig+0x33e>
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	77fb      	strb	r3, [r7, #31]
 8007ada:	e00d      	b.n	8007af8 <UART_SetConfig+0x348>
 8007adc:	2302      	movs	r3, #2
 8007ade:	77fb      	strb	r3, [r7, #31]
 8007ae0:	e00a      	b.n	8007af8 <UART_SetConfig+0x348>
 8007ae2:	2304      	movs	r3, #4
 8007ae4:	77fb      	strb	r3, [r7, #31]
 8007ae6:	e007      	b.n	8007af8 <UART_SetConfig+0x348>
 8007ae8:	2308      	movs	r3, #8
 8007aea:	77fb      	strb	r3, [r7, #31]
 8007aec:	e004      	b.n	8007af8 <UART_SetConfig+0x348>
 8007aee:	2310      	movs	r3, #16
 8007af0:	77fb      	strb	r3, [r7, #31]
 8007af2:	e001      	b.n	8007af8 <UART_SetConfig+0x348>
 8007af4:	2310      	movs	r3, #16
 8007af6:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	69db      	ldr	r3, [r3, #28]
 8007afc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007b00:	d15b      	bne.n	8007bba <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8007b02:	7ffb      	ldrb	r3, [r7, #31]
 8007b04:	2b08      	cmp	r3, #8
 8007b06:	d828      	bhi.n	8007b5a <UART_SetConfig+0x3aa>
 8007b08:	a201      	add	r2, pc, #4	@ (adr r2, 8007b10 <UART_SetConfig+0x360>)
 8007b0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b0e:	bf00      	nop
 8007b10:	08007b35 	.word	0x08007b35
 8007b14:	08007b3d 	.word	0x08007b3d
 8007b18:	08007b45 	.word	0x08007b45
 8007b1c:	08007b5b 	.word	0x08007b5b
 8007b20:	08007b4b 	.word	0x08007b4b
 8007b24:	08007b5b 	.word	0x08007b5b
 8007b28:	08007b5b 	.word	0x08007b5b
 8007b2c:	08007b5b 	.word	0x08007b5b
 8007b30:	08007b53 	.word	0x08007b53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b34:	f7fc fa94 	bl	8004060 <HAL_RCC_GetPCLK1Freq>
 8007b38:	61b8      	str	r0, [r7, #24]
        break;
 8007b3a:	e013      	b.n	8007b64 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007b3c:	f7fc faa4 	bl	8004088 <HAL_RCC_GetPCLK2Freq>
 8007b40:	61b8      	str	r0, [r7, #24]
        break;
 8007b42:	e00f      	b.n	8007b64 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007b44:	4b4b      	ldr	r3, [pc, #300]	@ (8007c74 <UART_SetConfig+0x4c4>)
 8007b46:	61bb      	str	r3, [r7, #24]
        break;
 8007b48:	e00c      	b.n	8007b64 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007b4a:	f7fc f9b7 	bl	8003ebc <HAL_RCC_GetSysClockFreq>
 8007b4e:	61b8      	str	r0, [r7, #24]
        break;
 8007b50:	e008      	b.n	8007b64 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007b52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b56:	61bb      	str	r3, [r7, #24]
        break;
 8007b58:	e004      	b.n	8007b64 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007b5e:	2301      	movs	r3, #1
 8007b60:	77bb      	strb	r3, [r7, #30]
        break;
 8007b62:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007b64:	69bb      	ldr	r3, [r7, #24]
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d074      	beq.n	8007c54 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007b6a:	69bb      	ldr	r3, [r7, #24]
 8007b6c:	005a      	lsls	r2, r3, #1
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	685b      	ldr	r3, [r3, #4]
 8007b72:	085b      	lsrs	r3, r3, #1
 8007b74:	441a      	add	r2, r3
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	685b      	ldr	r3, [r3, #4]
 8007b7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b7e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b80:	693b      	ldr	r3, [r7, #16]
 8007b82:	2b0f      	cmp	r3, #15
 8007b84:	d916      	bls.n	8007bb4 <UART_SetConfig+0x404>
 8007b86:	693b      	ldr	r3, [r7, #16]
 8007b88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b8c:	d212      	bcs.n	8007bb4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007b8e:	693b      	ldr	r3, [r7, #16]
 8007b90:	b29b      	uxth	r3, r3
 8007b92:	f023 030f 	bic.w	r3, r3, #15
 8007b96:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007b98:	693b      	ldr	r3, [r7, #16]
 8007b9a:	085b      	lsrs	r3, r3, #1
 8007b9c:	b29b      	uxth	r3, r3
 8007b9e:	f003 0307 	and.w	r3, r3, #7
 8007ba2:	b29a      	uxth	r2, r3
 8007ba4:	89fb      	ldrh	r3, [r7, #14]
 8007ba6:	4313      	orrs	r3, r2
 8007ba8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	89fa      	ldrh	r2, [r7, #14]
 8007bb0:	60da      	str	r2, [r3, #12]
 8007bb2:	e04f      	b.n	8007c54 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007bb4:	2301      	movs	r3, #1
 8007bb6:	77bb      	strb	r3, [r7, #30]
 8007bb8:	e04c      	b.n	8007c54 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007bba:	7ffb      	ldrb	r3, [r7, #31]
 8007bbc:	2b08      	cmp	r3, #8
 8007bbe:	d828      	bhi.n	8007c12 <UART_SetConfig+0x462>
 8007bc0:	a201      	add	r2, pc, #4	@ (adr r2, 8007bc8 <UART_SetConfig+0x418>)
 8007bc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bc6:	bf00      	nop
 8007bc8:	08007bed 	.word	0x08007bed
 8007bcc:	08007bf5 	.word	0x08007bf5
 8007bd0:	08007bfd 	.word	0x08007bfd
 8007bd4:	08007c13 	.word	0x08007c13
 8007bd8:	08007c03 	.word	0x08007c03
 8007bdc:	08007c13 	.word	0x08007c13
 8007be0:	08007c13 	.word	0x08007c13
 8007be4:	08007c13 	.word	0x08007c13
 8007be8:	08007c0b 	.word	0x08007c0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007bec:	f7fc fa38 	bl	8004060 <HAL_RCC_GetPCLK1Freq>
 8007bf0:	61b8      	str	r0, [r7, #24]
        break;
 8007bf2:	e013      	b.n	8007c1c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007bf4:	f7fc fa48 	bl	8004088 <HAL_RCC_GetPCLK2Freq>
 8007bf8:	61b8      	str	r0, [r7, #24]
        break;
 8007bfa:	e00f      	b.n	8007c1c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007bfc:	4b1d      	ldr	r3, [pc, #116]	@ (8007c74 <UART_SetConfig+0x4c4>)
 8007bfe:	61bb      	str	r3, [r7, #24]
        break;
 8007c00:	e00c      	b.n	8007c1c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007c02:	f7fc f95b 	bl	8003ebc <HAL_RCC_GetSysClockFreq>
 8007c06:	61b8      	str	r0, [r7, #24]
        break;
 8007c08:	e008      	b.n	8007c1c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c0e:	61bb      	str	r3, [r7, #24]
        break;
 8007c10:	e004      	b.n	8007c1c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8007c12:	2300      	movs	r3, #0
 8007c14:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007c16:	2301      	movs	r3, #1
 8007c18:	77bb      	strb	r3, [r7, #30]
        break;
 8007c1a:	bf00      	nop
    }

    if (pclk != 0U)
 8007c1c:	69bb      	ldr	r3, [r7, #24]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d018      	beq.n	8007c54 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	685b      	ldr	r3, [r3, #4]
 8007c26:	085a      	lsrs	r2, r3, #1
 8007c28:	69bb      	ldr	r3, [r7, #24]
 8007c2a:	441a      	add	r2, r3
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	685b      	ldr	r3, [r3, #4]
 8007c30:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c34:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007c36:	693b      	ldr	r3, [r7, #16]
 8007c38:	2b0f      	cmp	r3, #15
 8007c3a:	d909      	bls.n	8007c50 <UART_SetConfig+0x4a0>
 8007c3c:	693b      	ldr	r3, [r7, #16]
 8007c3e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007c42:	d205      	bcs.n	8007c50 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007c44:	693b      	ldr	r3, [r7, #16]
 8007c46:	b29a      	uxth	r2, r3
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	60da      	str	r2, [r3, #12]
 8007c4e:	e001      	b.n	8007c54 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007c50:	2301      	movs	r3, #1
 8007c52:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2200      	movs	r2, #0
 8007c58:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007c60:	7fbb      	ldrb	r3, [r7, #30]
}
 8007c62:	4618      	mov	r0, r3
 8007c64:	3720      	adds	r7, #32
 8007c66:	46bd      	mov	sp, r7
 8007c68:	bd80      	pop	{r7, pc}
 8007c6a:	bf00      	nop
 8007c6c:	40007c00 	.word	0x40007c00
 8007c70:	40023800 	.word	0x40023800
 8007c74:	00f42400 	.word	0x00f42400

08007c78 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007c78:	b480      	push	{r7}
 8007c7a:	b083      	sub	sp, #12
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c84:	f003 0308 	and.w	r3, r3, #8
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d00a      	beq.n	8007ca2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	685b      	ldr	r3, [r3, #4]
 8007c92:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	430a      	orrs	r2, r1
 8007ca0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ca6:	f003 0301 	and.w	r3, r3, #1
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d00a      	beq.n	8007cc4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	685b      	ldr	r3, [r3, #4]
 8007cb4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	430a      	orrs	r2, r1
 8007cc2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cc8:	f003 0302 	and.w	r3, r3, #2
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d00a      	beq.n	8007ce6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	685b      	ldr	r3, [r3, #4]
 8007cd6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	430a      	orrs	r2, r1
 8007ce4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cea:	f003 0304 	and.w	r3, r3, #4
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d00a      	beq.n	8007d08 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	685b      	ldr	r3, [r3, #4]
 8007cf8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	430a      	orrs	r2, r1
 8007d06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d0c:	f003 0310 	and.w	r3, r3, #16
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d00a      	beq.n	8007d2a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	689b      	ldr	r3, [r3, #8]
 8007d1a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	430a      	orrs	r2, r1
 8007d28:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d2e:	f003 0320 	and.w	r3, r3, #32
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d00a      	beq.n	8007d4c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	689b      	ldr	r3, [r3, #8]
 8007d3c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	430a      	orrs	r2, r1
 8007d4a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d01a      	beq.n	8007d8e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	685b      	ldr	r3, [r3, #4]
 8007d5e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	430a      	orrs	r2, r1
 8007d6c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d72:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d76:	d10a      	bne.n	8007d8e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	685b      	ldr	r3, [r3, #4]
 8007d7e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	430a      	orrs	r2, r1
 8007d8c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d00a      	beq.n	8007db0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	685b      	ldr	r3, [r3, #4]
 8007da0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	430a      	orrs	r2, r1
 8007dae:	605a      	str	r2, [r3, #4]
  }
}
 8007db0:	bf00      	nop
 8007db2:	370c      	adds	r7, #12
 8007db4:	46bd      	mov	sp, r7
 8007db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dba:	4770      	bx	lr

08007dbc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007dbc:	b580      	push	{r7, lr}
 8007dbe:	b098      	sub	sp, #96	@ 0x60
 8007dc0:	af02      	add	r7, sp, #8
 8007dc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007dcc:	f7fb f862 	bl	8002e94 <HAL_GetTick>
 8007dd0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	f003 0308 	and.w	r3, r3, #8
 8007ddc:	2b08      	cmp	r3, #8
 8007dde:	d12e      	bne.n	8007e3e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007de0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007de4:	9300      	str	r3, [sp, #0]
 8007de6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007de8:	2200      	movs	r2, #0
 8007dea:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007dee:	6878      	ldr	r0, [r7, #4]
 8007df0:	f000 f88c 	bl	8007f0c <UART_WaitOnFlagUntilTimeout>
 8007df4:	4603      	mov	r3, r0
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d021      	beq.n	8007e3e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e02:	e853 3f00 	ldrex	r3, [r3]
 8007e06:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007e08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e0a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007e0e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	461a      	mov	r2, r3
 8007e16:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007e18:	647b      	str	r3, [r7, #68]	@ 0x44
 8007e1a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e1c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007e1e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007e20:	e841 2300 	strex	r3, r2, [r1]
 8007e24:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007e26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d1e6      	bne.n	8007dfa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2220      	movs	r2, #32
 8007e30:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	2200      	movs	r2, #0
 8007e36:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e3a:	2303      	movs	r3, #3
 8007e3c:	e062      	b.n	8007f04 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	f003 0304 	and.w	r3, r3, #4
 8007e48:	2b04      	cmp	r3, #4
 8007e4a:	d149      	bne.n	8007ee0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007e4c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007e50:	9300      	str	r3, [sp, #0]
 8007e52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007e54:	2200      	movs	r2, #0
 8007e56:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007e5a:	6878      	ldr	r0, [r7, #4]
 8007e5c:	f000 f856 	bl	8007f0c <UART_WaitOnFlagUntilTimeout>
 8007e60:	4603      	mov	r3, r0
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d03c      	beq.n	8007ee0 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e6e:	e853 3f00 	ldrex	r3, [r3]
 8007e72:	623b      	str	r3, [r7, #32]
   return(result);
 8007e74:	6a3b      	ldr	r3, [r7, #32]
 8007e76:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	461a      	mov	r2, r3
 8007e82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e84:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e86:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e88:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007e8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e8c:	e841 2300 	strex	r3, r2, [r1]
 8007e90:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d1e6      	bne.n	8007e66 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	3308      	adds	r3, #8
 8007e9e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ea0:	693b      	ldr	r3, [r7, #16]
 8007ea2:	e853 3f00 	ldrex	r3, [r3]
 8007ea6:	60fb      	str	r3, [r7, #12]
   return(result);
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	f023 0301 	bic.w	r3, r3, #1
 8007eae:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	3308      	adds	r3, #8
 8007eb6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007eb8:	61fa      	str	r2, [r7, #28]
 8007eba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ebc:	69b9      	ldr	r1, [r7, #24]
 8007ebe:	69fa      	ldr	r2, [r7, #28]
 8007ec0:	e841 2300 	strex	r3, r2, [r1]
 8007ec4:	617b      	str	r3, [r7, #20]
   return(result);
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d1e5      	bne.n	8007e98 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2220      	movs	r2, #32
 8007ed0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007edc:	2303      	movs	r3, #3
 8007ede:	e011      	b.n	8007f04 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2220      	movs	r2, #32
 8007ee4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	2220      	movs	r2, #32
 8007eea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2200      	movs	r2, #0
 8007efe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007f02:	2300      	movs	r3, #0
}
 8007f04:	4618      	mov	r0, r3
 8007f06:	3758      	adds	r7, #88	@ 0x58
 8007f08:	46bd      	mov	sp, r7
 8007f0a:	bd80      	pop	{r7, pc}

08007f0c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007f0c:	b580      	push	{r7, lr}
 8007f0e:	b084      	sub	sp, #16
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	60f8      	str	r0, [r7, #12]
 8007f14:	60b9      	str	r1, [r7, #8]
 8007f16:	603b      	str	r3, [r7, #0]
 8007f18:	4613      	mov	r3, r2
 8007f1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f1c:	e04f      	b.n	8007fbe <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f1e:	69bb      	ldr	r3, [r7, #24]
 8007f20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f24:	d04b      	beq.n	8007fbe <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f26:	f7fa ffb5 	bl	8002e94 <HAL_GetTick>
 8007f2a:	4602      	mov	r2, r0
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	1ad3      	subs	r3, r2, r3
 8007f30:	69ba      	ldr	r2, [r7, #24]
 8007f32:	429a      	cmp	r2, r3
 8007f34:	d302      	bcc.n	8007f3c <UART_WaitOnFlagUntilTimeout+0x30>
 8007f36:	69bb      	ldr	r3, [r7, #24]
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d101      	bne.n	8007f40 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007f3c:	2303      	movs	r3, #3
 8007f3e:	e04e      	b.n	8007fde <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	f003 0304 	and.w	r3, r3, #4
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d037      	beq.n	8007fbe <UART_WaitOnFlagUntilTimeout+0xb2>
 8007f4e:	68bb      	ldr	r3, [r7, #8]
 8007f50:	2b80      	cmp	r3, #128	@ 0x80
 8007f52:	d034      	beq.n	8007fbe <UART_WaitOnFlagUntilTimeout+0xb2>
 8007f54:	68bb      	ldr	r3, [r7, #8]
 8007f56:	2b40      	cmp	r3, #64	@ 0x40
 8007f58:	d031      	beq.n	8007fbe <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	69db      	ldr	r3, [r3, #28]
 8007f60:	f003 0308 	and.w	r3, r3, #8
 8007f64:	2b08      	cmp	r3, #8
 8007f66:	d110      	bne.n	8007f8a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	2208      	movs	r2, #8
 8007f6e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f70:	68f8      	ldr	r0, [r7, #12]
 8007f72:	f000 f838 	bl	8007fe6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	2208      	movs	r2, #8
 8007f7a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	2200      	movs	r2, #0
 8007f82:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007f86:	2301      	movs	r3, #1
 8007f88:	e029      	b.n	8007fde <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	69db      	ldr	r3, [r3, #28]
 8007f90:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007f94:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f98:	d111      	bne.n	8007fbe <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007fa2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007fa4:	68f8      	ldr	r0, [r7, #12]
 8007fa6:	f000 f81e 	bl	8007fe6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	2220      	movs	r2, #32
 8007fae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007fba:	2303      	movs	r3, #3
 8007fbc:	e00f      	b.n	8007fde <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	69da      	ldr	r2, [r3, #28]
 8007fc4:	68bb      	ldr	r3, [r7, #8]
 8007fc6:	4013      	ands	r3, r2
 8007fc8:	68ba      	ldr	r2, [r7, #8]
 8007fca:	429a      	cmp	r2, r3
 8007fcc:	bf0c      	ite	eq
 8007fce:	2301      	moveq	r3, #1
 8007fd0:	2300      	movne	r3, #0
 8007fd2:	b2db      	uxtb	r3, r3
 8007fd4:	461a      	mov	r2, r3
 8007fd6:	79fb      	ldrb	r3, [r7, #7]
 8007fd8:	429a      	cmp	r2, r3
 8007fda:	d0a0      	beq.n	8007f1e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007fdc:	2300      	movs	r3, #0
}
 8007fde:	4618      	mov	r0, r3
 8007fe0:	3710      	adds	r7, #16
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	bd80      	pop	{r7, pc}

08007fe6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007fe6:	b480      	push	{r7}
 8007fe8:	b095      	sub	sp, #84	@ 0x54
 8007fea:	af00      	add	r7, sp, #0
 8007fec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ff4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ff6:	e853 3f00 	ldrex	r3, [r3]
 8007ffa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007ffc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ffe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008002:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	461a      	mov	r2, r3
 800800a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800800c:	643b      	str	r3, [r7, #64]	@ 0x40
 800800e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008010:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008012:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008014:	e841 2300 	strex	r3, r2, [r1]
 8008018:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800801a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800801c:	2b00      	cmp	r3, #0
 800801e:	d1e6      	bne.n	8007fee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	3308      	adds	r3, #8
 8008026:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008028:	6a3b      	ldr	r3, [r7, #32]
 800802a:	e853 3f00 	ldrex	r3, [r3]
 800802e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008030:	69fb      	ldr	r3, [r7, #28]
 8008032:	f023 0301 	bic.w	r3, r3, #1
 8008036:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	3308      	adds	r3, #8
 800803e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008040:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008042:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008044:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008046:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008048:	e841 2300 	strex	r3, r2, [r1]
 800804c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800804e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008050:	2b00      	cmp	r3, #0
 8008052:	d1e5      	bne.n	8008020 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008058:	2b01      	cmp	r3, #1
 800805a:	d118      	bne.n	800808e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	e853 3f00 	ldrex	r3, [r3]
 8008068:	60bb      	str	r3, [r7, #8]
   return(result);
 800806a:	68bb      	ldr	r3, [r7, #8]
 800806c:	f023 0310 	bic.w	r3, r3, #16
 8008070:	647b      	str	r3, [r7, #68]	@ 0x44
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	461a      	mov	r2, r3
 8008078:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800807a:	61bb      	str	r3, [r7, #24]
 800807c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800807e:	6979      	ldr	r1, [r7, #20]
 8008080:	69ba      	ldr	r2, [r7, #24]
 8008082:	e841 2300 	strex	r3, r2, [r1]
 8008086:	613b      	str	r3, [r7, #16]
   return(result);
 8008088:	693b      	ldr	r3, [r7, #16]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d1e6      	bne.n	800805c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	2220      	movs	r2, #32
 8008092:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2200      	movs	r2, #0
 800809a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2200      	movs	r2, #0
 80080a0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80080a2:	bf00      	nop
 80080a4:	3754      	adds	r7, #84	@ 0x54
 80080a6:	46bd      	mov	sp, r7
 80080a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ac:	4770      	bx	lr

080080ae <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80080ae:	b580      	push	{r7, lr}
 80080b0:	b084      	sub	sp, #16
 80080b2:	af00      	add	r7, sp, #0
 80080b4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080ba:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	2200      	movs	r2, #0
 80080c0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80080c4:	68f8      	ldr	r0, [r7, #12]
 80080c6:	f7ff fb53 	bl	8007770 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80080ca:	bf00      	nop
 80080cc:	3710      	adds	r7, #16
 80080ce:	46bd      	mov	sp, r7
 80080d0:	bd80      	pop	{r7, pc}

080080d2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80080d2:	b580      	push	{r7, lr}
 80080d4:	b088      	sub	sp, #32
 80080d6:	af00      	add	r7, sp, #0
 80080d8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	e853 3f00 	ldrex	r3, [r3]
 80080e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80080e8:	68bb      	ldr	r3, [r7, #8]
 80080ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80080ee:	61fb      	str	r3, [r7, #28]
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	461a      	mov	r2, r3
 80080f6:	69fb      	ldr	r3, [r7, #28]
 80080f8:	61bb      	str	r3, [r7, #24]
 80080fa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080fc:	6979      	ldr	r1, [r7, #20]
 80080fe:	69ba      	ldr	r2, [r7, #24]
 8008100:	e841 2300 	strex	r3, r2, [r1]
 8008104:	613b      	str	r3, [r7, #16]
   return(result);
 8008106:	693b      	ldr	r3, [r7, #16]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d1e6      	bne.n	80080da <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2220      	movs	r2, #32
 8008110:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	2200      	movs	r2, #0
 8008116:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008118:	6878      	ldr	r0, [r7, #4]
 800811a:	f7ff fb1f 	bl	800775c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800811e:	bf00      	nop
 8008120:	3720      	adds	r7, #32
 8008122:	46bd      	mov	sp, r7
 8008124:	bd80      	pop	{r7, pc}
	...

08008128 <siprintf>:
 8008128:	b40e      	push	{r1, r2, r3}
 800812a:	b510      	push	{r4, lr}
 800812c:	b09d      	sub	sp, #116	@ 0x74
 800812e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008130:	9002      	str	r0, [sp, #8]
 8008132:	9006      	str	r0, [sp, #24]
 8008134:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008138:	480a      	ldr	r0, [pc, #40]	@ (8008164 <siprintf+0x3c>)
 800813a:	9107      	str	r1, [sp, #28]
 800813c:	9104      	str	r1, [sp, #16]
 800813e:	490a      	ldr	r1, [pc, #40]	@ (8008168 <siprintf+0x40>)
 8008140:	f853 2b04 	ldr.w	r2, [r3], #4
 8008144:	9105      	str	r1, [sp, #20]
 8008146:	2400      	movs	r4, #0
 8008148:	a902      	add	r1, sp, #8
 800814a:	6800      	ldr	r0, [r0, #0]
 800814c:	9301      	str	r3, [sp, #4]
 800814e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008150:	f000 f9ac 	bl	80084ac <_svfiprintf_r>
 8008154:	9b02      	ldr	r3, [sp, #8]
 8008156:	701c      	strb	r4, [r3, #0]
 8008158:	b01d      	add	sp, #116	@ 0x74
 800815a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800815e:	b003      	add	sp, #12
 8008160:	4770      	bx	lr
 8008162:	bf00      	nop
 8008164:	2000005c 	.word	0x2000005c
 8008168:	ffff0208 	.word	0xffff0208

0800816c <memcmp>:
 800816c:	b510      	push	{r4, lr}
 800816e:	3901      	subs	r1, #1
 8008170:	4402      	add	r2, r0
 8008172:	4290      	cmp	r0, r2
 8008174:	d101      	bne.n	800817a <memcmp+0xe>
 8008176:	2000      	movs	r0, #0
 8008178:	e005      	b.n	8008186 <memcmp+0x1a>
 800817a:	7803      	ldrb	r3, [r0, #0]
 800817c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008180:	42a3      	cmp	r3, r4
 8008182:	d001      	beq.n	8008188 <memcmp+0x1c>
 8008184:	1b18      	subs	r0, r3, r4
 8008186:	bd10      	pop	{r4, pc}
 8008188:	3001      	adds	r0, #1
 800818a:	e7f2      	b.n	8008172 <memcmp+0x6>

0800818c <memset>:
 800818c:	4402      	add	r2, r0
 800818e:	4603      	mov	r3, r0
 8008190:	4293      	cmp	r3, r2
 8008192:	d100      	bne.n	8008196 <memset+0xa>
 8008194:	4770      	bx	lr
 8008196:	f803 1b01 	strb.w	r1, [r3], #1
 800819a:	e7f9      	b.n	8008190 <memset+0x4>

0800819c <__errno>:
 800819c:	4b01      	ldr	r3, [pc, #4]	@ (80081a4 <__errno+0x8>)
 800819e:	6818      	ldr	r0, [r3, #0]
 80081a0:	4770      	bx	lr
 80081a2:	bf00      	nop
 80081a4:	2000005c 	.word	0x2000005c

080081a8 <__libc_init_array>:
 80081a8:	b570      	push	{r4, r5, r6, lr}
 80081aa:	4d0d      	ldr	r5, [pc, #52]	@ (80081e0 <__libc_init_array+0x38>)
 80081ac:	4c0d      	ldr	r4, [pc, #52]	@ (80081e4 <__libc_init_array+0x3c>)
 80081ae:	1b64      	subs	r4, r4, r5
 80081b0:	10a4      	asrs	r4, r4, #2
 80081b2:	2600      	movs	r6, #0
 80081b4:	42a6      	cmp	r6, r4
 80081b6:	d109      	bne.n	80081cc <__libc_init_array+0x24>
 80081b8:	4d0b      	ldr	r5, [pc, #44]	@ (80081e8 <__libc_init_array+0x40>)
 80081ba:	4c0c      	ldr	r4, [pc, #48]	@ (80081ec <__libc_init_array+0x44>)
 80081bc:	f000 fc6c 	bl	8008a98 <_init>
 80081c0:	1b64      	subs	r4, r4, r5
 80081c2:	10a4      	asrs	r4, r4, #2
 80081c4:	2600      	movs	r6, #0
 80081c6:	42a6      	cmp	r6, r4
 80081c8:	d105      	bne.n	80081d6 <__libc_init_array+0x2e>
 80081ca:	bd70      	pop	{r4, r5, r6, pc}
 80081cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80081d0:	4798      	blx	r3
 80081d2:	3601      	adds	r6, #1
 80081d4:	e7ee      	b.n	80081b4 <__libc_init_array+0xc>
 80081d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80081da:	4798      	blx	r3
 80081dc:	3601      	adds	r6, #1
 80081de:	e7f2      	b.n	80081c6 <__libc_init_array+0x1e>
 80081e0:	08009024 	.word	0x08009024
 80081e4:	08009024 	.word	0x08009024
 80081e8:	08009024 	.word	0x08009024
 80081ec:	08009028 	.word	0x08009028

080081f0 <__retarget_lock_acquire_recursive>:
 80081f0:	4770      	bx	lr

080081f2 <__retarget_lock_release_recursive>:
 80081f2:	4770      	bx	lr

080081f4 <strcpy>:
 80081f4:	4603      	mov	r3, r0
 80081f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80081fa:	f803 2b01 	strb.w	r2, [r3], #1
 80081fe:	2a00      	cmp	r2, #0
 8008200:	d1f9      	bne.n	80081f6 <strcpy+0x2>
 8008202:	4770      	bx	lr

08008204 <_free_r>:
 8008204:	b538      	push	{r3, r4, r5, lr}
 8008206:	4605      	mov	r5, r0
 8008208:	2900      	cmp	r1, #0
 800820a:	d041      	beq.n	8008290 <_free_r+0x8c>
 800820c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008210:	1f0c      	subs	r4, r1, #4
 8008212:	2b00      	cmp	r3, #0
 8008214:	bfb8      	it	lt
 8008216:	18e4      	addlt	r4, r4, r3
 8008218:	f000 f8e0 	bl	80083dc <__malloc_lock>
 800821c:	4a1d      	ldr	r2, [pc, #116]	@ (8008294 <_free_r+0x90>)
 800821e:	6813      	ldr	r3, [r2, #0]
 8008220:	b933      	cbnz	r3, 8008230 <_free_r+0x2c>
 8008222:	6063      	str	r3, [r4, #4]
 8008224:	6014      	str	r4, [r2, #0]
 8008226:	4628      	mov	r0, r5
 8008228:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800822c:	f000 b8dc 	b.w	80083e8 <__malloc_unlock>
 8008230:	42a3      	cmp	r3, r4
 8008232:	d908      	bls.n	8008246 <_free_r+0x42>
 8008234:	6820      	ldr	r0, [r4, #0]
 8008236:	1821      	adds	r1, r4, r0
 8008238:	428b      	cmp	r3, r1
 800823a:	bf01      	itttt	eq
 800823c:	6819      	ldreq	r1, [r3, #0]
 800823e:	685b      	ldreq	r3, [r3, #4]
 8008240:	1809      	addeq	r1, r1, r0
 8008242:	6021      	streq	r1, [r4, #0]
 8008244:	e7ed      	b.n	8008222 <_free_r+0x1e>
 8008246:	461a      	mov	r2, r3
 8008248:	685b      	ldr	r3, [r3, #4]
 800824a:	b10b      	cbz	r3, 8008250 <_free_r+0x4c>
 800824c:	42a3      	cmp	r3, r4
 800824e:	d9fa      	bls.n	8008246 <_free_r+0x42>
 8008250:	6811      	ldr	r1, [r2, #0]
 8008252:	1850      	adds	r0, r2, r1
 8008254:	42a0      	cmp	r0, r4
 8008256:	d10b      	bne.n	8008270 <_free_r+0x6c>
 8008258:	6820      	ldr	r0, [r4, #0]
 800825a:	4401      	add	r1, r0
 800825c:	1850      	adds	r0, r2, r1
 800825e:	4283      	cmp	r3, r0
 8008260:	6011      	str	r1, [r2, #0]
 8008262:	d1e0      	bne.n	8008226 <_free_r+0x22>
 8008264:	6818      	ldr	r0, [r3, #0]
 8008266:	685b      	ldr	r3, [r3, #4]
 8008268:	6053      	str	r3, [r2, #4]
 800826a:	4408      	add	r0, r1
 800826c:	6010      	str	r0, [r2, #0]
 800826e:	e7da      	b.n	8008226 <_free_r+0x22>
 8008270:	d902      	bls.n	8008278 <_free_r+0x74>
 8008272:	230c      	movs	r3, #12
 8008274:	602b      	str	r3, [r5, #0]
 8008276:	e7d6      	b.n	8008226 <_free_r+0x22>
 8008278:	6820      	ldr	r0, [r4, #0]
 800827a:	1821      	adds	r1, r4, r0
 800827c:	428b      	cmp	r3, r1
 800827e:	bf04      	itt	eq
 8008280:	6819      	ldreq	r1, [r3, #0]
 8008282:	685b      	ldreq	r3, [r3, #4]
 8008284:	6063      	str	r3, [r4, #4]
 8008286:	bf04      	itt	eq
 8008288:	1809      	addeq	r1, r1, r0
 800828a:	6021      	streq	r1, [r4, #0]
 800828c:	6054      	str	r4, [r2, #4]
 800828e:	e7ca      	b.n	8008226 <_free_r+0x22>
 8008290:	bd38      	pop	{r3, r4, r5, pc}
 8008292:	bf00      	nop
 8008294:	20000554 	.word	0x20000554

08008298 <sbrk_aligned>:
 8008298:	b570      	push	{r4, r5, r6, lr}
 800829a:	4e0f      	ldr	r6, [pc, #60]	@ (80082d8 <sbrk_aligned+0x40>)
 800829c:	460c      	mov	r4, r1
 800829e:	6831      	ldr	r1, [r6, #0]
 80082a0:	4605      	mov	r5, r0
 80082a2:	b911      	cbnz	r1, 80082aa <sbrk_aligned+0x12>
 80082a4:	f000 fba4 	bl	80089f0 <_sbrk_r>
 80082a8:	6030      	str	r0, [r6, #0]
 80082aa:	4621      	mov	r1, r4
 80082ac:	4628      	mov	r0, r5
 80082ae:	f000 fb9f 	bl	80089f0 <_sbrk_r>
 80082b2:	1c43      	adds	r3, r0, #1
 80082b4:	d103      	bne.n	80082be <sbrk_aligned+0x26>
 80082b6:	f04f 34ff 	mov.w	r4, #4294967295
 80082ba:	4620      	mov	r0, r4
 80082bc:	bd70      	pop	{r4, r5, r6, pc}
 80082be:	1cc4      	adds	r4, r0, #3
 80082c0:	f024 0403 	bic.w	r4, r4, #3
 80082c4:	42a0      	cmp	r0, r4
 80082c6:	d0f8      	beq.n	80082ba <sbrk_aligned+0x22>
 80082c8:	1a21      	subs	r1, r4, r0
 80082ca:	4628      	mov	r0, r5
 80082cc:	f000 fb90 	bl	80089f0 <_sbrk_r>
 80082d0:	3001      	adds	r0, #1
 80082d2:	d1f2      	bne.n	80082ba <sbrk_aligned+0x22>
 80082d4:	e7ef      	b.n	80082b6 <sbrk_aligned+0x1e>
 80082d6:	bf00      	nop
 80082d8:	20000550 	.word	0x20000550

080082dc <_malloc_r>:
 80082dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80082e0:	1ccd      	adds	r5, r1, #3
 80082e2:	f025 0503 	bic.w	r5, r5, #3
 80082e6:	3508      	adds	r5, #8
 80082e8:	2d0c      	cmp	r5, #12
 80082ea:	bf38      	it	cc
 80082ec:	250c      	movcc	r5, #12
 80082ee:	2d00      	cmp	r5, #0
 80082f0:	4606      	mov	r6, r0
 80082f2:	db01      	blt.n	80082f8 <_malloc_r+0x1c>
 80082f4:	42a9      	cmp	r1, r5
 80082f6:	d904      	bls.n	8008302 <_malloc_r+0x26>
 80082f8:	230c      	movs	r3, #12
 80082fa:	6033      	str	r3, [r6, #0]
 80082fc:	2000      	movs	r0, #0
 80082fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008302:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80083d8 <_malloc_r+0xfc>
 8008306:	f000 f869 	bl	80083dc <__malloc_lock>
 800830a:	f8d8 3000 	ldr.w	r3, [r8]
 800830e:	461c      	mov	r4, r3
 8008310:	bb44      	cbnz	r4, 8008364 <_malloc_r+0x88>
 8008312:	4629      	mov	r1, r5
 8008314:	4630      	mov	r0, r6
 8008316:	f7ff ffbf 	bl	8008298 <sbrk_aligned>
 800831a:	1c43      	adds	r3, r0, #1
 800831c:	4604      	mov	r4, r0
 800831e:	d158      	bne.n	80083d2 <_malloc_r+0xf6>
 8008320:	f8d8 4000 	ldr.w	r4, [r8]
 8008324:	4627      	mov	r7, r4
 8008326:	2f00      	cmp	r7, #0
 8008328:	d143      	bne.n	80083b2 <_malloc_r+0xd6>
 800832a:	2c00      	cmp	r4, #0
 800832c:	d04b      	beq.n	80083c6 <_malloc_r+0xea>
 800832e:	6823      	ldr	r3, [r4, #0]
 8008330:	4639      	mov	r1, r7
 8008332:	4630      	mov	r0, r6
 8008334:	eb04 0903 	add.w	r9, r4, r3
 8008338:	f000 fb5a 	bl	80089f0 <_sbrk_r>
 800833c:	4581      	cmp	r9, r0
 800833e:	d142      	bne.n	80083c6 <_malloc_r+0xea>
 8008340:	6821      	ldr	r1, [r4, #0]
 8008342:	1a6d      	subs	r5, r5, r1
 8008344:	4629      	mov	r1, r5
 8008346:	4630      	mov	r0, r6
 8008348:	f7ff ffa6 	bl	8008298 <sbrk_aligned>
 800834c:	3001      	adds	r0, #1
 800834e:	d03a      	beq.n	80083c6 <_malloc_r+0xea>
 8008350:	6823      	ldr	r3, [r4, #0]
 8008352:	442b      	add	r3, r5
 8008354:	6023      	str	r3, [r4, #0]
 8008356:	f8d8 3000 	ldr.w	r3, [r8]
 800835a:	685a      	ldr	r2, [r3, #4]
 800835c:	bb62      	cbnz	r2, 80083b8 <_malloc_r+0xdc>
 800835e:	f8c8 7000 	str.w	r7, [r8]
 8008362:	e00f      	b.n	8008384 <_malloc_r+0xa8>
 8008364:	6822      	ldr	r2, [r4, #0]
 8008366:	1b52      	subs	r2, r2, r5
 8008368:	d420      	bmi.n	80083ac <_malloc_r+0xd0>
 800836a:	2a0b      	cmp	r2, #11
 800836c:	d917      	bls.n	800839e <_malloc_r+0xc2>
 800836e:	1961      	adds	r1, r4, r5
 8008370:	42a3      	cmp	r3, r4
 8008372:	6025      	str	r5, [r4, #0]
 8008374:	bf18      	it	ne
 8008376:	6059      	strne	r1, [r3, #4]
 8008378:	6863      	ldr	r3, [r4, #4]
 800837a:	bf08      	it	eq
 800837c:	f8c8 1000 	streq.w	r1, [r8]
 8008380:	5162      	str	r2, [r4, r5]
 8008382:	604b      	str	r3, [r1, #4]
 8008384:	4630      	mov	r0, r6
 8008386:	f000 f82f 	bl	80083e8 <__malloc_unlock>
 800838a:	f104 000b 	add.w	r0, r4, #11
 800838e:	1d23      	adds	r3, r4, #4
 8008390:	f020 0007 	bic.w	r0, r0, #7
 8008394:	1ac2      	subs	r2, r0, r3
 8008396:	bf1c      	itt	ne
 8008398:	1a1b      	subne	r3, r3, r0
 800839a:	50a3      	strne	r3, [r4, r2]
 800839c:	e7af      	b.n	80082fe <_malloc_r+0x22>
 800839e:	6862      	ldr	r2, [r4, #4]
 80083a0:	42a3      	cmp	r3, r4
 80083a2:	bf0c      	ite	eq
 80083a4:	f8c8 2000 	streq.w	r2, [r8]
 80083a8:	605a      	strne	r2, [r3, #4]
 80083aa:	e7eb      	b.n	8008384 <_malloc_r+0xa8>
 80083ac:	4623      	mov	r3, r4
 80083ae:	6864      	ldr	r4, [r4, #4]
 80083b0:	e7ae      	b.n	8008310 <_malloc_r+0x34>
 80083b2:	463c      	mov	r4, r7
 80083b4:	687f      	ldr	r7, [r7, #4]
 80083b6:	e7b6      	b.n	8008326 <_malloc_r+0x4a>
 80083b8:	461a      	mov	r2, r3
 80083ba:	685b      	ldr	r3, [r3, #4]
 80083bc:	42a3      	cmp	r3, r4
 80083be:	d1fb      	bne.n	80083b8 <_malloc_r+0xdc>
 80083c0:	2300      	movs	r3, #0
 80083c2:	6053      	str	r3, [r2, #4]
 80083c4:	e7de      	b.n	8008384 <_malloc_r+0xa8>
 80083c6:	230c      	movs	r3, #12
 80083c8:	6033      	str	r3, [r6, #0]
 80083ca:	4630      	mov	r0, r6
 80083cc:	f000 f80c 	bl	80083e8 <__malloc_unlock>
 80083d0:	e794      	b.n	80082fc <_malloc_r+0x20>
 80083d2:	6005      	str	r5, [r0, #0]
 80083d4:	e7d6      	b.n	8008384 <_malloc_r+0xa8>
 80083d6:	bf00      	nop
 80083d8:	20000554 	.word	0x20000554

080083dc <__malloc_lock>:
 80083dc:	4801      	ldr	r0, [pc, #4]	@ (80083e4 <__malloc_lock+0x8>)
 80083de:	f7ff bf07 	b.w	80081f0 <__retarget_lock_acquire_recursive>
 80083e2:	bf00      	nop
 80083e4:	2000054c 	.word	0x2000054c

080083e8 <__malloc_unlock>:
 80083e8:	4801      	ldr	r0, [pc, #4]	@ (80083f0 <__malloc_unlock+0x8>)
 80083ea:	f7ff bf02 	b.w	80081f2 <__retarget_lock_release_recursive>
 80083ee:	bf00      	nop
 80083f0:	2000054c 	.word	0x2000054c

080083f4 <__ssputs_r>:
 80083f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083f8:	688e      	ldr	r6, [r1, #8]
 80083fa:	461f      	mov	r7, r3
 80083fc:	42be      	cmp	r6, r7
 80083fe:	680b      	ldr	r3, [r1, #0]
 8008400:	4682      	mov	sl, r0
 8008402:	460c      	mov	r4, r1
 8008404:	4690      	mov	r8, r2
 8008406:	d82d      	bhi.n	8008464 <__ssputs_r+0x70>
 8008408:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800840c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008410:	d026      	beq.n	8008460 <__ssputs_r+0x6c>
 8008412:	6965      	ldr	r5, [r4, #20]
 8008414:	6909      	ldr	r1, [r1, #16]
 8008416:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800841a:	eba3 0901 	sub.w	r9, r3, r1
 800841e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008422:	1c7b      	adds	r3, r7, #1
 8008424:	444b      	add	r3, r9
 8008426:	106d      	asrs	r5, r5, #1
 8008428:	429d      	cmp	r5, r3
 800842a:	bf38      	it	cc
 800842c:	461d      	movcc	r5, r3
 800842e:	0553      	lsls	r3, r2, #21
 8008430:	d527      	bpl.n	8008482 <__ssputs_r+0x8e>
 8008432:	4629      	mov	r1, r5
 8008434:	f7ff ff52 	bl	80082dc <_malloc_r>
 8008438:	4606      	mov	r6, r0
 800843a:	b360      	cbz	r0, 8008496 <__ssputs_r+0xa2>
 800843c:	6921      	ldr	r1, [r4, #16]
 800843e:	464a      	mov	r2, r9
 8008440:	f000 fae6 	bl	8008a10 <memcpy>
 8008444:	89a3      	ldrh	r3, [r4, #12]
 8008446:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800844a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800844e:	81a3      	strh	r3, [r4, #12]
 8008450:	6126      	str	r6, [r4, #16]
 8008452:	6165      	str	r5, [r4, #20]
 8008454:	444e      	add	r6, r9
 8008456:	eba5 0509 	sub.w	r5, r5, r9
 800845a:	6026      	str	r6, [r4, #0]
 800845c:	60a5      	str	r5, [r4, #8]
 800845e:	463e      	mov	r6, r7
 8008460:	42be      	cmp	r6, r7
 8008462:	d900      	bls.n	8008466 <__ssputs_r+0x72>
 8008464:	463e      	mov	r6, r7
 8008466:	6820      	ldr	r0, [r4, #0]
 8008468:	4632      	mov	r2, r6
 800846a:	4641      	mov	r1, r8
 800846c:	f000 faa6 	bl	80089bc <memmove>
 8008470:	68a3      	ldr	r3, [r4, #8]
 8008472:	1b9b      	subs	r3, r3, r6
 8008474:	60a3      	str	r3, [r4, #8]
 8008476:	6823      	ldr	r3, [r4, #0]
 8008478:	4433      	add	r3, r6
 800847a:	6023      	str	r3, [r4, #0]
 800847c:	2000      	movs	r0, #0
 800847e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008482:	462a      	mov	r2, r5
 8008484:	f000 fad2 	bl	8008a2c <_realloc_r>
 8008488:	4606      	mov	r6, r0
 800848a:	2800      	cmp	r0, #0
 800848c:	d1e0      	bne.n	8008450 <__ssputs_r+0x5c>
 800848e:	6921      	ldr	r1, [r4, #16]
 8008490:	4650      	mov	r0, sl
 8008492:	f7ff feb7 	bl	8008204 <_free_r>
 8008496:	230c      	movs	r3, #12
 8008498:	f8ca 3000 	str.w	r3, [sl]
 800849c:	89a3      	ldrh	r3, [r4, #12]
 800849e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80084a2:	81a3      	strh	r3, [r4, #12]
 80084a4:	f04f 30ff 	mov.w	r0, #4294967295
 80084a8:	e7e9      	b.n	800847e <__ssputs_r+0x8a>
	...

080084ac <_svfiprintf_r>:
 80084ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084b0:	4698      	mov	r8, r3
 80084b2:	898b      	ldrh	r3, [r1, #12]
 80084b4:	061b      	lsls	r3, r3, #24
 80084b6:	b09d      	sub	sp, #116	@ 0x74
 80084b8:	4607      	mov	r7, r0
 80084ba:	460d      	mov	r5, r1
 80084bc:	4614      	mov	r4, r2
 80084be:	d510      	bpl.n	80084e2 <_svfiprintf_r+0x36>
 80084c0:	690b      	ldr	r3, [r1, #16]
 80084c2:	b973      	cbnz	r3, 80084e2 <_svfiprintf_r+0x36>
 80084c4:	2140      	movs	r1, #64	@ 0x40
 80084c6:	f7ff ff09 	bl	80082dc <_malloc_r>
 80084ca:	6028      	str	r0, [r5, #0]
 80084cc:	6128      	str	r0, [r5, #16]
 80084ce:	b930      	cbnz	r0, 80084de <_svfiprintf_r+0x32>
 80084d0:	230c      	movs	r3, #12
 80084d2:	603b      	str	r3, [r7, #0]
 80084d4:	f04f 30ff 	mov.w	r0, #4294967295
 80084d8:	b01d      	add	sp, #116	@ 0x74
 80084da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084de:	2340      	movs	r3, #64	@ 0x40
 80084e0:	616b      	str	r3, [r5, #20]
 80084e2:	2300      	movs	r3, #0
 80084e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80084e6:	2320      	movs	r3, #32
 80084e8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80084ec:	f8cd 800c 	str.w	r8, [sp, #12]
 80084f0:	2330      	movs	r3, #48	@ 0x30
 80084f2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008690 <_svfiprintf_r+0x1e4>
 80084f6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80084fa:	f04f 0901 	mov.w	r9, #1
 80084fe:	4623      	mov	r3, r4
 8008500:	469a      	mov	sl, r3
 8008502:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008506:	b10a      	cbz	r2, 800850c <_svfiprintf_r+0x60>
 8008508:	2a25      	cmp	r2, #37	@ 0x25
 800850a:	d1f9      	bne.n	8008500 <_svfiprintf_r+0x54>
 800850c:	ebba 0b04 	subs.w	fp, sl, r4
 8008510:	d00b      	beq.n	800852a <_svfiprintf_r+0x7e>
 8008512:	465b      	mov	r3, fp
 8008514:	4622      	mov	r2, r4
 8008516:	4629      	mov	r1, r5
 8008518:	4638      	mov	r0, r7
 800851a:	f7ff ff6b 	bl	80083f4 <__ssputs_r>
 800851e:	3001      	adds	r0, #1
 8008520:	f000 80a7 	beq.w	8008672 <_svfiprintf_r+0x1c6>
 8008524:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008526:	445a      	add	r2, fp
 8008528:	9209      	str	r2, [sp, #36]	@ 0x24
 800852a:	f89a 3000 	ldrb.w	r3, [sl]
 800852e:	2b00      	cmp	r3, #0
 8008530:	f000 809f 	beq.w	8008672 <_svfiprintf_r+0x1c6>
 8008534:	2300      	movs	r3, #0
 8008536:	f04f 32ff 	mov.w	r2, #4294967295
 800853a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800853e:	f10a 0a01 	add.w	sl, sl, #1
 8008542:	9304      	str	r3, [sp, #16]
 8008544:	9307      	str	r3, [sp, #28]
 8008546:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800854a:	931a      	str	r3, [sp, #104]	@ 0x68
 800854c:	4654      	mov	r4, sl
 800854e:	2205      	movs	r2, #5
 8008550:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008554:	484e      	ldr	r0, [pc, #312]	@ (8008690 <_svfiprintf_r+0x1e4>)
 8008556:	f7f7 fe8b 	bl	8000270 <memchr>
 800855a:	9a04      	ldr	r2, [sp, #16]
 800855c:	b9d8      	cbnz	r0, 8008596 <_svfiprintf_r+0xea>
 800855e:	06d0      	lsls	r0, r2, #27
 8008560:	bf44      	itt	mi
 8008562:	2320      	movmi	r3, #32
 8008564:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008568:	0711      	lsls	r1, r2, #28
 800856a:	bf44      	itt	mi
 800856c:	232b      	movmi	r3, #43	@ 0x2b
 800856e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008572:	f89a 3000 	ldrb.w	r3, [sl]
 8008576:	2b2a      	cmp	r3, #42	@ 0x2a
 8008578:	d015      	beq.n	80085a6 <_svfiprintf_r+0xfa>
 800857a:	9a07      	ldr	r2, [sp, #28]
 800857c:	4654      	mov	r4, sl
 800857e:	2000      	movs	r0, #0
 8008580:	f04f 0c0a 	mov.w	ip, #10
 8008584:	4621      	mov	r1, r4
 8008586:	f811 3b01 	ldrb.w	r3, [r1], #1
 800858a:	3b30      	subs	r3, #48	@ 0x30
 800858c:	2b09      	cmp	r3, #9
 800858e:	d94b      	bls.n	8008628 <_svfiprintf_r+0x17c>
 8008590:	b1b0      	cbz	r0, 80085c0 <_svfiprintf_r+0x114>
 8008592:	9207      	str	r2, [sp, #28]
 8008594:	e014      	b.n	80085c0 <_svfiprintf_r+0x114>
 8008596:	eba0 0308 	sub.w	r3, r0, r8
 800859a:	fa09 f303 	lsl.w	r3, r9, r3
 800859e:	4313      	orrs	r3, r2
 80085a0:	9304      	str	r3, [sp, #16]
 80085a2:	46a2      	mov	sl, r4
 80085a4:	e7d2      	b.n	800854c <_svfiprintf_r+0xa0>
 80085a6:	9b03      	ldr	r3, [sp, #12]
 80085a8:	1d19      	adds	r1, r3, #4
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	9103      	str	r1, [sp, #12]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	bfbb      	ittet	lt
 80085b2:	425b      	neglt	r3, r3
 80085b4:	f042 0202 	orrlt.w	r2, r2, #2
 80085b8:	9307      	strge	r3, [sp, #28]
 80085ba:	9307      	strlt	r3, [sp, #28]
 80085bc:	bfb8      	it	lt
 80085be:	9204      	strlt	r2, [sp, #16]
 80085c0:	7823      	ldrb	r3, [r4, #0]
 80085c2:	2b2e      	cmp	r3, #46	@ 0x2e
 80085c4:	d10a      	bne.n	80085dc <_svfiprintf_r+0x130>
 80085c6:	7863      	ldrb	r3, [r4, #1]
 80085c8:	2b2a      	cmp	r3, #42	@ 0x2a
 80085ca:	d132      	bne.n	8008632 <_svfiprintf_r+0x186>
 80085cc:	9b03      	ldr	r3, [sp, #12]
 80085ce:	1d1a      	adds	r2, r3, #4
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	9203      	str	r2, [sp, #12]
 80085d4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80085d8:	3402      	adds	r4, #2
 80085da:	9305      	str	r3, [sp, #20]
 80085dc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80086a0 <_svfiprintf_r+0x1f4>
 80085e0:	7821      	ldrb	r1, [r4, #0]
 80085e2:	2203      	movs	r2, #3
 80085e4:	4650      	mov	r0, sl
 80085e6:	f7f7 fe43 	bl	8000270 <memchr>
 80085ea:	b138      	cbz	r0, 80085fc <_svfiprintf_r+0x150>
 80085ec:	9b04      	ldr	r3, [sp, #16]
 80085ee:	eba0 000a 	sub.w	r0, r0, sl
 80085f2:	2240      	movs	r2, #64	@ 0x40
 80085f4:	4082      	lsls	r2, r0
 80085f6:	4313      	orrs	r3, r2
 80085f8:	3401      	adds	r4, #1
 80085fa:	9304      	str	r3, [sp, #16]
 80085fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008600:	4824      	ldr	r0, [pc, #144]	@ (8008694 <_svfiprintf_r+0x1e8>)
 8008602:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008606:	2206      	movs	r2, #6
 8008608:	f7f7 fe32 	bl	8000270 <memchr>
 800860c:	2800      	cmp	r0, #0
 800860e:	d036      	beq.n	800867e <_svfiprintf_r+0x1d2>
 8008610:	4b21      	ldr	r3, [pc, #132]	@ (8008698 <_svfiprintf_r+0x1ec>)
 8008612:	bb1b      	cbnz	r3, 800865c <_svfiprintf_r+0x1b0>
 8008614:	9b03      	ldr	r3, [sp, #12]
 8008616:	3307      	adds	r3, #7
 8008618:	f023 0307 	bic.w	r3, r3, #7
 800861c:	3308      	adds	r3, #8
 800861e:	9303      	str	r3, [sp, #12]
 8008620:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008622:	4433      	add	r3, r6
 8008624:	9309      	str	r3, [sp, #36]	@ 0x24
 8008626:	e76a      	b.n	80084fe <_svfiprintf_r+0x52>
 8008628:	fb0c 3202 	mla	r2, ip, r2, r3
 800862c:	460c      	mov	r4, r1
 800862e:	2001      	movs	r0, #1
 8008630:	e7a8      	b.n	8008584 <_svfiprintf_r+0xd8>
 8008632:	2300      	movs	r3, #0
 8008634:	3401      	adds	r4, #1
 8008636:	9305      	str	r3, [sp, #20]
 8008638:	4619      	mov	r1, r3
 800863a:	f04f 0c0a 	mov.w	ip, #10
 800863e:	4620      	mov	r0, r4
 8008640:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008644:	3a30      	subs	r2, #48	@ 0x30
 8008646:	2a09      	cmp	r2, #9
 8008648:	d903      	bls.n	8008652 <_svfiprintf_r+0x1a6>
 800864a:	2b00      	cmp	r3, #0
 800864c:	d0c6      	beq.n	80085dc <_svfiprintf_r+0x130>
 800864e:	9105      	str	r1, [sp, #20]
 8008650:	e7c4      	b.n	80085dc <_svfiprintf_r+0x130>
 8008652:	fb0c 2101 	mla	r1, ip, r1, r2
 8008656:	4604      	mov	r4, r0
 8008658:	2301      	movs	r3, #1
 800865a:	e7f0      	b.n	800863e <_svfiprintf_r+0x192>
 800865c:	ab03      	add	r3, sp, #12
 800865e:	9300      	str	r3, [sp, #0]
 8008660:	462a      	mov	r2, r5
 8008662:	4b0e      	ldr	r3, [pc, #56]	@ (800869c <_svfiprintf_r+0x1f0>)
 8008664:	a904      	add	r1, sp, #16
 8008666:	4638      	mov	r0, r7
 8008668:	f3af 8000 	nop.w
 800866c:	1c42      	adds	r2, r0, #1
 800866e:	4606      	mov	r6, r0
 8008670:	d1d6      	bne.n	8008620 <_svfiprintf_r+0x174>
 8008672:	89ab      	ldrh	r3, [r5, #12]
 8008674:	065b      	lsls	r3, r3, #25
 8008676:	f53f af2d 	bmi.w	80084d4 <_svfiprintf_r+0x28>
 800867a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800867c:	e72c      	b.n	80084d8 <_svfiprintf_r+0x2c>
 800867e:	ab03      	add	r3, sp, #12
 8008680:	9300      	str	r3, [sp, #0]
 8008682:	462a      	mov	r2, r5
 8008684:	4b05      	ldr	r3, [pc, #20]	@ (800869c <_svfiprintf_r+0x1f0>)
 8008686:	a904      	add	r1, sp, #16
 8008688:	4638      	mov	r0, r7
 800868a:	f000 f879 	bl	8008780 <_printf_i>
 800868e:	e7ed      	b.n	800866c <_svfiprintf_r+0x1c0>
 8008690:	08008fe8 	.word	0x08008fe8
 8008694:	08008ff2 	.word	0x08008ff2
 8008698:	00000000 	.word	0x00000000
 800869c:	080083f5 	.word	0x080083f5
 80086a0:	08008fee 	.word	0x08008fee

080086a4 <_printf_common>:
 80086a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086a8:	4616      	mov	r6, r2
 80086aa:	4698      	mov	r8, r3
 80086ac:	688a      	ldr	r2, [r1, #8]
 80086ae:	690b      	ldr	r3, [r1, #16]
 80086b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80086b4:	4293      	cmp	r3, r2
 80086b6:	bfb8      	it	lt
 80086b8:	4613      	movlt	r3, r2
 80086ba:	6033      	str	r3, [r6, #0]
 80086bc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80086c0:	4607      	mov	r7, r0
 80086c2:	460c      	mov	r4, r1
 80086c4:	b10a      	cbz	r2, 80086ca <_printf_common+0x26>
 80086c6:	3301      	adds	r3, #1
 80086c8:	6033      	str	r3, [r6, #0]
 80086ca:	6823      	ldr	r3, [r4, #0]
 80086cc:	0699      	lsls	r1, r3, #26
 80086ce:	bf42      	ittt	mi
 80086d0:	6833      	ldrmi	r3, [r6, #0]
 80086d2:	3302      	addmi	r3, #2
 80086d4:	6033      	strmi	r3, [r6, #0]
 80086d6:	6825      	ldr	r5, [r4, #0]
 80086d8:	f015 0506 	ands.w	r5, r5, #6
 80086dc:	d106      	bne.n	80086ec <_printf_common+0x48>
 80086de:	f104 0a19 	add.w	sl, r4, #25
 80086e2:	68e3      	ldr	r3, [r4, #12]
 80086e4:	6832      	ldr	r2, [r6, #0]
 80086e6:	1a9b      	subs	r3, r3, r2
 80086e8:	42ab      	cmp	r3, r5
 80086ea:	dc26      	bgt.n	800873a <_printf_common+0x96>
 80086ec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80086f0:	6822      	ldr	r2, [r4, #0]
 80086f2:	3b00      	subs	r3, #0
 80086f4:	bf18      	it	ne
 80086f6:	2301      	movne	r3, #1
 80086f8:	0692      	lsls	r2, r2, #26
 80086fa:	d42b      	bmi.n	8008754 <_printf_common+0xb0>
 80086fc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008700:	4641      	mov	r1, r8
 8008702:	4638      	mov	r0, r7
 8008704:	47c8      	blx	r9
 8008706:	3001      	adds	r0, #1
 8008708:	d01e      	beq.n	8008748 <_printf_common+0xa4>
 800870a:	6823      	ldr	r3, [r4, #0]
 800870c:	6922      	ldr	r2, [r4, #16]
 800870e:	f003 0306 	and.w	r3, r3, #6
 8008712:	2b04      	cmp	r3, #4
 8008714:	bf02      	ittt	eq
 8008716:	68e5      	ldreq	r5, [r4, #12]
 8008718:	6833      	ldreq	r3, [r6, #0]
 800871a:	1aed      	subeq	r5, r5, r3
 800871c:	68a3      	ldr	r3, [r4, #8]
 800871e:	bf0c      	ite	eq
 8008720:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008724:	2500      	movne	r5, #0
 8008726:	4293      	cmp	r3, r2
 8008728:	bfc4      	itt	gt
 800872a:	1a9b      	subgt	r3, r3, r2
 800872c:	18ed      	addgt	r5, r5, r3
 800872e:	2600      	movs	r6, #0
 8008730:	341a      	adds	r4, #26
 8008732:	42b5      	cmp	r5, r6
 8008734:	d11a      	bne.n	800876c <_printf_common+0xc8>
 8008736:	2000      	movs	r0, #0
 8008738:	e008      	b.n	800874c <_printf_common+0xa8>
 800873a:	2301      	movs	r3, #1
 800873c:	4652      	mov	r2, sl
 800873e:	4641      	mov	r1, r8
 8008740:	4638      	mov	r0, r7
 8008742:	47c8      	blx	r9
 8008744:	3001      	adds	r0, #1
 8008746:	d103      	bne.n	8008750 <_printf_common+0xac>
 8008748:	f04f 30ff 	mov.w	r0, #4294967295
 800874c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008750:	3501      	adds	r5, #1
 8008752:	e7c6      	b.n	80086e2 <_printf_common+0x3e>
 8008754:	18e1      	adds	r1, r4, r3
 8008756:	1c5a      	adds	r2, r3, #1
 8008758:	2030      	movs	r0, #48	@ 0x30
 800875a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800875e:	4422      	add	r2, r4
 8008760:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008764:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008768:	3302      	adds	r3, #2
 800876a:	e7c7      	b.n	80086fc <_printf_common+0x58>
 800876c:	2301      	movs	r3, #1
 800876e:	4622      	mov	r2, r4
 8008770:	4641      	mov	r1, r8
 8008772:	4638      	mov	r0, r7
 8008774:	47c8      	blx	r9
 8008776:	3001      	adds	r0, #1
 8008778:	d0e6      	beq.n	8008748 <_printf_common+0xa4>
 800877a:	3601      	adds	r6, #1
 800877c:	e7d9      	b.n	8008732 <_printf_common+0x8e>
	...

08008780 <_printf_i>:
 8008780:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008784:	7e0f      	ldrb	r7, [r1, #24]
 8008786:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008788:	2f78      	cmp	r7, #120	@ 0x78
 800878a:	4691      	mov	r9, r2
 800878c:	4680      	mov	r8, r0
 800878e:	460c      	mov	r4, r1
 8008790:	469a      	mov	sl, r3
 8008792:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008796:	d807      	bhi.n	80087a8 <_printf_i+0x28>
 8008798:	2f62      	cmp	r7, #98	@ 0x62
 800879a:	d80a      	bhi.n	80087b2 <_printf_i+0x32>
 800879c:	2f00      	cmp	r7, #0
 800879e:	f000 80d1 	beq.w	8008944 <_printf_i+0x1c4>
 80087a2:	2f58      	cmp	r7, #88	@ 0x58
 80087a4:	f000 80b8 	beq.w	8008918 <_printf_i+0x198>
 80087a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80087ac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80087b0:	e03a      	b.n	8008828 <_printf_i+0xa8>
 80087b2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80087b6:	2b15      	cmp	r3, #21
 80087b8:	d8f6      	bhi.n	80087a8 <_printf_i+0x28>
 80087ba:	a101      	add	r1, pc, #4	@ (adr r1, 80087c0 <_printf_i+0x40>)
 80087bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80087c0:	08008819 	.word	0x08008819
 80087c4:	0800882d 	.word	0x0800882d
 80087c8:	080087a9 	.word	0x080087a9
 80087cc:	080087a9 	.word	0x080087a9
 80087d0:	080087a9 	.word	0x080087a9
 80087d4:	080087a9 	.word	0x080087a9
 80087d8:	0800882d 	.word	0x0800882d
 80087dc:	080087a9 	.word	0x080087a9
 80087e0:	080087a9 	.word	0x080087a9
 80087e4:	080087a9 	.word	0x080087a9
 80087e8:	080087a9 	.word	0x080087a9
 80087ec:	0800892b 	.word	0x0800892b
 80087f0:	08008857 	.word	0x08008857
 80087f4:	080088e5 	.word	0x080088e5
 80087f8:	080087a9 	.word	0x080087a9
 80087fc:	080087a9 	.word	0x080087a9
 8008800:	0800894d 	.word	0x0800894d
 8008804:	080087a9 	.word	0x080087a9
 8008808:	08008857 	.word	0x08008857
 800880c:	080087a9 	.word	0x080087a9
 8008810:	080087a9 	.word	0x080087a9
 8008814:	080088ed 	.word	0x080088ed
 8008818:	6833      	ldr	r3, [r6, #0]
 800881a:	1d1a      	adds	r2, r3, #4
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	6032      	str	r2, [r6, #0]
 8008820:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008824:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008828:	2301      	movs	r3, #1
 800882a:	e09c      	b.n	8008966 <_printf_i+0x1e6>
 800882c:	6833      	ldr	r3, [r6, #0]
 800882e:	6820      	ldr	r0, [r4, #0]
 8008830:	1d19      	adds	r1, r3, #4
 8008832:	6031      	str	r1, [r6, #0]
 8008834:	0606      	lsls	r6, r0, #24
 8008836:	d501      	bpl.n	800883c <_printf_i+0xbc>
 8008838:	681d      	ldr	r5, [r3, #0]
 800883a:	e003      	b.n	8008844 <_printf_i+0xc4>
 800883c:	0645      	lsls	r5, r0, #25
 800883e:	d5fb      	bpl.n	8008838 <_printf_i+0xb8>
 8008840:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008844:	2d00      	cmp	r5, #0
 8008846:	da03      	bge.n	8008850 <_printf_i+0xd0>
 8008848:	232d      	movs	r3, #45	@ 0x2d
 800884a:	426d      	negs	r5, r5
 800884c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008850:	4858      	ldr	r0, [pc, #352]	@ (80089b4 <_printf_i+0x234>)
 8008852:	230a      	movs	r3, #10
 8008854:	e011      	b.n	800887a <_printf_i+0xfa>
 8008856:	6821      	ldr	r1, [r4, #0]
 8008858:	6833      	ldr	r3, [r6, #0]
 800885a:	0608      	lsls	r0, r1, #24
 800885c:	f853 5b04 	ldr.w	r5, [r3], #4
 8008860:	d402      	bmi.n	8008868 <_printf_i+0xe8>
 8008862:	0649      	lsls	r1, r1, #25
 8008864:	bf48      	it	mi
 8008866:	b2ad      	uxthmi	r5, r5
 8008868:	2f6f      	cmp	r7, #111	@ 0x6f
 800886a:	4852      	ldr	r0, [pc, #328]	@ (80089b4 <_printf_i+0x234>)
 800886c:	6033      	str	r3, [r6, #0]
 800886e:	bf14      	ite	ne
 8008870:	230a      	movne	r3, #10
 8008872:	2308      	moveq	r3, #8
 8008874:	2100      	movs	r1, #0
 8008876:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800887a:	6866      	ldr	r6, [r4, #4]
 800887c:	60a6      	str	r6, [r4, #8]
 800887e:	2e00      	cmp	r6, #0
 8008880:	db05      	blt.n	800888e <_printf_i+0x10e>
 8008882:	6821      	ldr	r1, [r4, #0]
 8008884:	432e      	orrs	r6, r5
 8008886:	f021 0104 	bic.w	r1, r1, #4
 800888a:	6021      	str	r1, [r4, #0]
 800888c:	d04b      	beq.n	8008926 <_printf_i+0x1a6>
 800888e:	4616      	mov	r6, r2
 8008890:	fbb5 f1f3 	udiv	r1, r5, r3
 8008894:	fb03 5711 	mls	r7, r3, r1, r5
 8008898:	5dc7      	ldrb	r7, [r0, r7]
 800889a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800889e:	462f      	mov	r7, r5
 80088a0:	42bb      	cmp	r3, r7
 80088a2:	460d      	mov	r5, r1
 80088a4:	d9f4      	bls.n	8008890 <_printf_i+0x110>
 80088a6:	2b08      	cmp	r3, #8
 80088a8:	d10b      	bne.n	80088c2 <_printf_i+0x142>
 80088aa:	6823      	ldr	r3, [r4, #0]
 80088ac:	07df      	lsls	r7, r3, #31
 80088ae:	d508      	bpl.n	80088c2 <_printf_i+0x142>
 80088b0:	6923      	ldr	r3, [r4, #16]
 80088b2:	6861      	ldr	r1, [r4, #4]
 80088b4:	4299      	cmp	r1, r3
 80088b6:	bfde      	ittt	le
 80088b8:	2330      	movle	r3, #48	@ 0x30
 80088ba:	f806 3c01 	strble.w	r3, [r6, #-1]
 80088be:	f106 36ff 	addle.w	r6, r6, #4294967295
 80088c2:	1b92      	subs	r2, r2, r6
 80088c4:	6122      	str	r2, [r4, #16]
 80088c6:	f8cd a000 	str.w	sl, [sp]
 80088ca:	464b      	mov	r3, r9
 80088cc:	aa03      	add	r2, sp, #12
 80088ce:	4621      	mov	r1, r4
 80088d0:	4640      	mov	r0, r8
 80088d2:	f7ff fee7 	bl	80086a4 <_printf_common>
 80088d6:	3001      	adds	r0, #1
 80088d8:	d14a      	bne.n	8008970 <_printf_i+0x1f0>
 80088da:	f04f 30ff 	mov.w	r0, #4294967295
 80088de:	b004      	add	sp, #16
 80088e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088e4:	6823      	ldr	r3, [r4, #0]
 80088e6:	f043 0320 	orr.w	r3, r3, #32
 80088ea:	6023      	str	r3, [r4, #0]
 80088ec:	4832      	ldr	r0, [pc, #200]	@ (80089b8 <_printf_i+0x238>)
 80088ee:	2778      	movs	r7, #120	@ 0x78
 80088f0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80088f4:	6823      	ldr	r3, [r4, #0]
 80088f6:	6831      	ldr	r1, [r6, #0]
 80088f8:	061f      	lsls	r7, r3, #24
 80088fa:	f851 5b04 	ldr.w	r5, [r1], #4
 80088fe:	d402      	bmi.n	8008906 <_printf_i+0x186>
 8008900:	065f      	lsls	r7, r3, #25
 8008902:	bf48      	it	mi
 8008904:	b2ad      	uxthmi	r5, r5
 8008906:	6031      	str	r1, [r6, #0]
 8008908:	07d9      	lsls	r1, r3, #31
 800890a:	bf44      	itt	mi
 800890c:	f043 0320 	orrmi.w	r3, r3, #32
 8008910:	6023      	strmi	r3, [r4, #0]
 8008912:	b11d      	cbz	r5, 800891c <_printf_i+0x19c>
 8008914:	2310      	movs	r3, #16
 8008916:	e7ad      	b.n	8008874 <_printf_i+0xf4>
 8008918:	4826      	ldr	r0, [pc, #152]	@ (80089b4 <_printf_i+0x234>)
 800891a:	e7e9      	b.n	80088f0 <_printf_i+0x170>
 800891c:	6823      	ldr	r3, [r4, #0]
 800891e:	f023 0320 	bic.w	r3, r3, #32
 8008922:	6023      	str	r3, [r4, #0]
 8008924:	e7f6      	b.n	8008914 <_printf_i+0x194>
 8008926:	4616      	mov	r6, r2
 8008928:	e7bd      	b.n	80088a6 <_printf_i+0x126>
 800892a:	6833      	ldr	r3, [r6, #0]
 800892c:	6825      	ldr	r5, [r4, #0]
 800892e:	6961      	ldr	r1, [r4, #20]
 8008930:	1d18      	adds	r0, r3, #4
 8008932:	6030      	str	r0, [r6, #0]
 8008934:	062e      	lsls	r6, r5, #24
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	d501      	bpl.n	800893e <_printf_i+0x1be>
 800893a:	6019      	str	r1, [r3, #0]
 800893c:	e002      	b.n	8008944 <_printf_i+0x1c4>
 800893e:	0668      	lsls	r0, r5, #25
 8008940:	d5fb      	bpl.n	800893a <_printf_i+0x1ba>
 8008942:	8019      	strh	r1, [r3, #0]
 8008944:	2300      	movs	r3, #0
 8008946:	6123      	str	r3, [r4, #16]
 8008948:	4616      	mov	r6, r2
 800894a:	e7bc      	b.n	80088c6 <_printf_i+0x146>
 800894c:	6833      	ldr	r3, [r6, #0]
 800894e:	1d1a      	adds	r2, r3, #4
 8008950:	6032      	str	r2, [r6, #0]
 8008952:	681e      	ldr	r6, [r3, #0]
 8008954:	6862      	ldr	r2, [r4, #4]
 8008956:	2100      	movs	r1, #0
 8008958:	4630      	mov	r0, r6
 800895a:	f7f7 fc89 	bl	8000270 <memchr>
 800895e:	b108      	cbz	r0, 8008964 <_printf_i+0x1e4>
 8008960:	1b80      	subs	r0, r0, r6
 8008962:	6060      	str	r0, [r4, #4]
 8008964:	6863      	ldr	r3, [r4, #4]
 8008966:	6123      	str	r3, [r4, #16]
 8008968:	2300      	movs	r3, #0
 800896a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800896e:	e7aa      	b.n	80088c6 <_printf_i+0x146>
 8008970:	6923      	ldr	r3, [r4, #16]
 8008972:	4632      	mov	r2, r6
 8008974:	4649      	mov	r1, r9
 8008976:	4640      	mov	r0, r8
 8008978:	47d0      	blx	sl
 800897a:	3001      	adds	r0, #1
 800897c:	d0ad      	beq.n	80088da <_printf_i+0x15a>
 800897e:	6823      	ldr	r3, [r4, #0]
 8008980:	079b      	lsls	r3, r3, #30
 8008982:	d413      	bmi.n	80089ac <_printf_i+0x22c>
 8008984:	68e0      	ldr	r0, [r4, #12]
 8008986:	9b03      	ldr	r3, [sp, #12]
 8008988:	4298      	cmp	r0, r3
 800898a:	bfb8      	it	lt
 800898c:	4618      	movlt	r0, r3
 800898e:	e7a6      	b.n	80088de <_printf_i+0x15e>
 8008990:	2301      	movs	r3, #1
 8008992:	4632      	mov	r2, r6
 8008994:	4649      	mov	r1, r9
 8008996:	4640      	mov	r0, r8
 8008998:	47d0      	blx	sl
 800899a:	3001      	adds	r0, #1
 800899c:	d09d      	beq.n	80088da <_printf_i+0x15a>
 800899e:	3501      	adds	r5, #1
 80089a0:	68e3      	ldr	r3, [r4, #12]
 80089a2:	9903      	ldr	r1, [sp, #12]
 80089a4:	1a5b      	subs	r3, r3, r1
 80089a6:	42ab      	cmp	r3, r5
 80089a8:	dcf2      	bgt.n	8008990 <_printf_i+0x210>
 80089aa:	e7eb      	b.n	8008984 <_printf_i+0x204>
 80089ac:	2500      	movs	r5, #0
 80089ae:	f104 0619 	add.w	r6, r4, #25
 80089b2:	e7f5      	b.n	80089a0 <_printf_i+0x220>
 80089b4:	08008ff9 	.word	0x08008ff9
 80089b8:	0800900a 	.word	0x0800900a

080089bc <memmove>:
 80089bc:	4288      	cmp	r0, r1
 80089be:	b510      	push	{r4, lr}
 80089c0:	eb01 0402 	add.w	r4, r1, r2
 80089c4:	d902      	bls.n	80089cc <memmove+0x10>
 80089c6:	4284      	cmp	r4, r0
 80089c8:	4623      	mov	r3, r4
 80089ca:	d807      	bhi.n	80089dc <memmove+0x20>
 80089cc:	1e43      	subs	r3, r0, #1
 80089ce:	42a1      	cmp	r1, r4
 80089d0:	d008      	beq.n	80089e4 <memmove+0x28>
 80089d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80089d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80089da:	e7f8      	b.n	80089ce <memmove+0x12>
 80089dc:	4402      	add	r2, r0
 80089de:	4601      	mov	r1, r0
 80089e0:	428a      	cmp	r2, r1
 80089e2:	d100      	bne.n	80089e6 <memmove+0x2a>
 80089e4:	bd10      	pop	{r4, pc}
 80089e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80089ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80089ee:	e7f7      	b.n	80089e0 <memmove+0x24>

080089f0 <_sbrk_r>:
 80089f0:	b538      	push	{r3, r4, r5, lr}
 80089f2:	4d06      	ldr	r5, [pc, #24]	@ (8008a0c <_sbrk_r+0x1c>)
 80089f4:	2300      	movs	r3, #0
 80089f6:	4604      	mov	r4, r0
 80089f8:	4608      	mov	r0, r1
 80089fa:	602b      	str	r3, [r5, #0]
 80089fc:	f7f9 fdce 	bl	800259c <_sbrk>
 8008a00:	1c43      	adds	r3, r0, #1
 8008a02:	d102      	bne.n	8008a0a <_sbrk_r+0x1a>
 8008a04:	682b      	ldr	r3, [r5, #0]
 8008a06:	b103      	cbz	r3, 8008a0a <_sbrk_r+0x1a>
 8008a08:	6023      	str	r3, [r4, #0]
 8008a0a:	bd38      	pop	{r3, r4, r5, pc}
 8008a0c:	20000548 	.word	0x20000548

08008a10 <memcpy>:
 8008a10:	440a      	add	r2, r1
 8008a12:	4291      	cmp	r1, r2
 8008a14:	f100 33ff 	add.w	r3, r0, #4294967295
 8008a18:	d100      	bne.n	8008a1c <memcpy+0xc>
 8008a1a:	4770      	bx	lr
 8008a1c:	b510      	push	{r4, lr}
 8008a1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a22:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008a26:	4291      	cmp	r1, r2
 8008a28:	d1f9      	bne.n	8008a1e <memcpy+0xe>
 8008a2a:	bd10      	pop	{r4, pc}

08008a2c <_realloc_r>:
 8008a2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a30:	4607      	mov	r7, r0
 8008a32:	4614      	mov	r4, r2
 8008a34:	460d      	mov	r5, r1
 8008a36:	b921      	cbnz	r1, 8008a42 <_realloc_r+0x16>
 8008a38:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a3c:	4611      	mov	r1, r2
 8008a3e:	f7ff bc4d 	b.w	80082dc <_malloc_r>
 8008a42:	b92a      	cbnz	r2, 8008a50 <_realloc_r+0x24>
 8008a44:	f7ff fbde 	bl	8008204 <_free_r>
 8008a48:	4625      	mov	r5, r4
 8008a4a:	4628      	mov	r0, r5
 8008a4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a50:	f000 f81a 	bl	8008a88 <_malloc_usable_size_r>
 8008a54:	4284      	cmp	r4, r0
 8008a56:	4606      	mov	r6, r0
 8008a58:	d802      	bhi.n	8008a60 <_realloc_r+0x34>
 8008a5a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008a5e:	d8f4      	bhi.n	8008a4a <_realloc_r+0x1e>
 8008a60:	4621      	mov	r1, r4
 8008a62:	4638      	mov	r0, r7
 8008a64:	f7ff fc3a 	bl	80082dc <_malloc_r>
 8008a68:	4680      	mov	r8, r0
 8008a6a:	b908      	cbnz	r0, 8008a70 <_realloc_r+0x44>
 8008a6c:	4645      	mov	r5, r8
 8008a6e:	e7ec      	b.n	8008a4a <_realloc_r+0x1e>
 8008a70:	42b4      	cmp	r4, r6
 8008a72:	4622      	mov	r2, r4
 8008a74:	4629      	mov	r1, r5
 8008a76:	bf28      	it	cs
 8008a78:	4632      	movcs	r2, r6
 8008a7a:	f7ff ffc9 	bl	8008a10 <memcpy>
 8008a7e:	4629      	mov	r1, r5
 8008a80:	4638      	mov	r0, r7
 8008a82:	f7ff fbbf 	bl	8008204 <_free_r>
 8008a86:	e7f1      	b.n	8008a6c <_realloc_r+0x40>

08008a88 <_malloc_usable_size_r>:
 8008a88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a8c:	1f18      	subs	r0, r3, #4
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	bfbc      	itt	lt
 8008a92:	580b      	ldrlt	r3, [r1, r0]
 8008a94:	18c0      	addlt	r0, r0, r3
 8008a96:	4770      	bx	lr

08008a98 <_init>:
 8008a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a9a:	bf00      	nop
 8008a9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a9e:	bc08      	pop	{r3}
 8008aa0:	469e      	mov	lr, r3
 8008aa2:	4770      	bx	lr

08008aa4 <_fini>:
 8008aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008aa6:	bf00      	nop
 8008aa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008aaa:	bc08      	pop	{r3}
 8008aac:	469e      	mov	lr, r3
 8008aae:	4770      	bx	lr
