=====================  add2n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 9 new AND gates.
[LOG] Final size before ABC: 26 AND gates.
[LOG] Final size after ABC: 9 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.004705 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.005158 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 9 new AND gates.
[LOG] Final size before ABC: 24 AND gates.
[LOG] Final size after ABC: 9 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.003994 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.004347 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 72 new AND gates.
[LOG] Final size before ABC: 151 AND gates.
[LOG] Final size after ABC: 70 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.02104 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.02151 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 145 8 2 1 133
=====================  add4y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 27 new AND gates.
[LOG] Final size before ABC: 95 AND gates.
[LOG] Final size after ABC: 25 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.016207 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.016632 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 84 8 2 1 72
=====================  add6n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 147 new AND gates.
[LOG] Final size before ABC: 291 AND gates.
[LOG] Final size after ABC: 144 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.058308 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.058872 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.51 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 263 12 2 1 246
=====================  add6y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 44 new AND gates.
[LOG] Final size before ABC: 151 AND gates.
[LOG] Final size after ABC: 41 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.038251 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.03875 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 134 12 2 1 117
=====================  add8n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 209 new AND gates.
[LOG] Final size before ABC: 431 AND gates.
[LOG] Final size after ABC: 206 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.108863 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.109521 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.85 sec (Real time) / 0.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 369 16 2 1 346
=====================  add8y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 62 new AND gates.
[LOG] Final size before ABC: 215 AND gates.
[LOG] Final size after ABC: 57 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.069944 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.070517 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.65 sec (Real time) / 0.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 184 16 2 1 163
=====================  add10n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 267 new AND gates.
[LOG] Final size before ABC: 571 AND gates.
[LOG] Final size after ABC: 263 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 2
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.187962 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.188695 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.97 sec (Real time) / 1.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 470 20 2 1 442
=====================  add10y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 80 new AND gates.
[LOG] Final size before ABC: 279 AND gates.
[LOG] Final size after ABC: 73 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.118321 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.118958 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.91 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 234 20 2 1 209
=====================  add12n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 318 new AND gates.
[LOG] Final size before ABC: 711 AND gates.
[LOG] Final size after ABC: 313 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.280625 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.281495 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.95 sec (Real time) / 1.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 564 24 2 1 531
=====================  add12y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 98 new AND gates.
[LOG] Final size before ABC: 343 AND gates.
[LOG] Final size after ABC: 89 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.166907 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.167723 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.22 sec (Real time) / 0.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 284 24 2 1 255
=====================  add14n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 379 new AND gates.
[LOG] Final size before ABC: 851 AND gates.
[LOG] Final size after ABC: 374 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 2
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.382076 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Overall execution time: 0.383098 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.57 sec (Real time) / 2.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 295 42 2 1 251
Raw AIGER output size: aag 669 28 2 1 630
=====================  add14y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 116 new AND gates.
[LOG] Final size before ABC: 407 AND gates.
[LOG] Final size after ABC: 105 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.229517 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.230403 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.63 sec (Real time) / 1.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 229 42 2 1 185
Raw AIGER output size: aag 334 28 2 1 301
=====================  add16n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 437 new AND gates.
[LOG] Final size before ABC: 991 AND gates.
[LOG] Final size after ABC: 431 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 3
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.518495 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Overall execution time: 0.519602 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.40 sec (Real time) / 2.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 48 2 1 289
Raw AIGER output size: aag 770 32 2 1 726
=====================  add16y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 134 new AND gates.
[LOG] Final size before ABC: 471 AND gates.
[LOG] Final size after ABC: 121 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 2
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.310661 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.311686 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.16 sec (Real time) / 1.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 263 48 2 1 213
Raw AIGER output size: aag 384 32 2 1 347
=====================  add18n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 488 new AND gates.
[LOG] Final size before ABC: 1131 AND gates.
[LOG] Final size after ABC: 481 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 4
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.674384 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Overall execution time: 0.675569 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.33 sec (Real time) / 3.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 383 54 2 1 327
Raw AIGER output size: aag 864 36 2 1 815
=====================  add18y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 152 new AND gates.
[LOG] Final size before ABC: 535 AND gates.
[LOG] Final size after ABC: 137 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 3
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.394513 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Overall execution time: 0.395571 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.70 sec (Real time) / 2.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 54 2 1 241
Raw AIGER output size: aag 434 36 2 1 393
=====================  add20n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 549 new AND gates.
[LOG] Final size before ABC: 1271 AND gates.
[LOG] Final size after ABC: 542 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 6
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.842814 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Overall execution time: 0.844089 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.41 sec (Real time) / 4.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 60 2 1 365
Raw AIGER output size: aag 969 40 2 1 914
=====================  add20y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 170 new AND gates.
[LOG] Final size before ABC: 599 AND gates.
[LOG] Final size after ABC: 153 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 4
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.502393 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Overall execution time: 0.503591 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.07 sec (Real time) / 2.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 60 2 1 269
Raw AIGER output size: aag 484 40 2 1 439
=====================  cnt2n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 2 new AND gates.
[LOG] Final size before ABC: 5 AND gates.
[LOG] Final size after ABC: 2 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.002962 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.003398 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 37 1 3 1 32
=====================  cnt2y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 3 new AND gates.
[LOG] Final size before ABC: 4 AND gates.
[LOG] Final size after ABC: 3 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.002314 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.002725 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 19 1 3 1 14
=====================  cnt3n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 4 new AND gates.
[LOG] Final size before ABC: 7 AND gates.
[LOG] Final size after ABC: 4 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.003997 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.004569 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 55 1 4 1 49
=====================  cnt3y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 4 new AND gates.
[LOG] Final size before ABC: 6 AND gates.
[LOG] Final size after ABC: 4 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.002373 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.002798 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 27 1 4 1 21
=====================  cnt4n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 5 new AND gates.
[LOG] Final size before ABC: 9 AND gates.
[LOG] Final size after ABC: 5 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.004445 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.004943 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 72 1 5 1 65
=====================  cnt4y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 5 new AND gates.
[LOG] Final size before ABC: 8 AND gates.
[LOG] Final size after ABC: 5 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.002859 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.003289 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 35 1 5 1 28
=====================  cnt5n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 6 new AND gates.
[LOG] Final size before ABC: 11 AND gates.
[LOG] Final size after ABC: 6 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.005389 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.005918 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 89 1 6 1 81
=====================  cnt5y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 6 new AND gates.
[LOG] Final size before ABC: 10 AND gates.
[LOG] Final size after ABC: 6 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.003204 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.003705 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 43 1 6 1 35
=====================  cnt6n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 7 new AND gates.
[LOG] Final size before ABC: 13 AND gates.
[LOG] Final size after ABC: 7 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.006088 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.006643 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 106 1 7 1 97
=====================  cnt6y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 7 new AND gates.
[LOG] Final size before ABC: 12 AND gates.
[LOG] Final size after ABC: 7 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.003462 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.003933 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 51 1 7 1 42
=====================  cnt7n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 8 new AND gates.
[LOG] Final size before ABC: 15 AND gates.
[LOG] Final size after ABC: 8 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.006881 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.007492 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 123 1 8 1 113
=====================  cnt7y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 8 new AND gates.
[LOG] Final size before ABC: 14 AND gates.
[LOG] Final size after ABC: 8 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.00378 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.004285 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 59 1 8 1 49
=====================  cnt8n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 9 new AND gates.
[LOG] Final size before ABC: 17 AND gates.
[LOG] Final size after ABC: 9 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.007793 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.008449 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 140 1 9 1 129
=====================  cnt8y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 9 new AND gates.
[LOG] Final size before ABC: 16 AND gates.
[LOG] Final size after ABC: 9 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.004191 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.004718 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 67 1 9 1 56
=====================  cnt9n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 10 new AND gates.
[LOG] Final size before ABC: 19 AND gates.
[LOG] Final size after ABC: 10 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.008379 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.009064 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.54 sec (Real time) / 0.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 157 1 10 1 145
=====================  cnt9y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 10 new AND gates.
[LOG] Final size before ABC: 18 AND gates.
[LOG] Final size after ABC: 10 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.004698 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.005269 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.40 sec (Real time) / 0.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 75 1 10 1 63
=====================  cnt10n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 11 new AND gates.
[LOG] Final size before ABC: 21 AND gates.
[LOG] Final size after ABC: 11 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.010766 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.011504 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.01 sec (Real time) / 1.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 174 1 11 1 161
=====================  cnt10y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 11 new AND gates.
[LOG] Final size before ABC: 20 AND gates.
[LOG] Final size after ABC: 11 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.005331 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.005912 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.22 sec (Real time) / 1.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 83 1 11 1 70
=====================  cnt11n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 12 new AND gates.
[LOG] Final size before ABC: 23 AND gates.
[LOG] Final size after ABC: 12 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.009898 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.01067 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.94 sec (Real time) / 5.75 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 191 1 12 1 177
=====================  cnt11y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 12 new AND gates.
[LOG] Final size before ABC: 22 AND gates.
[LOG] Final size after ABC: 12 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.005369 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.006007 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.08 sec (Real time) / 3.91 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 91 1 12 1 77
=====================  cnt15n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 16 new AND gates.
[LOG] Final size before ABC: 31 AND gates.
[LOG] Final size after ABC: 16 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.012897 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.013814 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 800.67 sec (Real time) / 788.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 259 1 16 1 241
=====================  cnt15y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 16 new AND gates.
[LOG] Final size before ABC: 30 AND gates.
[LOG] Final size after ABC: 16 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.006515 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.007205 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 816.57 sec (Real time) / 800.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 123 1 16 1 105
=====================  cnt20n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 21 new AND gates.
[LOG] Final size before ABC: 41 AND gates.
[LOG] Final size after ABC: 21 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.017227 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.018337 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.20 sec (Real time) / 9923.20 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 344 1 21 1 321
=====================  cnt20y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 21 new AND gates.
[LOG] Final size before ABC: 40 AND gates.
[LOG] Final size after ABC: 21 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.008215 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.009021 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.21 sec (Real time) / 9909.71 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 163 1 21 1 140
=====================  cnt25n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 26 new AND gates.
[LOG] Final size before ABC: 51 AND gates.
[LOG] Final size after ABC: 26 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.021 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.02235 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 940.81 sec (Real time) / 928.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 429 1 26 1 401
=====================  cnt25y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 26 new AND gates.
[LOG] Final size before ABC: 50 AND gates.
[LOG] Final size after ABC: 26 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.009784 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.010642 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.35 sec (Real time) / 9926.98 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 203 1 26 1 175
=====================  cnt30n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 31 new AND gates.
[LOG] Final size before ABC: 61 AND gates.
[LOG] Final size after ABC: 31 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.02487 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.026429 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.23 sec (Real time) / 9935.19 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 514 1 31 1 481
=====================  cnt30y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 31 new AND gates.
[LOG] Final size before ABC: 60 AND gates.
[LOG] Final size after ABC: 31 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.011631 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.012604 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.37 sec (Real time) / 9916.30 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 243 1 31 1 210
=====================  mv2n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 1 new AND gates.
[LOG] Final size before ABC: 2 AND gates.
[LOG] Final size after ABC: 1 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.002608 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.00309 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 25 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 2 new AND gates.
[LOG] Final size before ABC: 3 AND gates.
[LOG] Final size after ABC: 2 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.002214 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.002628 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 20 1 3 1 15
=====================  mvs2n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 2 new AND gates.
[LOG] Final size before ABC: 5 AND gates.
[LOG] Final size after ABC: 2 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.002933 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.003376 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 33 1 3 1 28
=====================  mvs2y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 2 new AND gates.
[LOG] Final size before ABC: 3 AND gates.
[LOG] Final size after ABC: 2 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.00261 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.003125 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 17 1 3 1 12
=====================  mv4n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 8 new AND gates.
[LOG] Final size before ABC: 37 AND gates.
[LOG] Final size after ABC: 6 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.01631 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.016975 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 86 3 5 1 77
=====================  mv4y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 8 new AND gates.
[LOG] Final size before ABC: 59 AND gates.
[LOG] Final size after ABC: 5 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.014806 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.015433 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 57 3 5 1 49
=====================  mvs4n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 7 new AND gates.
[LOG] Final size before ABC: 24 AND gates.
[LOG] Final size after ABC: 6 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.013932 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.014592 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 75 3 5 1 65
=====================  mvs4y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 7 new AND gates.
[LOG] Final size before ABC: 16 AND gates.
[LOG] Final size after ABC: 6 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.009228 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.009936 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 43 3 5 1 33
=====================  mv8n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 45 new AND gates.
[LOG] Final size before ABC: 1050 AND gates.
[LOG] Final size after ABC: 43 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 2
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.249188 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.25002 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.84 sec (Real time) / 1.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 235 7 9 1 214
=====================  mv8y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 17 new AND gates.
[LOG] Final size before ABC: 295 AND gates.
[LOG] Final size after ABC: 12 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.090651 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.091301 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.76 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 132 7 9 1 114
=====================  mvs8n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 16 new AND gates.
[LOG] Final size before ABC: 317 AND gates.
[LOG] Final size after ABC: 12 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.11216 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.112858 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.90 sec (Real time) / 0.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 157 7 9 1 138
=====================  mvs8y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 17 new AND gates.
[LOG] Final size before ABC: 255 AND gates.
[LOG] Final size after ABC: 11 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.081581 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.082167 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.79 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 92 7 9 1 75
=====================  mv12n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 48 new AND gates.
[LOG] Final size before ABC: 27598 AND gates.
[LOG] Final size after ABC: 41 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 75
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 9.67418 sec CPU time.
[LOG] Relation determinization time: 80 sec real time.
[LOG] Overall execution time: 9.67522 sec CPU time.
[LOG] Overall execution time: 80 sec real time.
Synthesis time: 80.16 sec (Real time) / 70.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 345 11 13 1 317
=====================  mv12y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 30 new AND gates.
[LOG] Final size before ABC: 13120 AND gates.
[LOG] Final size after ABC: 24 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 35
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 4.80359 sec CPU time.
[LOG] Relation determinization time: 36 sec real time.
[LOG] Overall execution time: 4.80442 sec CPU time.
[LOG] Overall execution time: 36 sec real time.
Synthesis time: 36.09 sec (Real time) / 31.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 212 11 13 1 183
=====================  mvs12n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 25 new AND gates.
[LOG] Final size before ABC: 20550 AND gates.
[LOG] Final size after ABC: 18 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 59
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 8.05485 sec CPU time.
[LOG] Relation determinization time: 62 sec real time.
[LOG] Overall execution time: 8.05573 sec CPU time.
[LOG] Overall execution time: 62 sec real time.
Synthesis time: 61.64 sec (Real time) / 53.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 239 11 13 1 211
=====================  mvs12y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 12 new AND gates.
[LOG] Final size before ABC: 8632 AND gates.
[LOG] Final size after ABC: 2 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 27
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 3.52761 sec CPU time.
[LOG] Relation determinization time: 27 sec real time.
[LOG] Overall execution time: 3.52889 sec CPU time.
[LOG] Overall execution time: 27 sec real time.
Synthesis time: 27.46 sec (Real time) / 23.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 127 11 13 1 102
=====================  mv16n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 80 new AND gates.
[LOG] Final size before ABC: 183988 AND gates.
[LOG] Final size after ABC: 73 AND gates.
[LOG] Time for optimizing final circuit with ABC: 4 seconds.
[LOG] Total Interpolation Time: 928
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 75.9691 sec CPU time.
[LOG] Relation determinization time: 944 sec real time.
[LOG] Overall execution time: 75.9706 sec CPU time.
[LOG] Overall execution time: 944 sec real time.
Synthesis time: 944.02 sec (Real time) / 879.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 489 15 17 1 449
=====================  mv16y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 9905 new AND gates.
[LOG] Final size before ABC: 321422 AND gates.
[LOG] Final size after ABC: 9901 AND gates.
[LOG] Time for optimizing final circuit with ABC: 5 seconds.
[LOG] Total Interpolation Time: 3240
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 140.152 sec CPU time.
[LOG] Relation determinization time: 3267 sec real time.
[LOG] Overall execution time: 140.154 sec CPU time.
[LOG] Overall execution time: 3267 sec real time.
Synthesis time: 3266.89 sec (Real time) / 3140.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.36 sec (Real time) / 2.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 10157 15 17 1 10114
=====================  mvs16n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 928 new AND gates.
[LOG] Final size before ABC: 297691 AND gates.
[LOG] Final size after ABC: 920 AND gates.
[LOG] Time for optimizing final circuit with ABC: 13 seconds.
[LOG] Total Interpolation Time: 4406
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 150.616 sec CPU time.
[LOG] Relation determinization time: 4443 sec real time.
[LOG] Overall execution time: 150.617 sec CPU time.
[LOG] Overall execution time: 4443 sec real time.
Synthesis time: 4443.33 sec (Real time) / 4303.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 1217 15 17 1 1178
=====================  mvs16y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 16 new AND gates.
[LOG] Final size before ABC: 365442 AND gates.
[LOG] Final size after ABC: 3 AND gates.
[LOG] Time for optimizing final circuit with ABC: 13 seconds.
[LOG] Total Interpolation Time: 5199
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 218.816 sec CPU time.
[LOG] Relation determinization time: 5250 sec real time.
[LOG] Overall execution time: 218.818 sec CPU time.
[LOG] Overall execution time: 5250 sec real time.
Synthesis time: 5250.16 sec (Real time) / 5050.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 172 15 17 1 138
=====================  mvs18n.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 14211.28 sec (Real time) / 14042.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mvs18y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 19443.43 sec (Real time) / 19242.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mv20n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 96 new AND gates.
[LOG] Final size before ABC: 172651 AND gates.
[LOG] Final size after ABC: 81 AND gates.
[LOG] Time for optimizing final circuit with ABC: 2 seconds.
[LOG] Total Interpolation Time: 1336
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 90.8255 sec CPU time.
[LOG] Relation determinization time: 1355 sec real time.
[LOG] Overall execution time: 90.8279 sec CPU time.
[LOG] Overall execution time: 1355 sec real time.
Synthesis time: 1355.27 sec (Real time) / 1272.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 528 38 21 1 469
Raw AIGER output size: aag 609 19 21 1 565
=====================  mv20y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 158 new AND gates.
[LOG] Final size before ABC: 347509 AND gates.
[LOG] Final size after ABC: 143 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 740
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 50.6698 sec CPU time.
[LOG] Relation determinization time: 745 sec real time.
[LOG] Overall execution time: 50.6714 sec CPU time.
[LOG] Overall execution time: 745 sec real time.
Synthesis time: 744.73 sec (Real time) / 702.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 324 38 21 1 265
Raw AIGER output size: aag 467 19 21 1 423
=====================  mvs20n.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 4375.70 sec (Real time) / 4266.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mvs20y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 3199.91 sec (Real time) / 3134.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mvs22n.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 1245.82 sec (Real time) / 1196.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mvs22y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 4058.55 sec (Real time) / 3994.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mvs24n.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 5714.46 sec (Real time) / 5551.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mvs24y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 7307.15 sec (Real time) / 7273.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs28n.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 7629.17 sec (Real time) / 7487.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mvs28y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 3828.64 sec (Real time) / 3724.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mult2.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 8 new AND gates.
[LOG] Final size before ABC: 15 AND gates.
[LOG] Final size after ABC: 8 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.010421 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.011224 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 481 new AND gates.
[LOG] Final size before ABC: 1137 AND gates.
[LOG] Final size after ABC: 476 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.223594 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.224525 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.74 sec (Real time) / 1.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 620 8 0 1 609
=====================  mult5.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 2764 new AND gates.
[LOG] Final size before ABC: 5750 AND gates.
[LOG] Final size after ABC: 2757 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 9
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 1.26442 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Overall execution time: 1.26568 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 9.79 sec (Real time) / 8.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.43 sec (Real time) / 3.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.54 sec (Real time) / 0.53 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 2994 10 0 1 2981
=====================  mult6.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 15717 new AND gates.
[LOG] Final size before ABC: 32286 AND gates.
[LOG] Final size after ABC: 15708 AND gates.
[LOG] Time for optimizing final circuit with ABC: 6 seconds.
[LOG] Total Interpolation Time: 91
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 8.5196 sec CPU time.
[LOG] Relation determinization time: 97 sec real time.
[LOG] Overall execution time: 8.52108 sec CPU time.
[LOG] Overall execution time: 97 sec real time.
Synthesis time: 97.60 sec (Real time) / 87.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 13.27 sec (Real time) / 13.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.86 sec (Real time) / 16.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 16054 12 0 1 16039
=====================  mult7.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 70529 new AND gates.
[LOG] Final size before ABC: 145117 AND gates.
[LOG] Final size after ABC: 70519 AND gates.
[LOG] Time for optimizing final circuit with ABC: 43 seconds.
[LOG] Total Interpolation Time: 1192
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 48.276 sec CPU time.
[LOG] Relation determinization time: 1245 sec real time.
[LOG] Overall execution time: 48.278 sec CPU time.
[LOG] Overall execution time: 1245 sec real time.
Synthesis time: 1245.63 sec (Real time) / 1197.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 116.46 sec (Real time) / 115.82 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 407.60 sec (Real time) / 406.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 71002 14 0 1 70984
=====================  mult8.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 407398 new AND gates.
[LOG] Final size before ABC: 720050 AND gates.
[LOG] Final size after ABC: 407386 AND gates.
[LOG] Time for optimizing final circuit with ABC: 115 seconds.
[LOG] Total Interpolation Time: 19702
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 282.665 sec CPU time.
[LOG] Relation determinization time: 19869 sec real time.
[LOG] Overall execution time: 282.667 sec CPU time.
[LOG] Overall execution time: 19869 sec real time.
Synthesis time: 19869.78 sec (Real time) / 19588.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5869.55 sec (Real time) / 5848.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.60 sec (Real time) / 9969.68 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 408022 16 0 1 408002
=====================  mult9.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 9055.82 sec (Real time) / 8941.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mult10.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 5220.94 sec (Real time) / 5120.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mult11.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 12142.02 sec (Real time) / 11997.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mult12.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 17834.62 sec (Real time) / 17588.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mult13.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 15969.02 sec (Real time) / 15607.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mult14.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 16581.58 sec (Real time) / 16357.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mult15.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 15395.73 sec (Real time) / 15192.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mult16.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 15972.23 sec (Real time) / 15756.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  bs8n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 1 new AND gates.
[LOG] Final size before ABC: 1 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.007135 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.008131 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 1 new AND gates.
[LOG] Final size before ABC: 1 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.00705 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.008007 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 1 new AND gates.
[LOG] Final size before ABC: 1 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.017175 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.018606 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 1 new AND gates.
[LOG] Final size before ABC: 1 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.017682 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.019117 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 1 new AND gates.
[LOG] Final size before ABC: 1 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.03805 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.040586 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 1 new AND gates.
[LOG] Final size before ABC: 1 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.038686 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.041302 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.72 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 1 new AND gates.
[LOG] Final size before ABC: 1 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.087408 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.092291 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.72 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 1 new AND gates.
[LOG] Final size before ABC: 1 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.084403 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.089196 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.72 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 1 new AND gates.
[LOG] Final size before ABC: 1 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.196056 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.206419 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.46 sec (Real time) / 1.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 1 new AND gates.
[LOG] Final size before ABC: 1 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 2
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.194223 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.204727 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.47 sec (Real time) / 1.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 3 new AND gates.
[LOG] Final size before ABC: 3 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.009504 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.010278 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 3 new AND gates.
[LOG] Final size before ABC: 3 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.007743 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.008447 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 5 new AND gates.
[LOG] Final size before ABC: 5 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.029046 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.029953 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 5 new AND gates.
[LOG] Final size before ABC: 5 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.021836 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.022705 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 7 new AND gates.
[LOG] Final size before ABC: 7 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.079459 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.08069 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.74 sec (Real time) / 0.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 7 new AND gates.
[LOG] Final size before ABC: 7 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.055931 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.056966 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 9 new AND gates.
[LOG] Final size before ABC: 9 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.188297 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.190034 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.51 sec (Real time) / 1.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 9 new AND gates.
[LOG] Final size before ABC: 9 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.123045 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.124444 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.01 sec (Real time) / 0.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 11 new AND gates.
[LOG] Final size before ABC: 11 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 2
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.36958 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.371851 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.85 sec (Real time) / 2.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 11 new AND gates.
[LOG] Final size before ABC: 11 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 2
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.235845 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.237611 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.42 sec (Real time) / 1.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 13 new AND gates.
[LOG] Final size before ABC: 13 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 5
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.643541 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Overall execution time: 0.646831 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.80 sec (Real time) / 3.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 13 new AND gates.
[LOG] Final size before ABC: 13 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 3
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.397621 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Overall execution time: 0.399963 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.91 sec (Real time) / 2.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 15 new AND gates.
[LOG] Final size before ABC: 15 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 8
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 1.03837 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Overall execution time: 1.04286 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.22 sec (Real time) / 6.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 15 new AND gates.
[LOG] Final size before ABC: 15 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 5
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.634337 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Overall execution time: 0.637408 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.65 sec (Real time) / 3.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 17 new AND gates.
[LOG] Final size before ABC: 17 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 11
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 1.58185 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Overall execution time: 1.5878 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 11.91 sec (Real time) / 9.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 17 new AND gates.
[LOG] Final size before ABC: 17 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 7
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.944793 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Overall execution time: 0.948515 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.78 sec (Real time) / 5.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 19 new AND gates.
[LOG] Final size before ABC: 19 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 17
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 2.30706 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Overall execution time: 2.31417 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 16.92 sec (Real time) / 14.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 19 new AND gates.
[LOG] Final size before ABC: 19 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 10
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 1.35949 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Overall execution time: 1.36404 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 10.28 sec (Real time) / 7.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 21 new AND gates.
[LOG] Final size before ABC: 21 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 23
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 3.24089 sec CPU time.
[LOG] Relation determinization time: 24 sec real time.
[LOG] Overall execution time: 3.24945 sec CPU time.
[LOG] Overall execution time: 24 sec real time.
Synthesis time: 23.97 sec (Real time) / 20.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 21 new AND gates.
[LOG] Final size before ABC: 21 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 13
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 1.92013 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Overall execution time: 1.92567 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 13.85 sec (Real time) / 11.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 23 new AND gates.
[LOG] Final size before ABC: 23 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 32
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 4.46144 sec CPU time.
[LOG] Relation determinization time: 32 sec real time.
[LOG] Overall execution time: 4.47221 sec CPU time.
[LOG] Overall execution time: 32 sec real time.
Synthesis time: 32.24 sec (Real time) / 26.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 23 new AND gates.
[LOG] Final size before ABC: 23 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 17
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 2.50845 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Overall execution time: 2.51455 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 17.57 sec (Real time) / 14.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 25 new AND gates.
[LOG] Final size before ABC: 25 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 42
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 5.79664 sec CPU time.
[LOG] Relation determinization time: 42 sec real time.
[LOG] Overall execution time: 5.8099 sec CPU time.
[LOG] Overall execution time: 42 sec real time.
Synthesis time: 42.59 sec (Real time) / 35.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 25 new AND gates.
[LOG] Final size before ABC: 25 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 22
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 3.30651 sec CPU time.
[LOG] Relation determinization time: 23 sec real time.
[LOG] Overall execution time: 3.31411 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
Synthesis time: 22.92 sec (Real time) / 18.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 1832 new AND gates.
[LOG] Final size before ABC: 4193 AND gates.
[LOG] Final size after ABC: 1828 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 5
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.852234 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Overall execution time: 0.853922 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.92 sec (Real time) / 5.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.20 sec (Real time) / 1.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.70 sec (Real time) / 2.65 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 1994 5 21 1 1966
=====================  genbuf2c3y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 15225 new AND gates.
[LOG] Final size before ABC: 37983 AND gates.
[LOG] Final size after ABC: 15219 AND gates.
[LOG] Time for optimizing final circuit with ABC: 9 seconds.
[LOG] Total Interpolation Time: 94
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 8.86916 sec CPU time.
[LOG] Relation determinization time: 104 sec real time.
[LOG] Overall execution time: 8.87134 sec CPU time.
[LOG] Overall execution time: 104 sec real time.
Synthesis time: 104.19 sec (Real time) / 95.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.28 sec (Real time) / 10.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 77.35 sec (Real time) / 76.99 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 15425 6 24 1 15394
=====================  genbuf3c3y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 102439 new AND gates.
[LOG] Final size before ABC: 270907 AND gates.
[LOG] Final size after ABC: 102430 AND gates.
[LOG] Time for optimizing final circuit with ABC: 30 seconds.
[LOG] Total Interpolation Time: 988
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 45.4114 sec CPU time.
[LOG] Relation determinization time: 1027 sec real time.
[LOG] Overall execution time: 45.4145 sec CPU time.
[LOG] Overall execution time: 1027 sec real time.
Synthesis time: 1027.28 sec (Real time) / 986.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 48.24 sec (Real time) / 47.84 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1473.20 sec (Real time) / 1469.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 102675 7 27 1 102641
=====================  genbuf4c3y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 47289 new AND gates.
[LOG] Final size before ABC: 164109 AND gates.
[LOG] Final size after ABC: 47282 AND gates.
[LOG] Time for optimizing final circuit with ABC: 105 seconds.
[LOG] Total Interpolation Time: 832
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 38.5823 sec CPU time.
[LOG] Relation determinization time: 944 sec real time.
[LOG] Overall execution time: 38.5868 sec CPU time.
[LOG] Overall execution time: 944 sec real time.
Synthesis time: 944.26 sec (Real time) / 907.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 15.70 sec (Real time) / 15.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 401.34 sec (Real time) / 399.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 47572 8 30 1 47531
=====================  genbuf5c3y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 12768.48 sec (Real time) / 12623.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf6c3y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 9730.35 sec (Real time) / 9541.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf7c3y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 10896.30 sec (Real time) / 10748.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf8c3y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 8909.00 sec (Real time) / 8727.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf9c3y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 6901.73 sec (Real time) / 6718.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf10c3y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 5540.12 sec (Real time) / 5400.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf11c3y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 3492.29 sec (Real time) / 3406.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf12c3y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 6949.74 sec (Real time) / 6789.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf13c3y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 8901.55 sec (Real time) / 8718.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf14c3y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 6876.41 sec (Real time) / 6767.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf15c3y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 4769.77 sec (Real time) / 4662.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf16c3y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 3278.20 sec (Real time) / 3214.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  genbuf1b4y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 1535 new AND gates.
[LOG] Final size before ABC: 4768 AND gates.
[LOG] Final size after ABC: 1532 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 7
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.936574 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Overall execution time: 0.938335 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 7.93 sec (Real time) / 6.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.77 sec (Real time) / 0.77 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.11 sec (Real time) / 3.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 1707 5 23 1 1676
=====================  genbuf2b4y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 14460 new AND gates.
[LOG] Final size before ABC: 32846 AND gates.
[LOG] Final size after ABC: 14455 AND gates.
[LOG] Time for optimizing final circuit with ABC: 7 seconds.
[LOG] Total Interpolation Time: 76
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 7.22606 sec CPU time.
[LOG] Relation determinization time: 84 sec real time.
[LOG] Overall execution time: 7.22806 sec CPU time.
[LOG] Overall execution time: 84 sec real time.
Synthesis time: 84.26 sec (Real time) / 76.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.90 sec (Real time) / 8.85 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 51.67 sec (Real time) / 51.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 14668 6 26 1 14634
=====================  genbuf3b4y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 30619 new AND gates.
[LOG] Final size before ABC: 98588 AND gates.
[LOG] Final size after ABC: 30613 AND gates.
[LOG] Time for optimizing final circuit with ABC: 29 seconds.
[LOG] Total Interpolation Time: 383
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 22.4191 sec CPU time.
[LOG] Relation determinization time: 415 sec real time.
[LOG] Overall execution time: 22.4212 sec CPU time.
[LOG] Overall execution time: 415 sec real time.
Synthesis time: 415.40 sec (Real time) / 393.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.34 sec (Real time) / 11.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 300.08 sec (Real time) / 298.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 30867 7 30 1 30827
=====================  genbuf4b4y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 138744 new AND gates.
[LOG] Final size before ABC: 332139 AND gates.
[LOG] Final size after ABC: 138737 AND gates.
[LOG] Time for optimizing final circuit with ABC: 33 seconds.
[LOG] Total Interpolation Time: 1535
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 36.2065 sec CPU time.
[LOG] Relation determinization time: 1575 sec real time.
[LOG] Overall execution time: 36.209 sec CPU time.
[LOG] Overall execution time: 1575 sec real time.
Synthesis time: 1575.41 sec (Real time) / 1538.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 55.26 sec (Real time) / 54.77 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5572.22 sec (Real time) / 5556.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 139033 8 33 1 138989
=====================  genbuf5b4y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 6177.46 sec (Real time) / 6059.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf6b4y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 13437.23 sec (Real time) / 13223.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf7b4y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 8300.42 sec (Real time) / 8194.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf8b4y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 9577.25 sec (Real time) / 9426.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf9b4y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 7799.47 sec (Real time) / 7624.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf10b4y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 8760.51 sec (Real time) / 8575.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf11b4y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 7761.23 sec (Real time) / 7566.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf12b4y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 15825.29 sec (Real time) / 15508.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf13b4y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 5954.29 sec (Real time) / 5794.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf14b4y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 10607.34 sec (Real time) / 10431.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf15b4y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 13092.12 sec (Real time) / 12878.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf16b4y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 8407.38 sec (Real time) / 8233.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf1f4y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 1971 new AND gates.
[LOG] Final size before ABC: 5319 AND gates.
[LOG] Final size after ABC: 1966 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 6
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.939289 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Overall execution time: 0.940947 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.63 sec (Real time) / 6.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.00 sec (Real time) / 1.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.88 sec (Real time) / 3.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 2138 5 23 1 2109
=====================  genbuf2f4y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 14959 new AND gates.
[LOG] Final size before ABC: 36379 AND gates.
[LOG] Final size after ABC: 14953 AND gates.
[LOG] Time for optimizing final circuit with ABC: 8 seconds.
[LOG] Total Interpolation Time: 87
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 7.55474 sec CPU time.
[LOG] Relation determinization time: 98 sec real time.
[LOG] Overall execution time: 7.55661 sec CPU time.
[LOG] Overall execution time: 98 sec real time.
Synthesis time: 97.45 sec (Real time) / 89.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.13 sec (Real time) / 10.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 133.05 sec (Real time) / 132.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 15160 6 26 1 15127
=====================  genbuf3f4y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 47509 new AND gates.
[LOG] Final size before ABC: 176425 AND gates.
[LOG] Final size after ABC: 47501 AND gates.
[LOG] Time for optimizing final circuit with ABC: 77 seconds.
[LOG] Total Interpolation Time: 756
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 34.1386 sec CPU time.
[LOG] Relation determinization time: 839 sec real time.
[LOG] Overall execution time: 34.1409 sec CPU time.
[LOG] Overall execution time: 839 sec real time.
Synthesis time: 839.35 sec (Real time) / 805.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 19.13 sec (Real time) / 19.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 894.07 sec (Real time) / 892.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 47747 7 30 1 47709
=====================  genbuf4f4y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 259367 new AND gates.
[LOG] Final size before ABC: 604756 AND gates.
[LOG] Final size after ABC: 259359 AND gates.
[LOG] Time for optimizing final circuit with ABC: 75 seconds.
[LOG] Total Interpolation Time: 6528
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 81.6532 sec CPU time.
[LOG] Relation determinization time: 6619 sec real time.
[LOG] Overall execution time: 81.657 sec CPU time.
[LOG] Overall execution time: 6619 sec real time.
Synthesis time: 6619.46 sec (Real time) / 6536.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 112.81 sec (Real time) / 111.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.82 sec (Real time) / 9972.33 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 259645 8 33 1 259602
=====================  genbuf5f5y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 12666.17 sec (Real time) / 12473.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf6f6y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 4457.57 sec (Real time) / 4361.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf7f7y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 9138.72 sec (Real time) / 8989.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf8f8y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 7001.47 sec (Real time) / 6864.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf9f9y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 3221.26 sec (Real time) / 3118.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf10f10y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 1376.63 sec (Real time) / 1362.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba2c7y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 30048 new AND gates.
[LOG] Final size before ABC: 72770 AND gates.
[LOG] Final size after ABC: 30045 AND gates.
[LOG] Time for optimizing final circuit with ABC: 23 seconds.
[LOG] Total Interpolation Time: 92
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 5.64128 sec CPU time.
[LOG] Relation determinization time: 116 sec real time.
[LOG] Overall execution time: 5.64352 sec CPU time.
[LOG] Overall execution time: 116 sec real time.
Synthesis time: 115.90 sec (Real time) / 109.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 13.81 sec (Real time) / 13.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 240.80 sec (Real time) / 239.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 30265 7 28 1 30225
=====================  amba3c5y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 303903 new AND gates.
[LOG] Final size before ABC: 716203 AND gates.
[LOG] Final size after ABC: 303897 AND gates.
[LOG] Time for optimizing final circuit with ABC: 69 seconds.
[LOG] Total Interpolation Time: 2767
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 71.1074 sec CPU time.
[LOG] Relation determinization time: 2846 sec real time.
[LOG] Overall execution time: 71.11 sec CPU time.
[LOG] Overall execution time: 2846 sec real time.
Synthesis time: 2845.74 sec (Real time) / 2781.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 62.89 sec (Real time) / 62.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6327.60 sec (Real time) / 6311.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 304187 9 34 1 304140
=====================  amba4c7y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 5935.17 sec (Real time) / 5777.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba5c5y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 14057.29 sec (Real time) / 13899.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba6c5y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 10629.57 sec (Real time) / 10501.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba7c5y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 3057.24 sec (Real time) / 2994.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba8c7y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 3663.67 sec (Real time) / 3580.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba9c5y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 4622.17 sec (Real time) / 4505.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba10c5y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 3806.82 sec (Real time) / 3707.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba2b9y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 62059 new AND gates.
[LOG] Final size before ABC: 147934 AND gates.
[LOG] Final size after ABC: 62055 AND gates.
[LOG] Time for optimizing final circuit with ABC: 62 seconds.
[LOG] Total Interpolation Time: 478
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 17.5549 sec CPU time.
[LOG] Relation determinization time: 544 sec real time.
[LOG] Overall execution time: 17.5573 sec CPU time.
[LOG] Overall execution time: 544 sec real time.
Synthesis time: 543.67 sec (Real time) / 524.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 15.26 sec (Real time) / 15.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 648.69 sec (Real time) / 645.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 62290 7 31 1 62248
=====================  amba3b5y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 168957 new AND gates.
[LOG] Final size before ABC: 416843 AND gates.
[LOG] Final size after ABC: 168952 AND gates.
[LOG] Time for optimizing final circuit with ABC: 56 seconds.
[LOG] Total Interpolation Time: 2217
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 42.4701 sec CPU time.
[LOG] Relation determinization time: 2283 sec real time.
[LOG] Overall execution time: 42.4731 sec CPU time.
[LOG] Overall execution time: 2283 sec real time.
Synthesis time: 2282.83 sec (Real time) / 2240.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 76.90 sec (Real time) / 76.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2705.95 sec (Real time) / 2696.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 169238 9 36 1 169188
=====================  amba4b9y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 4629.77 sec (Real time) / 4488.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba5b5y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 14156.07 sec (Real time) / 14052.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba6b5y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 7537.88 sec (Real time) / 7398.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba7b5y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 11675.60 sec (Real time) / 11589.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba9b5y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 7344.23 sec (Real time) / 7230.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba10b5y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 3422.26 sec (Real time) / 3364.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba2f9y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 35933 new AND gates.
[LOG] Final size before ABC: 85601 AND gates.
[LOG] Final size after ABC: 35930 AND gates.
[LOG] Time for optimizing final circuit with ABC: 20 seconds.
[LOG] Total Interpolation Time: 121
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 7.9263 sec CPU time.
[LOG] Relation determinization time: 143 sec real time.
[LOG] Overall execution time: 7.92823 sec CPU time.
[LOG] Overall execution time: 143 sec real time.
Synthesis time: 143.32 sec (Real time) / 134.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 12.65 sec (Real time) / 12.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 207.52 sec (Real time) / 206.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 36157 7 31 1 36114
=====================  amba3f9y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 5898.04 sec (Real time) / 5791.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba4f25y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 6840.47 sec (Real time) / 6722.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba5f17y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 11457.85 sec (Real time) / 11392.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba6f21y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 1816.52 sec (Real time) / 1777.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba7f25y.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 896.16 sec (Real time) / 888.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  demo-v3_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 3 new AND gates.
[LOG] Final size before ABC: 3 AND gates.
[LOG] Final size after ABC: 2 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.019735 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.021091 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 333 3 48 1 282
=====================  demo-v3_5_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 412 new AND gates.
[LOG] Final size before ABC: 1267 AND gates.
[LOG] Final size after ABC: 411 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.069913 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.071859 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.79 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 967 3 84 1 880
=====================  demo-v4_5_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 1381 new AND gates.
[LOG] Final size before ABC: 5063 AND gates.
[LOG] Final size after ABC: 1380 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.149951 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.152801 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.96 sec (Real time) / 0.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.61 sec (Real time) / 0.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.36 sec (Real time) / 0.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 2251 3 133 1 2115
=====================  demo-v5_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 4 new AND gates.
[LOG] Final size before ABC: 14 AND gates.
[LOG] Final size after ABC: 4 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.027695 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.029239 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 431 3 64 1 363
=====================  demo-v5_5_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 6 new AND gates.
[LOG] Final size before ABC: 53 AND gates.
[LOG] Final size after ABC: 6 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.100676 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.103214 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 724 3 112 1 608
=====================  demo-v6_5_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 8 new AND gates.
[LOG] Final size before ABC: 127 AND gates.
[LOG] Final size after ABC: 8 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.136536 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.139789 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.59 sec (Real time) / 0.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 972 3 161 1 807
=====================  demo-v7_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 265 new AND gates.
[LOG] Final size before ABC: 593 AND gates.
[LOG] Final size after ABC: 265 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.032644 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.034048 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 647 3 56 1 587
=====================  demo-v7_5_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 7 new AND gates.
[LOG] Final size before ABC: 16 AND gates.
[LOG] Final size after ABC: 7 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.0811 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.083364 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 647 3 98 1 545
=====================  demo-v8_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 2 new AND gates.
[LOG] Final size before ABC: 4 AND gates.
[LOG] Final size after ABC: 2 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.004221 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.004761 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 66 1 12 1 52
=====================  demo-v8_5_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 2 new AND gates.
[LOG] Final size before ABC: 4 AND gates.
[LOG] Final size after ABC: 2 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.006141 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.006806 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 108 1 21 1 85
=====================  demo-v9_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 32 new AND gates.
[LOG] Final size before ABC: 52 AND gates.
[LOG] Final size after ABC: 31 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.011749 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.01261 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 214 1 32 1 181
=====================  demo-v9_5_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 100 new AND gates.
[LOG] Final size before ABC: 218 AND gates.
[LOG] Final size after ABC: 99 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.02512 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.02638 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 408 1 56 1 351
=====================  demo-v10_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 15 new AND gates.
[LOG] Final size before ABC: 56 AND gates.
[LOG] Final size after ABC: 14 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.046421 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.047878 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 464 2 56 1 405
=====================  demo-v10_5_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 14 new AND gates.
[LOG] Final size before ABC: 29 AND gates.
[LOG] Final size after ABC: 13 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.080079 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.082356 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.62 sec (Real time) / 0.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 781 2 98 1 680
=====================  demo-v12_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 8 new AND gates.
[LOG] Final size before ABC: 14 AND gates.
[LOG] Final size after ABC: 7 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.021864 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.022786 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 223 2 32 1 188
=====================  demo-v12_5_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 8 new AND gates.
[LOG] Final size before ABC: 14 AND gates.
[LOG] Final size after ABC: 7 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.034642 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.035945 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 367 2 56 1 308
=====================  demo-v13_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 5 new AND gates.
[LOG] Final size before ABC: 12 AND gates.
[LOG] Final size after ABC: 5 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.004302 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.004843 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 62 1 12 1 48
=====================  demo-v13_5_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 2 new AND gates.
[LOG] Final size before ABC: 4 AND gates.
[LOG] Final size after ABC: 2 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.00612 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.006771 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 95 1 21 1 72
=====================  demo-v14_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 277 new AND gates.
[LOG] Final size before ABC: 910 AND gates.
[LOG] Final size after ABC: 277 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.043507 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.044435 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 477 2 36 1 437
=====================  demo-v14_5_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 268 new AND gates.
[LOG] Final size before ABC: 804 AND gates.
[LOG] Final size after ABC: 267 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.064161 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.065532 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 602 2 63 1 536
=====================  demo-v15_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 95 new AND gates.
[LOG] Final size before ABC: 322 AND gates.
[LOG] Final size after ABC: 94 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.026875 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.027742 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 274 2 28 1 243
=====================  demo-v15_5_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 492 new AND gates.
[LOG] Final size before ABC: 1021 AND gates.
[LOG] Final size after ABC: 491 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.062225 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.063447 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 788 2 49 1 736
=====================  demo-v16_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 281 new AND gates.
[LOG] Final size before ABC: 733 AND gates.
[LOG] Final size after ABC: 279 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.062988 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.064095 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.57 sec (Real time) / 0.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 531 3 36 1 491
=====================  demo-v16_5_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 5164 new AND gates.
[LOG] Final size before ABC: 14818 AND gates.
[LOG] Final size after ABC: 5163 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 4
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.491713 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Overall execution time: 0.493292 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.72 sec (Real time) / 4.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.57 sec (Real time) / 4.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.64 sec (Real time) / 0.63 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 5574 3 63 1 5506
=====================  demo-v17_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 97293 new AND gates.
[LOG] Final size before ABC: 253576 AND gates.
[LOG] Final size after ABC: 97291 AND gates.
[LOG] Time for optimizing final circuit with ABC: 18 seconds.
[LOG] Total Interpolation Time: 116
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 9.06317 sec CPU time.
[LOG] Relation determinization time: 136 sec real time.
[LOG] Overall execution time: 9.06727 sec CPU time.
[LOG] Overall execution time: 136 sec real time.
Synthesis time: 136.00 sec (Real time) / 128.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 20.49 sec (Real time) / 20.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.33 sec (Real time) / 12.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 97582 2 52 1 97527
=====================  demo-v17_5_REAL.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 1356.98 sec (Real time) / 1316.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  demo-v18_5_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 36118 new AND gates.
[LOG] Final size before ABC: 170558 AND gates.
[LOG] Final size after ABC: 36114 AND gates.
[LOG] Time for optimizing final circuit with ABC: 21 seconds.
[LOG] Total Interpolation Time: 35
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 6.64542 sec CPU time.
[LOG] Relation determinization time: 58 sec real time.
[LOG] Overall execution time: 6.65143 sec CPU time.
[LOG] Overall execution time: 58 sec real time.
Synthesis time: 57.36 sec (Real time) / 51.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 19.03 sec (Real time) / 18.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 22.80 sec (Real time) / 22.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 727 7 133 1 587
Raw AIGER output size: aag 36841 3 133 1 36705
=====================  demo-v19_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 269 new AND gates.
[LOG] Final size before ABC: 763 AND gates.
[LOG] Final size after ABC: 269 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.054522 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.055648 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.50 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 502 2 36 1 462
=====================  demo-v19_5_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 445 new AND gates.
[LOG] Final size before ABC: 1192 AND gates.
[LOG] Final size after ABC: 445 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.125255 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.126906 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.85 sec (Real time) / 0.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 834 2 63 1 767
=====================  demo-v20_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 1128 new AND gates.
[LOG] Final size before ABC: 4579 AND gates.
[LOG] Final size after ABC: 1126 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 2
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.325448 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Overall execution time: 0.328506 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.24 sec (Real time) / 1.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.64 sec (Real time) / 0.63 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 2232 2 96 1 2133
=====================  demo-v20_5_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 444 new AND gates.
[LOG] Final size before ABC: 1328 AND gates.
[LOG] Final size after ABC: 442 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 3
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.534688 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Overall execution time: 0.539899 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.91 sec (Real time) / 2.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.83 sec (Real time) / 0.83 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 2307 2 168 1 2136
=====================  demo-v21_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 451 new AND gates.
[LOG] Final size before ABC: 1137 AND gates.
[LOG] Final size after ABC: 447 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.156598 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.158033 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.19 sec (Real time) / 0.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 841 4 56 1 781
=====================  demo-v21_5_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 18472 new AND gates.
[LOG] Final size before ABC: 56248 AND gates.
[LOG] Final size after ABC: 18470 AND gates.
[LOG] Time for optimizing final circuit with ABC: 7 seconds.
[LOG] Total Interpolation Time: 30
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 3.31901 sec CPU time.
[LOG] Relation determinization time: 37 sec real time.
[LOG] Overall execution time: 3.32147 sec CPU time.
[LOG] Overall execution time: 37 sec real time.
Synthesis time: 37.33 sec (Real time) / 33.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.10 sec (Real time) / 8.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.45 sec (Real time) / 1.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 19068 4 98 1 18964
=====================  demo-v22_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 655 new AND gates.
[LOG] Final size before ABC: 1536 AND gates.
[LOG] Final size after ABC: 655 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.166452 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.170414 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.79 sec (Real time) / 0.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.56 sec (Real time) / 0.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1890 3 144 1 1742
=====================  demo-v22_5_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 976 new AND gates.
[LOG] Final size before ABC: 2324 AND gates.
[LOG] Final size after ABC: 976 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.527026 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.533486 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.55 sec (Real time) / 1.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.20 sec (Real time) / 1.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.78 sec (Real time) / 0.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 3081 3 252 1 2825
=====================  demo-v23_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 51 new AND gates.
[LOG] Final size before ABC: 123 AND gates.
[LOG] Final size after ABC: 51 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.018029 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.019114 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 308 1 36 1 270
=====================  demo-v23_5_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 172 new AND gates.
[LOG] Final size before ABC: 432 AND gates.
[LOG] Final size after ABC: 172 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.041922 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.043488 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 606 1 63 1 541
=====================  demo-v24_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 3606 new AND gates.
[LOG] Final size before ABC: 10674 AND gates.
[LOG] Final size after ABC: 3605 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 3
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.59837 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Overall execution time: 0.602747 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.13 sec (Real time) / 3.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.03 sec (Real time) / 2.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.65 sec (Real time) / 0.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1371 8 160 1 1203
Raw AIGER output size: aag 4976 4 160 1 4809
=====================  demo-v24_5_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 11211 new AND gates.
[LOG] Final size before ABC: 36446 AND gates.
[LOG] Final size after ABC: 11210 AND gates.
[LOG] Time for optimizing final circuit with ABC: 3 seconds.
[LOG] Total Interpolation Time: 16
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 2.52207 sec CPU time.
[LOG] Relation determinization time: 21 sec real time.
[LOG] Overall execution time: 2.53071 sec CPU time.
[LOG] Overall execution time: 21 sec real time.
Synthesis time: 20.87 sec (Real time) / 19.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.06 sec (Real time) / 7.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.22 sec (Real time) / 2.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2343 8 280 1 2055
Raw AIGER output size: aag 13553 4 280 1 13266
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 14317 new AND gates.
[LOG] Final size before ABC: 58601 AND gates.
[LOG] Final size after ABC: 14313 AND gates.
[LOG] Time for optimizing final circuit with ABC: 8 seconds.
[LOG] Total Interpolation Time: 105
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 7.46331 sec CPU time.
[LOG] Relation determinization time: 116 sec real time.
[LOG] Overall execution time: 7.46475 sec CPU time.
[LOG] Overall execution time: 116 sec real time.
Synthesis time: 115.64 sec (Real time) / 107.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.76 sec (Real time) / 7.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.27 sec (Real time) / 16.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 14501 13 23 1 14461
=====================  factory_assembly_5x3_1_0errors.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 10475 new AND gates.
[LOG] Final size before ABC: 39117 AND gates.
[LOG] Final size after ABC: 10470 AND gates.
[LOG] Time for optimizing final circuit with ABC: 5 seconds.
[LOG] Total Interpolation Time: 82
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 6.42665 sec CPU time.
[LOG] Relation determinization time: 88 sec real time.
[LOG] Overall execution time: 6.42879 sec CPU time.
[LOG] Overall execution time: 88 sec real time.
Synthesis time: 87.62 sec (Real time) / 80.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.41 sec (Real time) / 6.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.47 sec (Real time) / 3.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 10757 15 27 1 10710
=====================  factory_assembly_5x3_1_4errors.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 6426.26 sec (Real time) / 6298.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 1139 new AND gates.
[LOG] Final size before ABC: 3977 AND gates.
[LOG] Final size after ABC: 1138 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.264666 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.268161 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.81 sec (Real time) / 1.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.70 sec (Real time) / 0.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 2331 3 96 1 2231
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 8258 new AND gates.
[LOG] Final size before ABC: 32680 AND gates.
[LOG] Final size after ABC: 8255 AND gates.
[LOG] Time for optimizing final circuit with ABC: 3 seconds.
[LOG] Total Interpolation Time: 10
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 1.91362 sec CPU time.
[LOG] Relation determinization time: 13 sec real time.
[LOG] Overall execution time: 1.9193 sec CPU time.
[LOG] Overall execution time: 13 sec real time.
Synthesis time: 13.41 sec (Real time) / 11.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.38 sec (Real time) / 7.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.68 sec (Real time) / 1.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 10319 4 140 1 10175
=====================  load_full_2_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 1544 new AND gates.
[LOG] Final size before ABC: 5640 AND gates.
[LOG] Final size after ABC: 1542 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 3
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.48248 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Overall execution time: 0.487333 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.91 sec (Real time) / 2.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.37 sec (Real time) / 1.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.27 sec (Real time) / 0.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 3200 3 152 1 3045
=====================  load_full_3_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 39569 new AND gates.
[LOG] Final size before ABC: 192537 AND gates.
[LOG] Final size after ABC: 39567 AND gates.
[LOG] Time for optimizing final circuit with ABC: 22 seconds.
[LOG] Total Interpolation Time: 65
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 9.04171 sec CPU time.
[LOG] Relation determinization time: 87 sec real time.
[LOG] Overall execution time: 9.05144 sec CPU time.
[LOG] Overall execution time: 87 sec real time.
Synthesis time: 87.05 sec (Real time) / 79.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 19.27 sec (Real time) / 19.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 20.36 sec (Real time) / 20.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3459 7 296 1 3156
Raw AIGER output size: aag 43026 4 296 1 42725
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 213 new AND gates.
[LOG] Final size before ABC: 490 AND gates.
[LOG] Final size after ABC: 213 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.037359 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.038929 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 613 3 51 1 558
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 615 new AND gates.
[LOG] Final size before ABC: 1334 AND gates.
[LOG] Final size after ABC: 615 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.069628 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.071445 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.51 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 1136 3 68 1 1064
=====================  ltl2dba_02_1_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 12682 new AND gates.
[LOG] Final size before ABC: 29920 AND gates.
[LOG] Final size after ABC: 12681 AND gates.
[LOG] Time for optimizing final circuit with ABC: 3 seconds.
[LOG] Total Interpolation Time: 4
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 6.1021 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Overall execution time: 6.11835 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 12.54 sec (Real time) / 11.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.27 sec (Real time) / 7.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 26.13 sec (Real time) / 26.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4521 4 363 1 4154
Raw AIGER output size: aag 17202 3 363 1 16836
=====================  ltl2dba_02_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 40844 new AND gates.
[LOG] Final size before ABC: 113624 AND gates.
[LOG] Final size after ABC: 40843 AND gates.
[LOG] Time for optimizing final circuit with ABC: 19 seconds.
[LOG] Total Interpolation Time: 13
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 24.4713 sec CPU time.
[LOG] Relation determinization time: 55 sec real time.
[LOG] Overall execution time: 24.501 sec CPU time.
[LOG] Overall execution time: 55 sec real time.
Synthesis time: 55.57 sec (Real time) / 53.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.40 sec (Real time) / 11.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 148.88 sec (Real time) / 148.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 5970 4 484 1 5482
Raw AIGER output size: aag 46813 3 484 1 46326
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 658 new AND gates.
[LOG] Final size before ABC: 1650 AND gates.
[LOG] Final size after ABC: 658 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.067851 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.069962 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 1225 3 87 1 1134
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 8 new AND gates.
[LOG] Final size before ABC: 247 AND gates.
[LOG] Final size after ABC: 7 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.114097 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.116918 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.53 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 756 3 116 1 637
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 127 new AND gates.
[LOG] Final size before ABC: 287 AND gates.
[LOG] Final size after ABC: 127 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.045654 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.047286 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 573 3 60 1 509
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 266 new AND gates.
[LOG] Final size before ABC: 872 AND gates.
[LOG] Final size after ABC: 266 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.144638 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.147385 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.69 sec (Real time) / 0.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.29 sec (Real time) / 0.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 1042 4 88 1 949
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 3545 new AND gates.
[LOG] Final size before ABC: 8349 AND gates.
[LOG] Final size after ABC: 3544 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.299716 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.302999 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.73 sec (Real time) / 1.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.16 sec (Real time) / 2.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.94 sec (Real time) / 0.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 4400 4 128 1 4268
=====================  ltl2dba_07_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 217428 new AND gates.
[LOG] Final size before ABC: 555655 AND gates.
[LOG] Final size after ABC: 217428 AND gates.
[LOG] Time for optimizing final circuit with ABC: 37 seconds.
[LOG] Total Interpolation Time: 41
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 22.2148 sec CPU time.
[LOG] Relation determinization time: 86 sec real time.
[LOG] Overall execution time: 22.2301 sec CPU time.
[LOG] Overall execution time: 86 sec real time.
Synthesis time: 86.26 sec (Real time) / 80.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 38.46 sec (Real time) / 38.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 969.48 sec (Real time) / 966.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2814 8 304 1 2502
Raw AIGER output size: aag 220242 7 304 1 219930
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 981 new AND gates.
[LOG] Final size before ABC: 2650 AND gates.
[LOG] Final size after ABC: 980 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.146539 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.149435 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.81 sec (Real time) / 0.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.42 sec (Real time) / 0.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 1782 5 108 1 1669
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 30 new AND gates.
[LOG] Final size before ABC: 66 AND gates.
[LOG] Final size after ABC: 30 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.015109 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.016155 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 272 3 44 1 224
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 101 new AND gates.
[LOG] Final size before ABC: 187 AND gates.
[LOG] Final size after ABC: 100 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.028528 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.029824 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 441 2 52 1 387
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 481 new AND gates.
[LOG] Final size before ABC: 1362 AND gates.
[LOG] Final size after ABC: 480 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.302948 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.306724 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.05 sec (Real time) / 0.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.46 sec (Real time) / 0.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1523 2 116 1 1405
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 385 new AND gates.
[LOG] Final size before ABC: 974 AND gates.
[LOG] Final size after ABC: 385 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.096769 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.098862 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 908 2 68 1 837
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 737 new AND gates.
[LOG] Final size before ABC: 1599 AND gates.
[LOG] Final size after ABC: 736 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.121125 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.123943 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.71 sec (Real time) / 0.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.30 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 1650 3 108 1 1539
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 605 new AND gates.
[LOG] Final size before ABC: 1383 AND gates.
[LOG] Final size after ABC: 605 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.05559 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.057209 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.47 sec (Real time) / 0.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 1033 3 60 1 969
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 528 new AND gates.
[LOG] Final size before ABC: 1149 AND gates.
[LOG] Final size after ABC: 527 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.123037 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.126042 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.66 sec (Real time) / 0.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 1478 2 96 1 1380
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 4848 new AND gates.
[LOG] Final size before ABC: 10314 AND gates.
[LOG] Final size after ABC: 4847 AND gates.
[LOG] Time for optimizing final circuit with ABC: 2 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.807024 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Overall execution time: 0.812869 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.04 sec (Real time) / 2.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.48 sec (Real time) / 3.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.60 sec (Real time) / 1.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 6505 2 188 1 6315
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 782 new AND gates.
[LOG] Final size before ABC: 1960 AND gates.
[LOG] Final size after ABC: 781 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.175762 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.179144 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.86 sec (Real time) / 0.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1856 3 104 1 1749
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 3413 new AND gates.
[LOG] Final size before ABC: 6538 AND gates.
[LOG] Final size after ABC: 3412 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.276655 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.279891 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.73 sec (Real time) / 1.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.59 sec (Real time) / 1.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.42 sec (Real time) / 1.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 4207 2 132 1 4073
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 2036 new AND gates.
[LOG] Final size before ABC: 4818 AND gates.
[LOG] Final size after ABC: 2036 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.254116 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.257843 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.34 sec (Real time) / 1.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.07 sec (Real time) / 1.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.52 sec (Real time) / 0.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 3214 4 108 1 3101
=====================  ltl2dpa_01_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 3112 new AND gates.
[LOG] Final size before ABC: 13912 AND gates.
[LOG] Final size after ABC: 3111 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 4
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.699448 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Overall execution time: 0.703614 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.71 sec (Real time) / 3.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.60 sec (Real time) / 2.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1297 4 172 1 1121
Raw AIGER output size: aag 4408 1 172 1 4233
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 284 new AND gates.
[LOG] Final size before ABC: 605 AND gates.
[LOG] Final size after ABC: 284 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.084235 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.085754 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.68 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 669 2 60 1 605
=====================  ltl2dpa_03_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 2184.82 sec (Real time) / 2076.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 282 new AND gates.
[LOG] Final size before ABC: 675 AND gates.
[LOG] Final size after ABC: 281 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.059316 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.060626 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.53 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 570 2 48 1 519
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 55 new AND gates.
[LOG] Final size before ABC: 164 AND gates.
[LOG] Final size after ABC: 55 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.0379 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.039043 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 336 2 52 1 280
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 391 new AND gates.
[LOG] Final size before ABC: 1063 AND gates.
[LOG] Final size after ABC: 390 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.050334 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.0514 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 630 3 44 1 582
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 281 new AND gates.
[LOG] Final size before ABC: 604 AND gates.
[LOG] Final size after ABC: 280 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.075092 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.076521 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.62 sec (Real time) / 0.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 671 3 60 1 607
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 196 new AND gates.
[LOG] Final size before ABC: 499 AND gates.
[LOG] Final size after ABC: 195 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.088039 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.089619 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.66 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 601 2 68 1 530
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 359 new AND gates.
[LOG] Final size before ABC: 861 AND gates.
[LOG] Final size after ABC: 358 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 2
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.087117 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.088597 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.71 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 751 3 60 1 687
=====================  ltl2dpa_10_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 4322 new AND gates.
[LOG] Final size before ABC: 18965 AND gates.
[LOG] Final size after ABC: 4321 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 6
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 1.17873 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Overall execution time: 1.18412 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.59 sec (Real time) / 6.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.49 sec (Real time) / 3.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1745 5 236 1 1504
Raw AIGER output size: aag 6066 2 236 1 5826
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 246 new AND gates.
[LOG] Final size before ABC: 705 AND gates.
[LOG] Final size after ABC: 244 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.083235 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.084883 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.65 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 654 3 68 1 583
=====================  ltl2dpa_12_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 6593 new AND gates.
[LOG] Final size before ABC: 22539 AND gates.
[LOG] Final size after ABC: 6592 AND gates.
[LOG] Time for optimizing final circuit with ABC: 2 seconds.
[LOG] Total Interpolation Time: 20
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 2.4422 sec CPU time.
[LOG] Relation determinization time: 22 sec real time.
[LOG] Overall execution time: 2.44746 sec CPU time.
[LOG] Overall execution time: 22 sec real time.
Synthesis time: 21.98 sec (Real time) / 19.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.04 sec (Real time) / 6.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1699 6 228 1 1465
Raw AIGER output size: aag 8291 2 228 1 8058
=====================  ltl2dpa_13_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 2514 new AND gates.
[LOG] Final size before ABC: 8355 AND gates.
[LOG] Final size after ABC: 2512 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 6
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 1.79845 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Overall execution time: 1.8079 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 7.74 sec (Real time) / 6.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.18 sec (Real time) / 2.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.36 sec (Real time) / 1.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 5 376 1 2470
Raw AIGER output size: aag 5363 2 376 1 4984
=====================  ltl2dpa_14_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 3276 new AND gates.
[LOG] Final size before ABC: 9671 AND gates.
[LOG] Final size after ABC: 3276 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 4
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.669821 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Overall execution time: 0.674777 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.40 sec (Real time) / 3.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.36 sec (Real time) / 2.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1566 4 216 1 1346
Raw AIGER output size: aag 4842 1 216 1 4622
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 299 new AND gates.
[LOG] Final size before ABC: 629 AND gates.
[LOG] Final size after ABC: 297 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.082463 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.084083 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.65 sec (Real time) / 0.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 701 2 68 1 631
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 4630 new AND gates.
[LOG] Final size before ABC: 13388 AND gates.
[LOG] Final size after ABC: 4628 AND gates.
[LOG] Time for optimizing final circuit with ABC: 2 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.3122 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Overall execution time: 0.314331 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.65 sec (Real time) / 2.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.23 sec (Real time) / 3.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.69 sec (Real time) / 0.69 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 5243 3 84 1 5156
=====================  ltl2dpa_17_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 145662 new AND gates.
[LOG] Final size before ABC: 387817 AND gates.
[LOG] Final size after ABC: 145662 AND gates.
[LOG] Time for optimizing final circuit with ABC: 29 seconds.
[LOG] Total Interpolation Time: 58
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 11.3937 sec CPU time.
[LOG] Relation determinization time: 91 sec real time.
[LOG] Overall execution time: 11.4035 sec CPU time.
[LOG] Overall execution time: 91 sec real time.
Synthesis time: 90.85 sec (Real time) / 85.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 27.69 sec (Real time) / 27.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 132.60 sec (Real time) / 131.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2673 5 272 1 2396
Raw AIGER output size: aag 148335 3 272 1 148058
=====================  ltl2dpa_18_2_REAL.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 58582 new AND gates.
[LOG] Final size before ABC: 181874 AND gates.
[LOG] Final size after ABC: 58580 AND gates.
[LOG] Time for optimizing final circuit with ABC: 36 seconds.
[LOG] Total Interpolation Time: 69
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 7.74156 sec CPU time.
[LOG] Relation determinization time: 109 sec real time.
[LOG] Overall execution time: 7.75594 sec CPU time.
[LOG] Overall execution time: 109 sec real time.
Synthesis time: 108.72 sec (Real time) / 104.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 14.11 sec (Real time) / 13.95 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 44.55 sec (Real time) / 44.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4211 5 340 1 3866
Raw AIGER output size: aag 62791 3 340 1 62448
=====================  moving_obstacle_8x8_0glitches.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 63491 new AND gates.
[LOG] Final size before ABC: 191111 AND gates.
[LOG] Final size after ABC: 63486 AND gates.
[LOG] Time for optimizing final circuit with ABC: 100 seconds.
[LOG] Total Interpolation Time: 739
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 20.0482 sec CPU time.
[LOG] Relation determinization time: 841 sec real time.
[LOG] Overall execution time: 20.0551 sec CPU time.
[LOG] Overall execution time: 842 sec real time.
Synthesis time: 841.29 sec (Real time) / 820.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 14.36 sec (Real time) / 14.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3963.34 sec (Real time) / 3952.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 342 17 19 1 306
Raw AIGER output size: aag 63828 12 19 1 63797
=====================  moving_obstacle_16x16_3glitches.aag =====================
[LOG] Method: improved cycle dedection
Synthesis time: 632.57 sec (Real time) / 623.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  driver_a8y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 982 new AND gates.
[LOG] Final size before ABC: 15256 AND gates.
[LOG] Final size after ABC: 926 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 237
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 39.1017 sec CPU time.
[LOG] Relation determinization time: 242 sec real time.
[LOG] Overall execution time: 39.1106 sec CPU time.
[LOG] Overall execution time: 242 sec real time.
Synthesis time: 241.82 sec (Real time) / 204.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.66 sec (Real time) / 0.65 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.52 sec (Real time) / 0.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2449 180 327 1 1942
Raw AIGER output size: aag 3375 98 327 1 2924
=====================  driver_b8y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 2083 new AND gates.
[LOG] Final size before ABC: 25648 AND gates.
[LOG] Final size after ABC: 2035 AND gates.
[LOG] Time for optimizing final circuit with ABC: 2 seconds.
[LOG] Total Interpolation Time: 345
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 56.7531 sec CPU time.
[LOG] Relation determinization time: 357 sec real time.
[LOG] Overall execution time: 56.7602 sec CPU time.
[LOG] Overall execution time: 357 sec real time.
Synthesis time: 356.47 sec (Real time) / 304.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.87 sec (Real time) / 1.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.79 sec (Real time) / 0.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2041 179 241 1 1621
Raw AIGER output size: aag 4076 98 241 1 3704
=====================  driver_c8y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 679 new AND gates.
[LOG] Final size before ABC: 4778 AND gates.
[LOG] Final size after ABC: 659 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 22
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 3.50404 sec CPU time.
[LOG] Relation determinization time: 22 sec real time.
[LOG] Overall execution time: 3.50686 sec CPU time.
[LOG] Overall execution time: 22 sec real time.
Synthesis time: 22.69 sec (Real time) / 18.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.31 sec (Real time) / 0.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 1379 28 80 1 1267
=====================  driver_d8y.aag =====================
[LOG] Method: improved cycle dedection
[LOG] Final circuit size: 720 new AND gates.
[LOG] Final size before ABC: 4839 AND gates.
[LOG] Final size after ABC: 702 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 22
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 3.41245 sec CPU time.
[LOG] Relation determinization time: 22 sec real time.
[LOG] Overall execution time: 3.41471 sec CPU time.
[LOG] Overall execution time: 22 sec real time.
Synthesis time: 22.04 sec (Real time) / 18.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 1238 16 56 1 1160
