
****** Vivado v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 16:32:59 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source ../catch_timing_summary.tcl
# open_checkpoint postRoute.dcp
Command: open_checkpoint postRoute.dcp
INFO: [Netlist 29-17] Analyzing 2147 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3
Loading clock regions from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx330t/ClockRegion.xml
Loading clock buffers from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx330t/ClockBuffers.xml
Loading clock placement rules from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx330t/ffg1157/Package.xml
Loading io standards from /ecad/Vivado-2014.3/Vivado/2014.3/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/elis.ugent.be/group/hes/projects/vivado_experiments/VIVADO_xc7vx330t_speedgrade3/stereovision1/.Xil/Vivado-20304-lazarus/dcp/sv_chip1_hierarchy_no_mem.xdc]
Finished Parsing XDC File [/afs/elis.ugent.be/group/hes/projects/vivado_experiments/VIVADO_xc7vx330t_speedgrade3/stereovision1/.Xil/Vivado-20304-lazarus/dcp/sv_chip1_hierarchy_no_mem.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1245.137 ; gain = 34.672 ; free physical = 9456 ; free virtual = 30151
Restored from archive | CPU: 2.670000 secs | Memory: 30.241272 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1245.137 ; gain = 34.672 ; free physical = 9456 ; free virtual = 30151
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1034051
open_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1245.137 ; gain = 435.609 ; free physical = 9527 ; free virtual = 30151
# puts "Report timing_summary"
Report timing_summary
# report_timing_summary
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Thu Mar 19 17:23:54 2015
| Host         : lazarus running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing_summary
| Design       : sv_chip1_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 68 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 138 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.767    -1241.775                   3799                18501        0.061        0.000                      0                18501        0.850        0.000                       0                 11406  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
tm3_clk_v0  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
tm3_clk_v0         -0.767    -1241.775                   3799                18501        0.061        0.000                      0                18501        0.850        0.000                       0                 11406  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  tm3_clk_v0
  To Clock:  tm3_clk_v0

Setup :         3799  Failing Endpoints,  Worst Slack       -0.767ns,  Total Violation    -1241.775ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.767ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/in_r_im_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/limxrim_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 1.256ns (38.728%)  route 1.987ns (61.272%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.365ns = ( 5.865 - 2.500 ) 
    Source Clock Delay      (SCD):    3.640ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       1.177     3.640    wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/tm3_clk_v0_IBUF_BUFG
    SLICE_X18Y199                                                     r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/in_r_im_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y199        FDRE (Prop_fdre_C_Q)         0.254     3.894 r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/in_r_im_reg_reg[4]/Q
                         net (fo=102, routed)         0.669     4.563    wrapper_norm_corr_5_inst_p/corr_5_inst/inst_sh_reg_1/I1[4]
    SLICE_X9Y198         LUT2 (Prop_lut2_I1_O)        0.048     4.611 r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_sh_reg_1/limxrim_reg[14]_i_36__63/O
                         net (fo=1, routed)           0.338     4.949    wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/I69
    SLICE_X8Y199         LUT6 (Prop_lut6_I3_O)        0.129     5.078 r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/limxrim_reg[14]_i_28__63/O
                         net (fo=1, routed)           0.000     5.078    wrapper_norm_corr_5_inst_p/corr_5_inst/inst_sh_reg_1/O97[0]
    SLICE_X8Y199         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.284     5.362 r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_sh_reg_1/limxrim_reg_reg[14]_i_13__63/O[3]
                         net (fo=2, routed)           0.340     5.702    wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/I52[3]
    SLICE_X7Y199         LUT4 (Prop_lut4_I3_O)        0.120     5.822 r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/limxrim_reg[14]_i_16__63/O
                         net (fo=2, routed)           0.304     6.126    wrapper_norm_corr_5_inst_p/corr_5_inst/inst_sh_reg_1/I10
    SLICE_X7Y200         LUT6 (Prop_lut6_I5_O)        0.043     6.169 r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_sh_reg_1/limxrim_reg[14]_i_5__63/O
                         net (fo=2, routed)           0.336     6.505    wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/I9[0]
    SLICE_X6Y200         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     6.781 r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/limxrim_reg_reg[14]_i_1__63/CO[3]
                         net (fo=1, routed)           0.000     6.781    wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/n_0_limxrim_reg_reg[14]_i_1__63
    SLICE_X6Y201         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.883 r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/limxrim_reg_reg[15]_i_1__63/O[0]
                         net (fo=1, routed)           0.000     6.883    wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/limxrim_reg0[15]
    SLICE_X6Y201         FDRE                                         r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/limxrim_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500 r  
    AF30                                              0.000     2.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       1.112     5.865    wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/tm3_clk_v0_IBUF_BUFG
    SLICE_X6Y201                                                      r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/limxrim_reg_reg[15]/C
                         clock pessimism              0.209     6.075    
                         clock uncertainty           -0.035     6.039    
    SLICE_X6Y201         FDRE (Setup_fdre_C_D)        0.076     6.115    wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/limxrim_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          6.115    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                 -0.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_9/corr_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/corr_out_9_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.118ns (55.557%)  route 0.094ns (44.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       0.609     1.663    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_9/tm3_clk_v0_IBUF_BUFG
    SLICE_X44Y251                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_9/corr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y251        FDRE (Prop_fdre_C_Q)         0.118     1.781 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_9/corr_out_reg[2]/Q
                         net (fo=1, routed)           0.094     1.876    wrapper_norm_corr_20_inst_n/corr_20_inst/n_21_inst_corr_9
    SLICE_X45Y249        FDRE                                         r  wrapper_norm_corr_20_inst_n/corr_20_inst/corr_out_9_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       0.735     2.028    wrapper_norm_corr_20_inst_n/corr_20_inst/tm3_clk_v0_IBUF_BUFG
    SLICE_X45Y249                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/corr_out_9_reg[2]/C
                         clock pessimism             -0.246     1.781    
    SLICE_X45Y249        FDRE (Hold_fdre_C_D)         0.033     1.814    wrapper_norm_corr_20_inst_n/corr_20_inst/corr_out_9_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tm3_clk_v0
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { tm3_clk_v0 }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.349     2.500   1.151  BUFGCTRL_X0Y0  tm3_clk_v0_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.400     1.250   0.850  SLICE_X55Y246  port_bus_1to0_inst/v_corr_20_15_tmp_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350     1.250   0.900  SLICE_X21Y244  corr_out_12_reg[10]/C



report_timing_summary: Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 1958.562 ; gain = 713.426 ; free physical = 8961 ; free virtual = 29585
# quit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 19 17:23:54 2015...
