--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Controller.twx Controller.ncd -o Controller.twr
Controller.pcf

Design file:              Controller.ncd
Physical constraint file: Controller.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
code<0>     |    0.363(R)|    0.803(R)|clk_BUFGP         |   0.000|
code<1>     |   -0.331(R)|    1.358(R)|clk_BUFGP         |   0.000|
code<2>     |    0.105(R)|    1.008(R)|clk_BUFGP         |   0.000|
done        |    3.308(R)|    0.783(R)|clk_BUFGP         |   0.000|
rst         |    1.825(R)|    0.990(R)|clk_BUFGP         |   0.000|
start       |    2.045(R)|    0.482(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
i<0>        |    7.298(R)|clk_BUFGP         |   0.000|
i<1>        |    7.321(R)|clk_BUFGP         |   0.000|
i<2>        |    7.517(R)|clk_BUFGP         |   0.000|
i<3>        |    7.770(R)|clk_BUFGP         |   0.000|
load        |    7.086(R)|clk_BUFGP         |   0.000|
m<0>        |    7.379(R)|clk_BUFGP         |   0.000|
m<1>        |    7.183(R)|clk_BUFGP         |   0.000|
op          |    7.131(R)|clk_BUFGP         |   0.000|
t           |    7.156(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.614|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jun 16 16:46:38 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 104 MB



