read_verilog ../top.v
proc
memory
write_spice -top u sp.sp
write_verilog synth.v
