JDF B
// Created by Version 2.1 
PROJECT ISP_lab13
DESIGN isp_lab13 Normal
DEVKIT LC4256V-75T144I
ENTRY Schematic/Verilog HDL
MODULE temp.v
MODSTYLE LCD Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ModelSim
TOPMODULE LCD
