# ðŸ§± 3.2 ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿æ§‹é€ ã®å¤‰åŒ–ï¼šSTIãƒ»æµ…æŽ¥åˆãƒ»LDDãƒ»ã‚µãƒªã‚µã‚¤ãƒ‰  
# ðŸ§± 3.2 Transistor Structure Innovations: STI, Shallow Junctions, LDD, and Salicide

---

## ðŸ§­ æ¦‚è¦ï½œOverview

å¾®ç´°åŒ–ãŒé€²ã‚€ã«ã¤ã‚Œã€CMOSã¯å˜ãªã‚‹å¯¸æ³•ç¸®å°ã§ã¯ç«‹ã¡è¡Œã‹ãšã€**æ§‹é€ çš„ãƒ–ãƒ¬ã‚¤ã‚¯ã‚¹ãƒ«ãƒ¼**ãŒå¿…è¦ã¨ãªã‚Šã¾ã—ãŸã€‚  
æœ¬ç¯€ã§ã¯ã€ãã‚Œã‚’å®Ÿç¾ã—ãŸä¸»è¦æŠ€è¡“ï¼š**STIï¼ˆæµ…æºéš”é›¢ï¼‰ãƒ»LDDãƒ»æµ…æŽ¥åˆãƒ»ã‚µãƒªã‚µã‚¤ãƒ‰å½¢æˆ**ã‚’æ•´ç†ã—ã¾ã™ã€‚

> As CMOS scaled down, structural innovationsâ€”not just shrinkingâ€”became essential.  
> This section covers four key techniques: **STI, LDD, Shallow Junctions, and Salicide**.

---

## ðŸ“Œ LOCOSã‹ã‚‰STIã¸ï¼šéš”é›¢æ§‹é€ ã®é©æ–°  
### ðŸ“˜ From LOCOS to STI: Isolation Revolution

#### â–¶ LOCOSã®é™ç•Œï½œLimitations of LOCOS  
- å¾“æ¥ã®**LOCOSï¼ˆLocal Oxidation of Siliconï¼‰**ã«ã‚ˆã‚‹SiOâ‚‚éš”é›¢ã«ã¯å•é¡ŒãŒå¤šã‹ã£ãŸ  
  - ã€Œé³¥ã®ãã¡ã°ã—ï¼ˆBirdâ€™s Beakï¼‰ã€ â†’ **é¢ç©ã®ç„¡é§„ / å¯†åº¦åˆ¶ç´„**  
  - æ¨ªæ–¹å‘ã«åºƒãŒã‚‹é…¸åŒ–è†œãŒè¨­è¨ˆã®éšœå®³ã«  

> LOCOS isolation created **bulky oxide regions** with bird's beak structures, wasting layout area.

#### â–¶ STIã®å°Žå…¥ï½œIntroduction of STI (Shallow Trench Isolation)  
- æµ…ã„æºã‚’ã‚¨ãƒƒãƒãƒ³ã‚°ã—ã€SiOâ‚‚ã‚„ãƒãƒ¼ãƒ‰ãƒžã‚¹ã‚¯ã§åŸ‹ã‚ã‚‹  
- ãƒ¡ãƒªãƒƒãƒˆï¼š  
  - é³¥ã®ãã¡ã°ã—ãŒç„¡ãã€**ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆè‡ªç”±åº¦ã¨å¯†åº¦å‘ä¸Š**  
  - ãƒ•ãƒ©ãƒƒãƒˆãªæ§‹é€  â†’ **å¾Œå·¥ç¨‹ï¼ˆé…ç·šï¼‰ã¨ã®æ•´åˆæ€§ã‚‚å‘ä¸Š**

> STI replaces LOCOS with **etched trenches filled with oxide**, improving density and process uniformity.

---

## ðŸ”‹ æµ…æŽ¥åˆã¨LDDï½œShallow Junctions and Lightly Doped Drain

### â–¶ æŽ¥åˆæ·±ã•ã®é™ç•Œï½œLimits of Junction Depth  
- å¾®ç´°åŒ–ã«ä¼´ã„ã€S/DæŽ¥åˆãŒæ·±ã™ãŽã‚‹ã¨  
  - **çŸ­ãƒãƒ£ãƒãƒ«åŠ¹æžœ / ãƒ‘ãƒ³ãƒã‚¹ãƒ«ãƒ¼ / é«˜é›»ç•ŒåŠ£åŒ–**ã®ãƒªã‚¹ã‚¯å¢—  
- æ‹¡æ•£æ¡ä»¶ï¼ˆæ¸©åº¦ãƒ»æ™‚é–“ï¼‰ã‚’æœ€é©åŒ–ã—ã¦**æµ…æŽ¥åˆåŒ–**

> Deep junctions cause **punch-through and reliability issues** in scaled devices â†’ shallow junctions mitigate this.

### â–¶ LDDæ§‹é€ ã®æ„ç¾©ï½œLDD Structure for Reliability  
- **LDDï¼ˆLightly Doped Drainï¼‰** = ãƒ‰ãƒ¬ã‚¤ãƒ³ç›´ä¸‹ã« nâ»é ˜åŸŸã‚’è¿½åŠ   
- æ§‹é€ ä¾‹ï¼šSource â€“ nâ» â€“ nâº â€“ Drain  
- åŠ¹æžœï¼š  
  - **é›»ç•Œç·©å’Œ â†’ HCIï¼ˆãƒ›ãƒƒãƒˆã‚­ãƒ£ãƒªã‚¢æ³¨å…¥ï¼‰æŠ‘åˆ¶**  
  - é•·æœŸä¿¡é ¼æ€§ã¨æ€§èƒ½ã®ãƒãƒ©ãƒ³ã‚¹ã‚’ä¸¡ç«‹

> LDD introduces a **graded doping** region to reduce electric field peaks and enhance long-term reliability.

---

## âš™ï¸ ã‚µãƒªã‚µã‚¤ãƒ‰å½¢æˆï½œSelf-Aligned Silicide Formation

### â–¶ ã‚µãƒªã‚µã‚¤ãƒ‰ã¨ã¯ï¼Ÿï½œWhat is Salicide?  
- Source/Drain/ã‚²ãƒ¼ãƒˆé›»æ¥µä¸Šã«**é‡‘å±žã‚·ãƒªã‚µã‚¤ãƒ‰ï¼ˆä¾‹ï¼šTiSiâ‚‚, CoSiâ‚‚ï¼‰**ã‚’å½¢æˆ  
- ã€Œè‡ªå·±æ•´åˆã€ãƒ—ãƒ­ã‚»ã‚¹ã«ã‚ˆã‚Šå¯¸æ³•ã‚ºãƒ¬ã‚’æŽ’é™¤ï¼ˆãƒžã‚¹ã‚¯ä¸è¦ï¼‰

> Salicide = **metal silicide layers** formed selectively on diffusion and gate regions via self-aligned process.

### â–¶ åŠ¹æžœï½œBenefits  
- æŠµæŠ—ä½Žæ¸› â†’ **é«˜é€Ÿå‹•ä½œ**  
- ã‚³ãƒ³ã‚¿ã‚¯ãƒˆå¯¸æ³•ã®ç¸®å°ã‚’æ”¯æ´ â†’ **é…ç·šãƒ”ãƒƒãƒå‘ä¸Š**

> It reduces contact and gate resistance for **faster switching** and supports **denser interconnects**.

---

## ðŸ— å„ä¸–ä»£ã¨ã®é–¢é€£æŠ€è¡“ãƒžãƒƒãƒ—ï½œNode-Wise Technology Map

| Node | STIå°Žå…¥ | LDDå°Žå…¥ | ã‚µãƒªã‚µã‚¤ãƒ‰å°Žå…¥ | å‚™è€ƒ |
|------|---------|---------|----------------|------|
| 0.5Âµm | Ã—ï¼ˆLOCOSï¼‰ | â—¯ï¼ˆåˆæœŸï¼‰ | Ã— | LDDé»Žæ˜ŽæœŸ |
| 0.35Âµm | â–³ï¼ˆæ··åœ¨ï¼‰ | â—¯ | Ã— | STIã®è©¦è¡Œå°Žå…¥ |
| 0.25Âµm | â—¯ | â—¯ | â–³ï¼ˆä¸€éƒ¨æŽ¡ç”¨ï¼‰ | STIæ¨™æº–åŒ–é–‹å§‹ |
| 0.18Âµm | â—¯ | â—¯ | â—¯ï¼ˆTiSiâ‚‚ï¼‰ | ã‚µãƒªã‚µã‚¤ãƒ‰æ­£å¼å°Žå…¥ |
| 0.13Âµm | â—¯ | â—¯ | â—¯ï¼ˆCoSiâ‚‚ï¼‰ | æŠµæŠ—å¯¾ç­–ãƒ»å¯¸æ³•å¯¾ç­–æœ¬æ ¼åŒ– |
| 90nm | â—¯ | â—¯ | â—¯ï¼ˆNiSiï¼‰ | NiSiã«ã‚ˆã‚‹ãƒªãƒ¼ã‚¯ä½Žæ¸› |

---

## ðŸ–¼ï¸ å›³è§£ã‚¬ã‚¤ãƒ‰ï¼ˆå¾Œæ—¥è£œå®Œï¼‰ï½œIllustration Guide (to be added)

| å›³ç•ªå· | å†…å®¹ â€“ Description |
|--------|--------------------|
| Fig.1  | LOCOS vs STI cross-section (Bird's beak vs planar isolation) |
| Fig.2  | LDDæ§‹é€ ã¨é›»ç•Œåˆ†å¸ƒã‚¤ãƒ¡ãƒ¼ã‚¸ |
| Fig.3  | ã‚µãƒªã‚µã‚¤ãƒ‰å½¢æˆãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼ |

> Visuals support structural understanding of each concept.

---

## ðŸ“Ž æ•™è‚²çš„è£œè¶³ï½œDesign Implications in Education

| æŠ€è¡“ | è¨­è¨ˆãƒ«ãƒ¼ãƒ«ã¸ã®å½±éŸ¿ / Impact on Design Rules |
|------|---------------------------------------------|
| STI | N+/P+é–“è·é›¢ã€ã‚¦ã‚§ãƒ«é–“è·é›¢ã®**æœ€å°åŒ–ãŒå¯èƒ½** |
| LDD | **HCIè€æ€§å‘ä¸Š**ã¨ãƒ‘ãƒ•ã‚©ãƒ¼ãƒžãƒ³ã‚¹è¨­è¨ˆã®ãƒˆãƒ¬ãƒ¼ãƒ‰ã‚ªãƒ•ç†è§£ |
| ã‚µãƒªã‚µã‚¤ãƒ‰ | ã‚³ãƒ³ã‚¿ã‚¯ãƒˆå½¢æˆã®åˆ¶é™ç·©å’Œã€**é«˜å¯†åº¦ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆå¯¾å¿œ** |

---

## ðŸ§  æœ¬ç¯€ã®ã¾ã¨ã‚ï½œSummary

| è¦ç‚¹ / Key Takeaway | èª¬æ˜Ž / Explanation |
|---------------------|--------------------|
| STI | é¢ç©åŠ¹çŽ‡ã¨ãƒªãƒ¼ã‚¯æŠ‘åˆ¶ã‚’ä¸¡ç«‹ã™ã‚‹éš”é›¢æŠ€è¡“ |
| LDD | é«˜é›»ç•Œã®ç·©å’Œã«ã‚ˆã‚‹ä¿¡é ¼æ€§å‘ä¸Š |
| ã‚µãƒªã‚µã‚¤ãƒ‰ | æŠµæŠ—ä½Žæ¸›ã¨å¯¸æ³•ç¸®å°ã‚’æ”¯æ´ |

---

## ðŸ“˜ æ¬¡ç¯€ã¸ã®æŽ¥ç¶šï½œLead-in to Section 3.3

ðŸ‘‰ æ¬¡ç¯€ [**3.3 é…ç·šãƒ»ãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£æŠ€è¡“ã®é€²åŒ–**](./3.3_interconnect_and_litho.md) ã§ã¯ã€  
**Alã‹ã‚‰Cuã¸ã®ææ–™é©æ–°**ã€**å¤šå±¤åŒ–æŠ€è¡“**ã€**OPCã‚„ãƒãƒ¼ãƒ•ãƒˆãƒ¼ãƒ³ãƒžã‚¹ã‚¯**ã¨ã„ã£ãŸ  
å¾®ç´°åŒ–ã‚’æ”¯ãˆãŸé…ç·šï¼†éœ²å…‰æŠ€è¡“ã®é€²åŒ–ã‚’æ‰±ã„ã¾ã™ã€‚

> In Section [3.3](./3.3_interconnect_and_litho.md), weâ€™ll explore **interconnect innovations** such as **Cu wiring**, **multi-layer stacks**, and **lithography advances** like OPC and RET.

---
