<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\git\TangNano9K_motordriver\sampleProject\StepperMotor\impl\gwsynthesis\StepperMotor.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\git\TangNano9K_motordriver\sampleProject\StepperMotor\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.09 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jan 26 13:42:43 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>886</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>426</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>34</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>motor_pulse_4</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>motor_pulse_s1/Q </td>
</tr>
<tr>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>rpll_dvi/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>rpll_dvi/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>rpll_dvi/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>26.936</td>
<td>37.125
<td>0.000</td>
<td>13.468</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>rpll_dvi/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>rpll_dvi/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>40.404</td>
<td>24.750
<td>0.000</td>
<td>20.202</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>rpll_dvi/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>rpll_dvi_ser/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>rpll_dvi_ser/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.625
<td>0.000</td>
<td>2.694</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>rpll_dvi_ser/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.750
<td>0.000</td>
<td>4.040</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>125.070(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>motor_pulse_4</td>
<td>50.000(MHz)</td>
<td>266.224(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td style="color: #FF0000;">56.540(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of rpll_dvi/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rpll_dvi/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rpll_dvi/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rpll_dvi_ser/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rpll_dvi_ser/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rpll_dvi_ser/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>motor_pulse_4</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>motor_pulse_4</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-26.335</td>
<td>24</td>
</tr>
<tr>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_dvi/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_dvi/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_dvi/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_dvi/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_dvi/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_dvi/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_dvi_ser/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_dvi_ser/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_dvi_ser/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_dvi_ser/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_dvi_ser/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_dvi_ser/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-8.748</td>
<td>inst_w12/phase_counter_2_s0/Q</td>
<td>ch1_phase_b_s2/D</td>
<td>motor_pulse_4:[R]</td>
<td>clk:[R]</td>
<td>0.741</td>
<td>0.219</td>
<td>8.840</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-7.516</td>
<td>inst_w12/phase_counter_2_s0/Q</td>
<td>ch1_phase_a_s2/D</td>
<td>motor_pulse_4:[R]</td>
<td>clk:[R]</td>
<td>0.741</td>
<td>0.219</td>
<td>7.608</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-6.776</td>
<td>inst_w12/phase_counter_1_s0/Q</td>
<td>ch1_INB2_s2/D</td>
<td>motor_pulse_4:[R]</td>
<td>clk:[R]</td>
<td>0.741</td>
<td>0.219</td>
<td>6.868</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-6.725</td>
<td>inst_12/phase_counter_1_s2/Q</td>
<td>ch1_INB1_s2/D</td>
<td>motor_pulse_4:[R]</td>
<td>clk:[R]</td>
<td>0.741</td>
<td>0.219</td>
<td>6.816</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-6.143</td>
<td>inst_12/phase_counter_1_s2/Q</td>
<td>ch1_INA2_s2/D</td>
<td>motor_pulse_4:[R]</td>
<td>clk:[R]</td>
<td>0.741</td>
<td>0.219</td>
<td>6.234</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-5.494</td>
<td>inst_12/phase_counter_1_s2/Q</td>
<td>ch1_INA1_s2/D</td>
<td>motor_pulse_4:[R]</td>
<td>clk:[R]</td>
<td>0.741</td>
<td>0.219</td>
<td>5.585</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-4.219</td>
<td>tpg_inst/hcounter_5_s0/Q</td>
<td>tpg_inst/video_data_22_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>17.287</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-4.219</td>
<td>tpg_inst/hcounter_5_s0/Q</td>
<td>tpg_inst/video_data_23_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>17.287</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-3.444</td>
<td>dvi_out_inst/video_regs[0].data_16_s0/Q</td>
<td>dvi_out_inst/counter1_7_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>16.512</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-2.102</td>
<td>dvi_out_inst/video_regs[0].data_16_s0/Q</td>
<td>dvi_out_inst/counter1_5_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>15.170</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-1.927</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/Q</td>
<td>dvi_out_inst/counter2_7_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>14.995</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-1.463</td>
<td>dvi_out_inst/video_regs[0].data_16_s0/Q</td>
<td>dvi_out_inst/counter1_6_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>14.531</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-1.416</td>
<td>dvi_out_inst/video_regs[0].data_20_s0/Q</td>
<td>dvi_out_inst/counter0_6_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>14.484</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-1.206</td>
<td>dvi_out_inst/video_regs[0].data_20_s0/Q</td>
<td>dvi_out_inst/counter0_7_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>14.274</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.919</td>
<td>dvi_out_inst/video_regs[0].data_16_s0/Q</td>
<td>dvi_out_inst/counter1_4_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>13.987</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.885</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/Q</td>
<td>dvi_out_inst/counter2_6_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>13.953</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-0.884</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/Q</td>
<td>dvi_out_inst/counter2_5_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>13.952</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-0.816</td>
<td>tpg_inst/hcounter_5_s0/Q</td>
<td>tpg_inst/video_data_20_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>13.884</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-0.711</td>
<td>dvi_out_inst/video_regs[0].data_20_s0/Q</td>
<td>dvi_out_inst/counter0_4_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>13.779</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-0.519</td>
<td>dvi_out_inst/video_regs[0].data_16_s0/Q</td>
<td>dvi_out_inst/dvi_data1_3_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>13.587</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-0.357</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/Q</td>
<td>dvi_out_inst/counter2_4_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>13.425</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-0.242</td>
<td>dvi_out_inst/video_regs[0].data_16_s0/Q</td>
<td>dvi_out_inst/dvi_data1_1_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>13.310</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-0.242</td>
<td>dvi_out_inst/video_regs[0].data_16_s0/Q</td>
<td>dvi_out_inst/dvi_data1_6_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>13.310</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-0.238</td>
<td>dvi_out_inst/video_regs[0].data_16_s0/Q</td>
<td>dvi_out_inst/dvi_data1_9_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>13.306</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-0.165</td>
<td>dvi_out_inst/video_regs[0].data_20_s0/Q</td>
<td>dvi_out_inst/dvi_data0_9_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>13.233</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.685</td>
<td>n130_s2/I0</td>
<td>motor_pulse_s1/D</td>
<td>motor_pulse_4:[R]</td>
<td>clk:[R]</td>
<td>-0.000</td>
<td>-1.029</td>
<td>0.374</td>
</tr>
<tr>
<td>2</td>
<td>0.433</td>
<td>reset_button_0_s1/Q</td>
<td>reset_seq_ext/reset_seq_16_s0/D</td>
<td>clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.816</td>
<td>1.279</td>
</tr>
<tr>
<td>3</td>
<td>0.707</td>
<td>reset_button_0_s1/Q</td>
<td>reset_seq_ext/reset_seq_1_s0/SET</td>
<td>clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.816</td>
<td>1.568</td>
</tr>
<tr>
<td>4</td>
<td>0.707</td>
<td>reset_button_0_s1/Q</td>
<td>reset_seq_ext/reset_seq_2_s0/SET</td>
<td>clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.816</td>
<td>1.568</td>
</tr>
<tr>
<td>5</td>
<td>0.707</td>
<td>reset_button_0_s1/Q</td>
<td>reset_seq_ext/reset_seq_3_s0/SET</td>
<td>clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.816</td>
<td>1.568</td>
</tr>
<tr>
<td>6</td>
<td>0.707</td>
<td>reset_button_0_s1/Q</td>
<td>reset_seq_ext/reset_seq_4_s0/SET</td>
<td>clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.816</td>
<td>1.568</td>
</tr>
<tr>
<td>7</td>
<td>0.707</td>
<td>reset_button_0_s1/Q</td>
<td>reset_seq_ext/reset_seq_5_s0/SET</td>
<td>clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.816</td>
<td>1.568</td>
</tr>
<tr>
<td>8</td>
<td>0.707</td>
<td>reset_button_0_s1/Q</td>
<td>reset_seq_ext/reset_seq_12_s0/SET</td>
<td>clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.816</td>
<td>1.568</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>antiChatter_sw2_2_s1/Q</td>
<td>antiChatter_sw2_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>antiChatter_sw2_3_s1/Q</td>
<td>antiChatter_sw2_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>inst_w12/vref_count_1_s0/Q</td>
<td>inst_w12/vref_count_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>antiChatter_rotary1_0_s1/Q</td>
<td>antiChatter_rotary1_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>antiChatter_rotary1_1_s1/Q</td>
<td>antiChatter_rotary1_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>antiChatter_rotary1_3_s1/Q</td>
<td>antiChatter_rotary1_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.710</td>
<td>inst_w12/vref_count_3_s0/Q</td>
<td>inst_w12/vref_count_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>16</td>
<td>0.710</td>
<td>inst_w12/vref_count_0_s0/Q</td>
<td>inst_w12/vref_count_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>17</td>
<td>0.710</td>
<td>tpg_inst/hcounter_0_s0/Q</td>
<td>tpg_inst/hcounter_0_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>18</td>
<td>0.710</td>
<td>inst_12/phase_counter_1_s2/Q</td>
<td>inst_12/phase_counter_1_s2/D</td>
<td>motor_pulse_4:[R]</td>
<td>motor_pulse_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>19</td>
<td>0.710</td>
<td>inst_w12/phase_counter_2_s0/Q</td>
<td>inst_w12/phase_counter_2_s0/D</td>
<td>motor_pulse_4:[R]</td>
<td>motor_pulse_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>20</td>
<td>0.711</td>
<td>tpg_inst/vcounter_1_s0/Q</td>
<td>tpg_inst/vcounter_1_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>21</td>
<td>0.711</td>
<td>inst_w12/phase_counter_1_s0/Q</td>
<td>inst_w12/phase_counter_1_s0/D</td>
<td>motor_pulse_4:[R]</td>
<td>motor_pulse_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>22</td>
<td>0.712</td>
<td>antiChatter_sw2_0_s3/Q</td>
<td>antiChatter_sw2_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>23</td>
<td>0.712</td>
<td>vref_level_3_s0/Q</td>
<td>vref_level_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>24</td>
<td>0.712</td>
<td>tpg_inst/vcounter_6_s0/Q</td>
<td>tpg_inst/vcounter_6_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>25</td>
<td>0.712</td>
<td>inst_w12/phase_counter_0_s0/Q</td>
<td>inst_w12/phase_counter_0_s0/D</td>
<td>motor_pulse_4:[R]</td>
<td>motor_pulse_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.858</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_data2/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.347</td>
<td>-0.625</td>
<td>2.755</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.858</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_data1/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.347</td>
<td>-0.625</td>
<td>2.755</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.858</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_data0/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.347</td>
<td>-0.625</td>
<td>2.755</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.858</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_clock/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.347</td>
<td>-0.625</td>
<td>2.755</td>
</tr>
<tr>
<td>5</td>
<td>0.482</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_data2/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.694</td>
<td>-0.618</td>
<td>2.755</td>
</tr>
<tr>
<td>6</td>
<td>0.482</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_data1/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.694</td>
<td>-0.618</td>
<td>2.755</td>
</tr>
<tr>
<td>7</td>
<td>0.482</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_data0/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.694</td>
<td>-0.618</td>
<td>2.755</td>
</tr>
<tr>
<td>8</td>
<td>0.482</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_clock/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.694</td>
<td>-0.618</td>
<td>2.755</td>
</tr>
<tr>
<td>9</td>
<td>10.668</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_data2/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>2.755</td>
</tr>
<tr>
<td>10</td>
<td>10.668</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_data1/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>2.755</td>
</tr>
<tr>
<td>11</td>
<td>10.668</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_data0/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>2.755</td>
</tr>
<tr>
<td>12</td>
<td>10.668</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_clock/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>2.755</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.185</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_data2/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.647</td>
<td>1.877</td>
</tr>
<tr>
<td>2</td>
<td>1.185</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_data1/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.647</td>
<td>1.877</td>
</tr>
<tr>
<td>3</td>
<td>1.185</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_data0/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.647</td>
<td>1.877</td>
</tr>
<tr>
<td>4</td>
<td>1.185</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_clock/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.647</td>
<td>1.877</td>
</tr>
<tr>
<td>5</td>
<td>1.862</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_data2/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.877</td>
</tr>
<tr>
<td>6</td>
<td>1.862</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_data1/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.877</td>
</tr>
<tr>
<td>7</td>
<td>1.862</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_data0/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.877</td>
</tr>
<tr>
<td>8</td>
<td>1.862</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_clock/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.877</td>
</tr>
<tr>
<td>9</td>
<td>2.526</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_data2/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.347</td>
<td>-0.653</td>
<td>1.877</td>
</tr>
<tr>
<td>10</td>
<td>2.526</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_data1/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.347</td>
<td>-0.653</td>
<td>1.877</td>
</tr>
<tr>
<td>11</td>
<td>2.526</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_data0/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.347</td>
<td>-0.653</td>
<td>1.877</td>
</tr>
<tr>
<td>12</td>
<td>2.526</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_clock/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.347</td>
<td>-0.653</td>
<td>1.877</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>5.406</td>
<td>6.656</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
<td>reset_seq_ext/reset_seq_15_s0</td>
</tr>
<tr>
<td>2</td>
<td>5.406</td>
<td>6.656</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
<td>reset_seq_ext/reset_seq_14_s0</td>
</tr>
<tr>
<td>3</td>
<td>5.406</td>
<td>6.656</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
<td>dvi_out_inst/video_regs[0].hsync_s0</td>
</tr>
<tr>
<td>4</td>
<td>5.406</td>
<td>6.656</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
<td>dvi_out_inst/video_regs[0].data_20_s0</td>
</tr>
<tr>
<td>5</td>
<td>5.406</td>
<td>6.656</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
<td>dvi_out_inst/video_regs[0].data_14_s0</td>
</tr>
<tr>
<td>6</td>
<td>5.406</td>
<td>6.656</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
<td>dvi_out_inst/video_regs[0].data_10_s0</td>
</tr>
<tr>
<td>7</td>
<td>5.406</td>
<td>6.656</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
<td>dvi_out_inst/video_regs[0].data_8_s0</td>
</tr>
<tr>
<td>8</td>
<td>5.406</td>
<td>6.656</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
<td>dvi_out_inst/video_regs[0].data_12_s0</td>
</tr>
<tr>
<td>9</td>
<td>5.406</td>
<td>6.656</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
<td>dvi_out_inst/video_regs[0].data_19_s0</td>
</tr>
<tr>
<td>10</td>
<td>5.406</td>
<td>6.656</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
<td>dvi_out_inst/video_regs[0].data_17_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>750.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>741.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_w12/phase_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ch1_phase_b_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>motor_pulse_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>motor_pulse_4</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R16C11[0][A]</td>
<td>motor_pulse_s1/Q</td>
</tr>
<tr>
<td>741.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>inst_w12/phase_counter_2_s0/CLK</td>
</tr>
<tr>
<td>741.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">inst_w12/phase_counter_2_s0/Q</td>
</tr>
<tr>
<td>742.735</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td>inst_w12/n20_s0/I2</td>
</tr>
<tr>
<td>743.834</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C13[3][A]</td>
<td style=" background: #97FFFF;">inst_w12/n20_s0/F</td>
</tr>
<tr>
<td>743.844</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td>n166_s5/I0</td>
</tr>
<tr>
<td>744.667</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td style=" background: #97FFFF;">n166_s5/F</td>
</tr>
<tr>
<td>745.471</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>n166_s4/I1</td>
</tr>
<tr>
<td>746.570</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">n166_s4/F</td>
</tr>
<tr>
<td>750.285</td>
<td>3.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB33[A]</td>
<td style=" font-weight:bold;">ch1_phase_b_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>741.723</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>741.967</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB33[A]</td>
<td>ch1_phase_b_s2/CLK</td>
</tr>
<tr>
<td>741.937</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ch1_phase_b_s2</td>
</tr>
<tr>
<td>741.536</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB33[A]</td>
<td>ch1_phase_b_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.219</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.020, 34.163%; route: 5.362, 60.652%; tC2Q: 0.458, 5.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>749.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>741.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_w12/phase_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ch1_phase_a_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>motor_pulse_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>motor_pulse_4</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R16C11[0][A]</td>
<td>motor_pulse_s1/Q</td>
</tr>
<tr>
<td>741.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>inst_w12/phase_counter_2_s0/CLK</td>
</tr>
<tr>
<td>741.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">inst_w12/phase_counter_2_s0/Q</td>
</tr>
<tr>
<td>742.735</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td>n165_s6/I2</td>
</tr>
<tr>
<td>743.834</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td style=" background: #97FFFF;">n165_s6/F</td>
</tr>
<tr>
<td>743.839</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td>n165_s5/I0</td>
</tr>
<tr>
<td>744.871</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td style=" background: #97FFFF;">n165_s5/F</td>
</tr>
<tr>
<td>745.675</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>n165_s7/I0</td>
</tr>
<tr>
<td>746.301</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">n165_s7/F</td>
</tr>
<tr>
<td>749.053</td>
<td>2.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB8[A]</td>
<td style=" font-weight:bold;">ch1_phase_a_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>741.723</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>741.967</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>ch1_phase_a_s2/CLK</td>
</tr>
<tr>
<td>741.937</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ch1_phase_a_s2</td>
</tr>
<tr>
<td>741.536</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB8[A]</td>
<td>ch1_phase_a_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.219</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 36.238%; route: 4.393, 57.737%; tC2Q: 0.458, 6.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.776</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>748.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>741.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_w12/phase_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ch1_INB2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>motor_pulse_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>motor_pulse_4</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R16C11[0][A]</td>
<td>motor_pulse_s1/Q</td>
</tr>
<tr>
<td>741.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>inst_w12/phase_counter_1_s0/CLK</td>
</tr>
<tr>
<td>741.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R15C13[0][A]</td>
<td style=" font-weight:bold;">inst_w12/phase_counter_1_s0/Q</td>
</tr>
<tr>
<td>742.754</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[3][B]</td>
<td>n170_s8/I2</td>
</tr>
<tr>
<td>743.786</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C15[3][B]</td>
<td style=" background: #97FFFF;">n170_s8/F</td>
</tr>
<tr>
<td>744.127</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>n168_s5/I2</td>
</tr>
<tr>
<td>745.226</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td style=" background: #97FFFF;">n168_s5/F</td>
</tr>
<tr>
<td>748.313</td>
<td>3.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB31[A]</td>
<td style=" font-weight:bold;">ch1_INB2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>741.723</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>741.967</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB31[A]</td>
<td>ch1_INB2_s2/CLK</td>
</tr>
<tr>
<td>741.937</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ch1_INB2_s2</td>
</tr>
<tr>
<td>741.536</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB31[A]</td>
<td>ch1_INB2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.219</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 31.029%; route: 4.278, 62.298%; tC2Q: 0.458, 6.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>748.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>741.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_12/phase_counter_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ch1_INB1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>motor_pulse_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>motor_pulse_4</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R16C11[0][A]</td>
<td>motor_pulse_s1/Q</td>
</tr>
<tr>
<td>741.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>inst_12/phase_counter_1_s2/CLK</td>
</tr>
<tr>
<td>741.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C14[0][A]</td>
<td style=" font-weight:bold;">inst_12/phase_counter_1_s2/Q</td>
</tr>
<tr>
<td>742.719</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[2][B]</td>
<td>n168_s6/I2</td>
</tr>
<tr>
<td>743.818</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C15[2][B]</td>
<td style=" background: #97FFFF;">n168_s6/F</td>
</tr>
<tr>
<td>743.829</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>n167_s5/I3</td>
</tr>
<tr>
<td>744.861</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td style=" background: #97FFFF;">n167_s5/F</td>
</tr>
<tr>
<td>748.261</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB29[B]</td>
<td style=" font-weight:bold;">ch1_INB1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>741.723</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>741.967</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>ch1_INB1_s2/CLK</td>
</tr>
<tr>
<td>741.937</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ch1_INB1_s2</td>
</tr>
<tr>
<td>741.536</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB29[B]</td>
<td>ch1_INB1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.219</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 31.263%; route: 4.227, 62.013%; tC2Q: 0.458, 6.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>747.679</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>741.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_12/phase_counter_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ch1_INA2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>motor_pulse_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>motor_pulse_4</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R16C11[0][A]</td>
<td>motor_pulse_s1/Q</td>
</tr>
<tr>
<td>741.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>inst_12/phase_counter_1_s2/CLK</td>
</tr>
<tr>
<td>741.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C14[0][A]</td>
<td style=" font-weight:bold;">inst_12/phase_counter_1_s2/Q</td>
</tr>
<tr>
<td>742.719</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td>n170_s7/I0</td>
</tr>
<tr>
<td>743.818</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C15[1][B]</td>
<td style=" background: #97FFFF;">n170_s7/F</td>
</tr>
<tr>
<td>743.829</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>n170_s5/I3</td>
</tr>
<tr>
<td>744.928</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" background: #97FFFF;">n170_s5/F</td>
</tr>
<tr>
<td>747.679</td>
<td>2.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB8[B]</td>
<td style=" font-weight:bold;">ch1_INA2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>741.723</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>741.967</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[B]</td>
<td>ch1_INA2_s2/CLK</td>
</tr>
<tr>
<td>741.937</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ch1_INA2_s2</td>
</tr>
<tr>
<td>741.536</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB8[B]</td>
<td>ch1_INA2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.219</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.198, 35.257%; route: 3.578, 57.391%; tC2Q: 0.458, 7.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.494</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>747.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>741.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_12/phase_counter_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ch1_INA1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>motor_pulse_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>motor_pulse_4</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R16C11[0][A]</td>
<td>motor_pulse_s1/Q</td>
</tr>
<tr>
<td>741.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>inst_12/phase_counter_1_s2/CLK</td>
</tr>
<tr>
<td>741.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C14[0][A]</td>
<td style=" font-weight:bold;">inst_12/phase_counter_1_s2/Q</td>
</tr>
<tr>
<td>742.719</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td>n170_s7/I0</td>
</tr>
<tr>
<td>743.818</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C15[1][B]</td>
<td style=" background: #97FFFF;">n170_s7/F</td>
</tr>
<tr>
<td>743.829</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[2][A]</td>
<td>n169_s5/I3</td>
</tr>
<tr>
<td>744.928</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C15[2][A]</td>
<td style=" background: #97FFFF;">n169_s5/F</td>
</tr>
<tr>
<td>747.030</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB13[B]</td>
<td style=" font-weight:bold;">ch1_INA1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>741.723</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>741.967</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB13[B]</td>
<td>ch1_INA1_s2/CLK</td>
</tr>
<tr>
<td>741.937</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ch1_INA1_s2</td>
</tr>
<tr>
<td>741.536</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB13[B]</td>
<td>ch1_INA1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.219</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.198, 39.355%; route: 2.929, 52.439%; tC2Q: 0.458, 8.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>tpg_inst/hcounter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tpg_inst/video_data_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][A]</td>
<td>tpg_inst/hcounter_5_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R12C18[2][A]</td>
<td style=" font-weight:bold;">tpg_inst/hcounter_5_s0/Q</td>
</tr>
<tr>
<td>3.199</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][B]</td>
<td>tpg_inst/n888_s111/I0</td>
</tr>
<tr>
<td>4.231</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C19[2][B]</td>
<td style=" background: #97FFFF;">tpg_inst/n888_s111/F</td>
</tr>
<tr>
<td>4.727</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[1][B]</td>
<td>tpg_inst/n888_s95/I1</td>
</tr>
<tr>
<td>5.759</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C17[1][B]</td>
<td style=" background: #97FFFF;">tpg_inst/n888_s95/F</td>
</tr>
<tr>
<td>6.563</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>tpg_inst/n888_s70/I0</td>
</tr>
<tr>
<td>7.385</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C19[0][B]</td>
<td style=" background: #97FFFF;">tpg_inst/n888_s70/F</td>
</tr>
<tr>
<td>8.386</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>tpg_inst/n888_s43/I0</td>
</tr>
<tr>
<td>9.485</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">tpg_inst/n888_s43/F</td>
</tr>
<tr>
<td>10.322</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>tpg_inst/n915_s6/I0</td>
</tr>
<tr>
<td>11.421</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C20[1][B]</td>
<td style=" background: #97FFFF;">tpg_inst/n915_s6/F</td>
</tr>
<tr>
<td>12.264</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][A]</td>
<td>tpg_inst/n888_s32/I0</td>
</tr>
<tr>
<td>12.890</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C20[3][A]</td>
<td style=" background: #97FFFF;">tpg_inst/n888_s32/F</td>
</tr>
<tr>
<td>13.716</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[3][B]</td>
<td>tpg_inst/n888_s26/I3</td>
</tr>
<tr>
<td>14.742</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C22[3][B]</td>
<td style=" background: #97FFFF;">tpg_inst/n888_s26/F</td>
</tr>
<tr>
<td>15.163</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>tpg_inst/n888_s8/I3</td>
</tr>
<tr>
<td>16.224</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">tpg_inst/n888_s8/F</td>
</tr>
<tr>
<td>16.643</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td>tpg_inst/n888_s2/I1</td>
</tr>
<tr>
<td>17.669</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C22[3][A]</td>
<td style=" background: #97FFFF;">tpg_inst/n888_s2/F</td>
</tr>
<tr>
<td>18.092</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td>tpg_inst/n1180_s0/I1</td>
</tr>
<tr>
<td>19.191</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td style=" background: #97FFFF;">tpg_inst/n1180_s0/F</td>
</tr>
<tr>
<td>19.191</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td style=" font-weight:bold;">tpg_inst/video_data_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td>tpg_inst/video_data_22_s0/CLK</td>
</tr>
<tr>
<td>14.972</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C22[2][B]</td>
<td>tpg_inst/video_data_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.922, 57.397%; route: 6.906, 39.952%; tC2Q: 0.458, 2.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>tpg_inst/hcounter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tpg_inst/video_data_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][A]</td>
<td>tpg_inst/hcounter_5_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R12C18[2][A]</td>
<td style=" font-weight:bold;">tpg_inst/hcounter_5_s0/Q</td>
</tr>
<tr>
<td>3.199</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][B]</td>
<td>tpg_inst/n888_s111/I0</td>
</tr>
<tr>
<td>4.231</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C19[2][B]</td>
<td style=" background: #97FFFF;">tpg_inst/n888_s111/F</td>
</tr>
<tr>
<td>4.727</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[1][B]</td>
<td>tpg_inst/n888_s95/I1</td>
</tr>
<tr>
<td>5.759</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C17[1][B]</td>
<td style=" background: #97FFFF;">tpg_inst/n888_s95/F</td>
</tr>
<tr>
<td>6.563</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>tpg_inst/n888_s70/I0</td>
</tr>
<tr>
<td>7.385</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C19[0][B]</td>
<td style=" background: #97FFFF;">tpg_inst/n888_s70/F</td>
</tr>
<tr>
<td>8.386</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>tpg_inst/n888_s43/I0</td>
</tr>
<tr>
<td>9.485</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">tpg_inst/n888_s43/F</td>
</tr>
<tr>
<td>10.322</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>tpg_inst/n915_s6/I0</td>
</tr>
<tr>
<td>11.421</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C20[1][B]</td>
<td style=" background: #97FFFF;">tpg_inst/n915_s6/F</td>
</tr>
<tr>
<td>12.264</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][A]</td>
<td>tpg_inst/n888_s32/I0</td>
</tr>
<tr>
<td>12.890</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C20[3][A]</td>
<td style=" background: #97FFFF;">tpg_inst/n888_s32/F</td>
</tr>
<tr>
<td>13.716</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[3][B]</td>
<td>tpg_inst/n888_s26/I3</td>
</tr>
<tr>
<td>14.742</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C22[3][B]</td>
<td style=" background: #97FFFF;">tpg_inst/n888_s26/F</td>
</tr>
<tr>
<td>15.163</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>tpg_inst/n888_s8/I3</td>
</tr>
<tr>
<td>16.224</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">tpg_inst/n888_s8/F</td>
</tr>
<tr>
<td>16.643</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td>tpg_inst/n888_s2/I1</td>
</tr>
<tr>
<td>17.669</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C22[3][A]</td>
<td style=" background: #97FFFF;">tpg_inst/n888_s2/F</td>
</tr>
<tr>
<td>18.092</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>tpg_inst/n1179_s0/I1</td>
</tr>
<tr>
<td>19.191</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td style=" background: #97FFFF;">tpg_inst/n1179_s0/F</td>
</tr>
<tr>
<td>19.191</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td style=" font-weight:bold;">tpg_inst/video_data_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>tpg_inst/video_data_23_s0/CLK</td>
</tr>
<tr>
<td>14.972</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>tpg_inst/video_data_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.922, 57.397%; route: 6.906, 39.952%; tC2Q: 0.458, 2.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.444</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_out_inst/video_regs[0].data_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_out_inst/counter1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>dvi_out_inst/video_regs[0].data_16_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">dvi_out_inst/video_regs[0].data_16_s0/Q</td>
</tr>
<tr>
<td>3.659</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>dvi_out_inst/n646_s18/I0</td>
</tr>
<tr>
<td>4.758</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n646_s18/F</td>
</tr>
<tr>
<td>5.562</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>dvi_out_inst/n646_s4/I0</td>
</tr>
<tr>
<td>6.607</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n646_s4/COUT</td>
</tr>
<tr>
<td>6.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>dvi_out_inst/n645_s4/CIN</td>
</tr>
<tr>
<td>7.135</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n645_s4/SUM</td>
</tr>
<tr>
<td>7.554</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>dvi_out_inst/n645_s8/I0</td>
</tr>
<tr>
<td>8.512</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n645_s8/COUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>dvi_out_inst/n644_s2/CIN</td>
</tr>
<tr>
<td>9.075</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n644_s2/SUM</td>
</tr>
<tr>
<td>10.700</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C29[1][B]</td>
<td>dvi_out_inst/n678_s/I1</td>
</tr>
<tr>
<td>11.401</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C29[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n678_s/SUM</td>
</tr>
<tr>
<td>11.824</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td>dvi_out_inst/n806_s4/I1</td>
</tr>
<tr>
<td>12.856</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n806_s4/F</td>
</tr>
<tr>
<td>13.677</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>dvi_out_inst/n805_s4/I1</td>
</tr>
<tr>
<td>14.709</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n805_s4/F</td>
</tr>
<tr>
<td>15.519</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td>dvi_out_inst/n803_s4/I2</td>
</tr>
<tr>
<td>16.341</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n803_s4/F</td>
</tr>
<tr>
<td>16.347</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][B]</td>
<td>dvi_out_inst/n803_s1/I0</td>
</tr>
<tr>
<td>17.379</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n803_s1/F</td>
</tr>
<tr>
<td>17.384</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>dvi_out_inst/n803_s0/I0</td>
</tr>
<tr>
<td>18.416</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n803_s0/F</td>
</tr>
<tr>
<td>18.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/counter1_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>dvi_out_inst/counter1_7_s0/CLK</td>
</tr>
<tr>
<td>14.972</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>dvi_out_inst/counter1_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.844, 59.618%; route: 6.209, 37.606%; tC2Q: 0.458, 2.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_out_inst/video_regs[0].data_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_out_inst/counter1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>dvi_out_inst/video_regs[0].data_16_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">dvi_out_inst/video_regs[0].data_16_s0/Q</td>
</tr>
<tr>
<td>3.659</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>dvi_out_inst/n646_s18/I0</td>
</tr>
<tr>
<td>4.758</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n646_s18/F</td>
</tr>
<tr>
<td>5.562</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>dvi_out_inst/n646_s4/I0</td>
</tr>
<tr>
<td>6.607</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n646_s4/COUT</td>
</tr>
<tr>
<td>6.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>dvi_out_inst/n645_s4/CIN</td>
</tr>
<tr>
<td>7.135</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n645_s4/SUM</td>
</tr>
<tr>
<td>7.554</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>dvi_out_inst/n645_s8/I0</td>
</tr>
<tr>
<td>8.512</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n645_s8/COUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>dvi_out_inst/n644_s2/CIN</td>
</tr>
<tr>
<td>9.075</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n644_s2/SUM</td>
</tr>
<tr>
<td>9.890</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C29[1][B]</td>
<td>dvi_out_inst/n686_s/I1</td>
</tr>
<tr>
<td>10.591</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C29[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n686_s/SUM</td>
</tr>
<tr>
<td>11.384</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[3][A]</td>
<td>dvi_out_inst/n804_s5/I1</td>
</tr>
<tr>
<td>12.416</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R16C29[3][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n804_s5/F</td>
</tr>
<tr>
<td>13.405</td>
<td>0.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>dvi_out_inst/n805_s3/I1</td>
</tr>
<tr>
<td>14.227</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n805_s3/F</td>
</tr>
<tr>
<td>15.031</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>dvi_out_inst/n805_s1/I0</td>
</tr>
<tr>
<td>15.833</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n805_s1/F</td>
</tr>
<tr>
<td>16.252</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>dvi_out_inst/n805_s0/I0</td>
</tr>
<tr>
<td>17.074</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n805_s0/F</td>
</tr>
<tr>
<td>17.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/counter1_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>dvi_out_inst/counter1_5_s0/CLK</td>
</tr>
<tr>
<td>14.972</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>dvi_out_inst/counter1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.372, 55.189%; route: 6.339, 41.789%; tC2Q: 0.458, 3.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_out_inst/video_regs[0].data_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_out_inst/counter2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R14C32[0][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/video_regs[0].data_22_s0/Q</td>
</tr>
<tr>
<td>3.863</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>dvi_out_inst/n837_s19/I1</td>
</tr>
<tr>
<td>4.489</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n837_s19/F</td>
</tr>
<tr>
<td>5.778</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[0][A]</td>
<td>dvi_out_inst/n837_s4/I1</td>
</tr>
<tr>
<td>6.328</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n837_s4/COUT</td>
</tr>
<tr>
<td>6.328</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C25[0][B]</td>
<td>dvi_out_inst/n836_s4/CIN</td>
</tr>
<tr>
<td>6.856</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n836_s4/SUM</td>
</tr>
<tr>
<td>7.275</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C25[1][A]</td>
<td>dvi_out_inst/n836_s8/I0</td>
</tr>
<tr>
<td>8.233</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C25[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n836_s8/COUT</td>
</tr>
<tr>
<td>8.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C25[1][B]</td>
<td>dvi_out_inst/n835_s2/CIN</td>
</tr>
<tr>
<td>8.796</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C25[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n835_s2/SUM</td>
</tr>
<tr>
<td>9.628</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][B]</td>
<td>dvi_out_inst/n869_s/I1</td>
</tr>
<tr>
<td>10.329</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n869_s/SUM</td>
</tr>
<tr>
<td>11.042</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>dvi_out_inst/n997_s4/I1</td>
</tr>
<tr>
<td>11.668</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n997_s4/F</td>
</tr>
<tr>
<td>12.484</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>dvi_out_inst/n996_s4/I1</td>
</tr>
<tr>
<td>13.516</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C27[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n996_s4/F</td>
</tr>
<tr>
<td>13.527</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][B]</td>
<td>dvi_out_inst/n994_s4/I2</td>
</tr>
<tr>
<td>14.153</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n994_s4/F</td>
</tr>
<tr>
<td>14.973</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td>dvi_out_inst/n994_s1/I0</td>
</tr>
<tr>
<td>16.072</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n994_s1/F</td>
</tr>
<tr>
<td>16.078</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td>dvi_out_inst/n994_s0/I0</td>
</tr>
<tr>
<td>16.900</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n994_s0/F</td>
</tr>
<tr>
<td>16.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/counter2_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td>dvi_out_inst/counter2_7_s0/CLK</td>
</tr>
<tr>
<td>14.972</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C25[2][B]</td>
<td>dvi_out_inst/counter2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.131, 54.223%; route: 6.406, 42.720%; tC2Q: 0.458, 3.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_out_inst/video_regs[0].data_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_out_inst/counter1_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>dvi_out_inst/video_regs[0].data_16_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">dvi_out_inst/video_regs[0].data_16_s0/Q</td>
</tr>
<tr>
<td>3.659</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>dvi_out_inst/n646_s18/I0</td>
</tr>
<tr>
<td>4.758</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n646_s18/F</td>
</tr>
<tr>
<td>5.562</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>dvi_out_inst/n646_s4/I0</td>
</tr>
<tr>
<td>6.607</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n646_s4/COUT</td>
</tr>
<tr>
<td>6.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>dvi_out_inst/n645_s4/CIN</td>
</tr>
<tr>
<td>7.135</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n645_s4/SUM</td>
</tr>
<tr>
<td>7.554</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>dvi_out_inst/n645_s8/I0</td>
</tr>
<tr>
<td>8.512</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n645_s8/COUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>dvi_out_inst/n644_s2/CIN</td>
</tr>
<tr>
<td>9.075</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n644_s2/SUM</td>
</tr>
<tr>
<td>9.890</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C29[1][B]</td>
<td>dvi_out_inst/n686_s/I1</td>
</tr>
<tr>
<td>10.591</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C29[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n686_s/SUM</td>
</tr>
<tr>
<td>11.384</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[3][A]</td>
<td>dvi_out_inst/n804_s5/I1</td>
</tr>
<tr>
<td>12.416</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R16C29[3][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n804_s5/F</td>
</tr>
<tr>
<td>13.225</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>dvi_out_inst/n804_s4/I2</td>
</tr>
<tr>
<td>14.286</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n804_s4/F</td>
</tr>
<tr>
<td>14.705</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>dvi_out_inst/n804_s1/I2</td>
</tr>
<tr>
<td>15.804</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n804_s1/F</td>
</tr>
<tr>
<td>15.810</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>dvi_out_inst/n804_s0/I0</td>
</tr>
<tr>
<td>16.436</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n804_s0/F</td>
</tr>
<tr>
<td>16.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/counter1_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>dvi_out_inst/counter1_6_s0/CLK</td>
</tr>
<tr>
<td>14.972</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>dvi_out_inst/counter1_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.712, 59.953%; route: 5.361, 36.893%; tC2Q: 0.458, 3.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_out_inst/video_regs[0].data_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_out_inst/counter0_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[0][A]</td>
<td>dvi_out_inst/video_regs[0].data_20_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R12C28[0][A]</td>
<td style=" font-weight:bold;">dvi_out_inst/video_regs[0].data_20_s0/Q</td>
</tr>
<tr>
<td>4.324</td>
<td>1.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td>dvi_out_inst/n455_s19/I3</td>
</tr>
<tr>
<td>5.350</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n455_s19/F</td>
</tr>
<tr>
<td>5.769</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C33[0][A]</td>
<td>dvi_out_inst/n455_s4/I1</td>
</tr>
<tr>
<td>6.319</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n455_s4/COUT</td>
</tr>
<tr>
<td>6.319</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C33[0][B]</td>
<td>dvi_out_inst/n454_s4/CIN</td>
</tr>
<tr>
<td>6.847</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n454_s4/SUM</td>
</tr>
<tr>
<td>7.266</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C34[1][A]</td>
<td>dvi_out_inst/n454_s8/I0</td>
</tr>
<tr>
<td>8.224</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n454_s8/COUT</td>
</tr>
<tr>
<td>8.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[1][B]</td>
<td>dvi_out_inst/n453_s2/CIN</td>
</tr>
<tr>
<td>8.787</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C34[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n453_s2/SUM</td>
</tr>
<tr>
<td>9.619</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][B]</td>
<td>dvi_out_inst/n487_s/I1</td>
</tr>
<tr>
<td>10.320</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n487_s/SUM</td>
</tr>
<tr>
<td>11.108</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[2][A]</td>
<td>dvi_out_inst/n614_s5/I1</td>
</tr>
<tr>
<td>11.930</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C34[2][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n614_s5/F</td>
</tr>
<tr>
<td>13.082</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td>dvi_out_inst/n612_s6/I2</td>
</tr>
<tr>
<td>14.108</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C33[2][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n612_s6/F</td>
</tr>
<tr>
<td>14.529</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[3][B]</td>
<td>dvi_out_inst/n613_s1/I2</td>
</tr>
<tr>
<td>15.351</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C32[3][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n613_s1/F</td>
</tr>
<tr>
<td>15.357</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][B]</td>
<td>dvi_out_inst/n613_s0/I0</td>
</tr>
<tr>
<td>16.389</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n613_s0/F</td>
</tr>
<tr>
<td>16.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/counter0_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[1][B]</td>
<td>dvi_out_inst/counter0_6_s0/CLK</td>
</tr>
<tr>
<td>14.972</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C32[1][B]</td>
<td>dvi_out_inst/counter0_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.028, 55.426%; route: 5.998, 41.410%; tC2Q: 0.458, 3.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_out_inst/video_regs[0].data_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_out_inst/counter0_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[0][A]</td>
<td>dvi_out_inst/video_regs[0].data_20_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R12C28[0][A]</td>
<td style=" font-weight:bold;">dvi_out_inst/video_regs[0].data_20_s0/Q</td>
</tr>
<tr>
<td>4.324</td>
<td>1.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td>dvi_out_inst/n455_s19/I3</td>
</tr>
<tr>
<td>5.350</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n455_s19/F</td>
</tr>
<tr>
<td>5.769</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C33[0][A]</td>
<td>dvi_out_inst/n455_s4/I1</td>
</tr>
<tr>
<td>6.319</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n455_s4/COUT</td>
</tr>
<tr>
<td>6.319</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C33[0][B]</td>
<td>dvi_out_inst/n454_s4/CIN</td>
</tr>
<tr>
<td>6.847</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n454_s4/SUM</td>
</tr>
<tr>
<td>7.266</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C34[1][A]</td>
<td>dvi_out_inst/n454_s8/I0</td>
</tr>
<tr>
<td>8.224</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n454_s8/COUT</td>
</tr>
<tr>
<td>8.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[1][B]</td>
<td>dvi_out_inst/n453_s2/CIN</td>
</tr>
<tr>
<td>8.787</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C34[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n453_s2/SUM</td>
</tr>
<tr>
<td>9.619</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][B]</td>
<td>dvi_out_inst/n487_s/I1</td>
</tr>
<tr>
<td>10.320</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n487_s/SUM</td>
</tr>
<tr>
<td>11.108</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[2][A]</td>
<td>dvi_out_inst/n614_s5/I1</td>
</tr>
<tr>
<td>11.930</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C34[2][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n614_s5/F</td>
</tr>
<tr>
<td>13.082</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td>dvi_out_inst/n612_s6/I2</td>
</tr>
<tr>
<td>14.108</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C33[2][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n612_s6/F</td>
</tr>
<tr>
<td>14.529</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][A]</td>
<td>dvi_out_inst/n612_s2/I1</td>
</tr>
<tr>
<td>15.351</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C33[2][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n612_s2/F</td>
</tr>
<tr>
<td>15.357</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>dvi_out_inst/n612_s0/I1</td>
</tr>
<tr>
<td>16.179</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n612_s0/F</td>
</tr>
<tr>
<td>16.179</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td style=" font-weight:bold;">dvi_out_inst/counter0_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>dvi_out_inst/counter0_7_s0/CLK</td>
</tr>
<tr>
<td>14.972</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>dvi_out_inst/counter0_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.818, 54.770%; route: 5.998, 42.019%; tC2Q: 0.458, 3.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_out_inst/video_regs[0].data_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_out_inst/counter1_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>dvi_out_inst/video_regs[0].data_16_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">dvi_out_inst/video_regs[0].data_16_s0/Q</td>
</tr>
<tr>
<td>3.659</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>dvi_out_inst/n646_s18/I0</td>
</tr>
<tr>
<td>4.758</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n646_s18/F</td>
</tr>
<tr>
<td>5.562</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>dvi_out_inst/n646_s4/I0</td>
</tr>
<tr>
<td>6.607</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n646_s4/COUT</td>
</tr>
<tr>
<td>6.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>dvi_out_inst/n645_s4/CIN</td>
</tr>
<tr>
<td>7.135</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n645_s4/SUM</td>
</tr>
<tr>
<td>7.554</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>dvi_out_inst/n645_s8/I0</td>
</tr>
<tr>
<td>8.512</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n645_s8/COUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>dvi_out_inst/n644_s2/CIN</td>
</tr>
<tr>
<td>9.075</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n644_s2/SUM</td>
</tr>
<tr>
<td>9.890</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C29[1][B]</td>
<td>dvi_out_inst/n686_s/I1</td>
</tr>
<tr>
<td>10.591</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C29[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n686_s/SUM</td>
</tr>
<tr>
<td>11.384</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[3][A]</td>
<td>dvi_out_inst/n804_s5/I1</td>
</tr>
<tr>
<td>12.416</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R16C29[3][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n804_s5/F</td>
</tr>
<tr>
<td>13.400</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>dvi_out_inst/n806_s3/I1</td>
</tr>
<tr>
<td>14.026</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n806_s3/F</td>
</tr>
<tr>
<td>14.032</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[2][A]</td>
<td>dvi_out_inst/n806_s1/I0</td>
</tr>
<tr>
<td>15.064</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[2][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n806_s1/F</td>
</tr>
<tr>
<td>15.069</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[2][B]</td>
<td>dvi_out_inst/n806_s0/I0</td>
</tr>
<tr>
<td>15.891</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[2][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n806_s0/F</td>
</tr>
<tr>
<td>15.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[2][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/counter1_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[2][B]</td>
<td>dvi_out_inst/counter1_4_s0/CLK</td>
</tr>
<tr>
<td>14.972</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C29[2][B]</td>
<td>dvi_out_inst/counter1_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.406, 60.100%; route: 5.122, 36.623%; tC2Q: 0.458, 3.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.857</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_out_inst/video_regs[0].data_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_out_inst/counter2_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R14C32[0][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/video_regs[0].data_22_s0/Q</td>
</tr>
<tr>
<td>3.863</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>dvi_out_inst/n837_s19/I1</td>
</tr>
<tr>
<td>4.489</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n837_s19/F</td>
</tr>
<tr>
<td>5.778</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[0][A]</td>
<td>dvi_out_inst/n837_s4/I1</td>
</tr>
<tr>
<td>6.479</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n837_s4/SUM</td>
</tr>
<tr>
<td>7.183</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][B]</td>
<td>dvi_out_inst/n837_s8/I0</td>
</tr>
<tr>
<td>8.141</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C25[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n837_s8/COUT</td>
</tr>
<tr>
<td>8.141</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C25[1][A]</td>
<td>dvi_out_inst/n836_s8/CIN</td>
</tr>
<tr>
<td>8.704</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C25[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n836_s8/SUM</td>
</tr>
<tr>
<td>9.525</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[1][A]</td>
<td>dvi_out_inst/n878_s/I1</td>
</tr>
<tr>
<td>10.075</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n878_s/COUT</td>
</tr>
<tr>
<td>10.075</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C26[1][B]</td>
<td>dvi_out_inst/n877_s/CIN</td>
</tr>
<tr>
<td>10.638</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n877_s/SUM</td>
</tr>
<tr>
<td>10.980</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[3][A]</td>
<td>dvi_out_inst/n995_s5/I1</td>
</tr>
<tr>
<td>12.006</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C26[3][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n995_s5/F</td>
</tr>
<tr>
<td>12.433</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>dvi_out_inst/n995_s4/I2</td>
</tr>
<tr>
<td>13.235</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n995_s4/F</td>
</tr>
<tr>
<td>13.654</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>dvi_out_inst/n995_s1/I2</td>
</tr>
<tr>
<td>14.753</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n995_s1/F</td>
</tr>
<tr>
<td>14.758</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>dvi_out_inst/n995_s0/I0</td>
</tr>
<tr>
<td>15.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n995_s0/F</td>
</tr>
<tr>
<td>15.857</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td style=" font-weight:bold;">dvi_out_inst/counter2_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>dvi_out_inst/counter2_6_s0/CLK</td>
</tr>
<tr>
<td>14.972</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>dvi_out_inst/counter2_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.987, 57.244%; route: 5.507, 39.471%; tC2Q: 0.458, 3.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.857</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_out_inst/video_regs[0].data_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_out_inst/counter2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R14C32[0][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/video_regs[0].data_22_s0/Q</td>
</tr>
<tr>
<td>3.863</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>dvi_out_inst/n837_s19/I1</td>
</tr>
<tr>
<td>4.489</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n837_s19/F</td>
</tr>
<tr>
<td>5.778</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[0][A]</td>
<td>dvi_out_inst/n837_s4/I1</td>
</tr>
<tr>
<td>6.328</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n837_s4/COUT</td>
</tr>
<tr>
<td>6.328</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C25[0][B]</td>
<td>dvi_out_inst/n836_s4/CIN</td>
</tr>
<tr>
<td>6.856</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n836_s4/SUM</td>
</tr>
<tr>
<td>7.275</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C25[1][A]</td>
<td>dvi_out_inst/n836_s8/I0</td>
</tr>
<tr>
<td>8.233</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C25[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n836_s8/COUT</td>
</tr>
<tr>
<td>8.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C25[1][B]</td>
<td>dvi_out_inst/n835_s2/CIN</td>
</tr>
<tr>
<td>8.796</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C25[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n835_s2/SUM</td>
</tr>
<tr>
<td>9.628</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][B]</td>
<td>dvi_out_inst/n869_s/I1</td>
</tr>
<tr>
<td>10.329</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n869_s/SUM</td>
</tr>
<tr>
<td>11.042</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>dvi_out_inst/n997_s4/I1</td>
</tr>
<tr>
<td>11.668</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n997_s4/F</td>
</tr>
<tr>
<td>12.484</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>dvi_out_inst/n996_s4/I1</td>
</tr>
<tr>
<td>13.510</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C27[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n996_s4/F</td>
</tr>
<tr>
<td>13.930</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td>dvi_out_inst/n996_s1/I2</td>
</tr>
<tr>
<td>15.029</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n996_s1/F</td>
</tr>
<tr>
<td>15.035</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>dvi_out_inst/n996_s0/I0</td>
</tr>
<tr>
<td>15.857</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n996_s0/F</td>
</tr>
<tr>
<td>15.857</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/counter2_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>dvi_out_inst/counter2_5_s0/CLK</td>
</tr>
<tr>
<td>14.972</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>dvi_out_inst/counter2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.499, 53.747%; route: 5.995, 42.968%; tC2Q: 0.458, 3.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>tpg_inst/hcounter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tpg_inst/video_data_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][A]</td>
<td>tpg_inst/hcounter_5_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R12C18[2][A]</td>
<td style=" font-weight:bold;">tpg_inst/hcounter_5_s0/Q</td>
</tr>
<tr>
<td>3.199</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][B]</td>
<td>tpg_inst/n888_s111/I0</td>
</tr>
<tr>
<td>4.231</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C19[2][B]</td>
<td style=" background: #97FFFF;">tpg_inst/n888_s111/F</td>
</tr>
<tr>
<td>4.727</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[1][B]</td>
<td>tpg_inst/n888_s95/I1</td>
</tr>
<tr>
<td>5.759</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C17[1][B]</td>
<td style=" background: #97FFFF;">tpg_inst/n888_s95/F</td>
</tr>
<tr>
<td>6.563</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>tpg_inst/n888_s70/I0</td>
</tr>
<tr>
<td>7.385</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C19[0][B]</td>
<td style=" background: #97FFFF;">tpg_inst/n888_s70/F</td>
</tr>
<tr>
<td>8.386</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>tpg_inst/n888_s43/I0</td>
</tr>
<tr>
<td>9.485</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">tpg_inst/n888_s43/F</td>
</tr>
<tr>
<td>10.322</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>tpg_inst/n915_s6/I0</td>
</tr>
<tr>
<td>11.383</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R11C20[1][B]</td>
<td style=" background: #97FFFF;">tpg_inst/n915_s6/F</td>
</tr>
<tr>
<td>11.810</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td>tpg_inst/n915_s3/I2</td>
</tr>
<tr>
<td>12.842</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">tpg_inst/n915_s3/F</td>
</tr>
<tr>
<td>12.847</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>tpg_inst/n935_s0/I2</td>
</tr>
<tr>
<td>13.946</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">tpg_inst/n935_s0/F</td>
</tr>
<tr>
<td>14.756</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>tpg_inst/n1182_s0/I0</td>
</tr>
<tr>
<td>15.788</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" background: #97FFFF;">tpg_inst/n1182_s0/F</td>
</tr>
<tr>
<td>15.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" font-weight:bold;">tpg_inst/video_data_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>tpg_inst/video_data_20_s0/CLK</td>
</tr>
<tr>
<td>14.972</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>tpg_inst/video_data_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.209, 59.126%; route: 5.217, 37.573%; tC2Q: 0.458, 3.301%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_out_inst/video_regs[0].data_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_out_inst/counter0_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[0][A]</td>
<td>dvi_out_inst/video_regs[0].data_20_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R12C28[0][A]</td>
<td style=" font-weight:bold;">dvi_out_inst/video_regs[0].data_20_s0/Q</td>
</tr>
<tr>
<td>4.324</td>
<td>1.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td>dvi_out_inst/n455_s19/I3</td>
</tr>
<tr>
<td>5.350</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n455_s19/F</td>
</tr>
<tr>
<td>5.769</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C33[0][A]</td>
<td>dvi_out_inst/n455_s4/I1</td>
</tr>
<tr>
<td>6.470</td>
<td>0.701</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n455_s4/SUM</td>
</tr>
<tr>
<td>7.174</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C34[0][B]</td>
<td>dvi_out_inst/n455_s8/I0</td>
</tr>
<tr>
<td>8.157</td>
<td>0.983</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n455_s8/SUM</td>
</tr>
<tr>
<td>9.303</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[0][B]</td>
<td>dvi_out_inst/n497_s/I1</td>
</tr>
<tr>
<td>9.853</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n497_s/COUT</td>
</tr>
<tr>
<td>9.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C34[1][A]</td>
<td>dvi_out_inst/n496_s/CIN</td>
</tr>
<tr>
<td>10.381</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C34[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n496_s/SUM</td>
</tr>
<tr>
<td>10.806</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>dvi_out_inst/n614_s4/I2</td>
</tr>
<tr>
<td>11.905</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n614_s4/F</td>
</tr>
<tr>
<td>12.720</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][A]</td>
<td>dvi_out_inst/n615_s3/I1</td>
</tr>
<tr>
<td>13.819</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n615_s3/F</td>
</tr>
<tr>
<td>13.824</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>dvi_out_inst/n615_s1/I0</td>
</tr>
<tr>
<td>14.646</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n615_s1/F</td>
</tr>
<tr>
<td>14.651</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>dvi_out_inst/n615_s0/I0</td>
</tr>
<tr>
<td>15.683</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n615_s0/F</td>
</tr>
<tr>
<td>15.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/counter0_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>dvi_out_inst/counter0_4_s0/CLK</td>
</tr>
<tr>
<td>14.972</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>dvi_out_inst/counter0_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.840, 56.898%; route: 5.481, 39.776%; tC2Q: 0.458, 3.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_out_inst/video_regs[0].data_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_out_inst/dvi_data1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>dvi_out_inst/video_regs[0].data_16_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">dvi_out_inst/video_regs[0].data_16_s0/Q</td>
</tr>
<tr>
<td>3.659</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>dvi_out_inst/n646_s18/I0</td>
</tr>
<tr>
<td>4.758</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n646_s18/F</td>
</tr>
<tr>
<td>5.562</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>dvi_out_inst/n646_s4/I0</td>
</tr>
<tr>
<td>6.607</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n646_s4/COUT</td>
</tr>
<tr>
<td>6.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>dvi_out_inst/n645_s4/CIN</td>
</tr>
<tr>
<td>7.135</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n645_s4/SUM</td>
</tr>
<tr>
<td>7.554</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>dvi_out_inst/n645_s8/I0</td>
</tr>
<tr>
<td>8.512</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n645_s8/COUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>dvi_out_inst/n644_s2/CIN</td>
</tr>
<tr>
<td>8.569</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n644_s2/COUT</td>
</tr>
<tr>
<td>8.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>dvi_out_inst/n643_s2/CIN</td>
</tr>
<tr>
<td>9.132</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n643_s2/SUM</td>
</tr>
<tr>
<td>9.959</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>dvi_out_inst/n803_s6/I1</td>
</tr>
<tr>
<td>11.058</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n803_s6/F</td>
</tr>
<tr>
<td>11.063</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>dvi_out_inst/n803_s3/I2</td>
</tr>
<tr>
<td>11.885</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n803_s3/F</td>
</tr>
<tr>
<td>12.728</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>dvi_out_inst/n779_s2/I3</td>
</tr>
<tr>
<td>13.550</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n779_s2/F</td>
</tr>
<tr>
<td>14.393</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[0][A]</td>
<td>dvi_out_inst/n783_s0/I1</td>
</tr>
<tr>
<td>15.492</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n783_s0/F</td>
</tr>
<tr>
<td>15.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[0][A]</td>
<td style=" font-weight:bold;">dvi_out_inst/dvi_data1_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[0][A]</td>
<td>dvi_out_inst/dvi_data1_3_s0/CLK</td>
</tr>
<tr>
<td>14.972</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C29[0][A]</td>
<td>dvi_out_inst/dvi_data1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.092, 59.556%; route: 5.037, 37.070%; tC2Q: 0.458, 3.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_out_inst/video_regs[0].data_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_out_inst/counter2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R14C32[0][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/video_regs[0].data_22_s0/Q</td>
</tr>
<tr>
<td>3.863</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>dvi_out_inst/n837_s19/I1</td>
</tr>
<tr>
<td>4.489</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n837_s19/F</td>
</tr>
<tr>
<td>5.778</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[0][A]</td>
<td>dvi_out_inst/n837_s4/I1</td>
</tr>
<tr>
<td>6.479</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n837_s4/SUM</td>
</tr>
<tr>
<td>7.183</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][B]</td>
<td>dvi_out_inst/n837_s8/I0</td>
</tr>
<tr>
<td>8.141</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C25[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n837_s8/COUT</td>
</tr>
<tr>
<td>8.141</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C25[1][A]</td>
<td>dvi_out_inst/n836_s8/CIN</td>
</tr>
<tr>
<td>8.704</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C25[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n836_s8/SUM</td>
</tr>
<tr>
<td>9.525</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[1][A]</td>
<td>dvi_out_inst/n878_s/I1</td>
</tr>
<tr>
<td>10.075</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n878_s/COUT</td>
</tr>
<tr>
<td>10.075</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C26[1][B]</td>
<td>dvi_out_inst/n877_s/CIN</td>
</tr>
<tr>
<td>10.638</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n877_s/SUM</td>
</tr>
<tr>
<td>10.980</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[3][A]</td>
<td>dvi_out_inst/n995_s5/I1</td>
</tr>
<tr>
<td>12.012</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C26[3][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n995_s5/F</td>
</tr>
<tr>
<td>12.839</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>dvi_out_inst/n997_s3/I1</td>
</tr>
<tr>
<td>13.465</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n997_s3/F</td>
</tr>
<tr>
<td>13.470</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td>dvi_out_inst/n997_s1/I0</td>
</tr>
<tr>
<td>14.502</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n997_s1/F</td>
</tr>
<tr>
<td>14.508</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][B]</td>
<td>dvi_out_inst/n997_s0/I0</td>
</tr>
<tr>
<td>15.330</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n997_s0/F</td>
</tr>
<tr>
<td>15.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/counter2_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[2][B]</td>
<td>dvi_out_inst/counter2_4_s0/CLK</td>
</tr>
<tr>
<td>14.972</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25[2][B]</td>
<td>dvi_out_inst/counter2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.473, 55.664%; route: 5.494, 40.922%; tC2Q: 0.458, 3.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_out_inst/video_regs[0].data_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_out_inst/dvi_data1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>dvi_out_inst/video_regs[0].data_16_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">dvi_out_inst/video_regs[0].data_16_s0/Q</td>
</tr>
<tr>
<td>3.659</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>dvi_out_inst/n646_s18/I0</td>
</tr>
<tr>
<td>4.758</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n646_s18/F</td>
</tr>
<tr>
<td>5.562</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>dvi_out_inst/n646_s4/I0</td>
</tr>
<tr>
<td>6.607</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n646_s4/COUT</td>
</tr>
<tr>
<td>6.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>dvi_out_inst/n645_s4/CIN</td>
</tr>
<tr>
<td>7.135</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n645_s4/SUM</td>
</tr>
<tr>
<td>7.554</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>dvi_out_inst/n645_s8/I0</td>
</tr>
<tr>
<td>8.512</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n645_s8/COUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>dvi_out_inst/n644_s2/CIN</td>
</tr>
<tr>
<td>8.569</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n644_s2/COUT</td>
</tr>
<tr>
<td>8.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>dvi_out_inst/n643_s2/CIN</td>
</tr>
<tr>
<td>9.132</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n643_s2/SUM</td>
</tr>
<tr>
<td>9.959</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>dvi_out_inst/n803_s6/I1</td>
</tr>
<tr>
<td>11.058</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n803_s6/F</td>
</tr>
<tr>
<td>11.063</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>dvi_out_inst/n803_s3/I2</td>
</tr>
<tr>
<td>11.885</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n803_s3/F</td>
</tr>
<tr>
<td>12.728</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>dvi_out_inst/n779_s2/I3</td>
</tr>
<tr>
<td>13.550</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n779_s2/F</td>
</tr>
<tr>
<td>14.393</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>dvi_out_inst/n785_s0/I1</td>
</tr>
<tr>
<td>15.215</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n785_s0/F</td>
</tr>
<tr>
<td>15.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" font-weight:bold;">dvi_out_inst/dvi_data1_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>dvi_out_inst/dvi_data1_1_s0/CLK</td>
</tr>
<tr>
<td>14.972</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>dvi_out_inst/dvi_data1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.815, 58.715%; route: 5.037, 37.842%; tC2Q: 0.458, 3.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_out_inst/video_regs[0].data_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_out_inst/dvi_data1_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>dvi_out_inst/video_regs[0].data_16_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">dvi_out_inst/video_regs[0].data_16_s0/Q</td>
</tr>
<tr>
<td>3.659</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>dvi_out_inst/n646_s18/I0</td>
</tr>
<tr>
<td>4.758</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n646_s18/F</td>
</tr>
<tr>
<td>5.562</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>dvi_out_inst/n646_s4/I0</td>
</tr>
<tr>
<td>6.607</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n646_s4/COUT</td>
</tr>
<tr>
<td>6.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>dvi_out_inst/n645_s4/CIN</td>
</tr>
<tr>
<td>7.135</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n645_s4/SUM</td>
</tr>
<tr>
<td>7.554</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>dvi_out_inst/n645_s8/I0</td>
</tr>
<tr>
<td>8.512</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n645_s8/COUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>dvi_out_inst/n644_s2/CIN</td>
</tr>
<tr>
<td>8.569</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n644_s2/COUT</td>
</tr>
<tr>
<td>8.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>dvi_out_inst/n643_s2/CIN</td>
</tr>
<tr>
<td>9.132</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n643_s2/SUM</td>
</tr>
<tr>
<td>9.959</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>dvi_out_inst/n803_s6/I1</td>
</tr>
<tr>
<td>11.058</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n803_s6/F</td>
</tr>
<tr>
<td>11.063</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>dvi_out_inst/n803_s3/I2</td>
</tr>
<tr>
<td>11.885</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n803_s3/F</td>
</tr>
<tr>
<td>12.728</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>dvi_out_inst/n779_s2/I3</td>
</tr>
<tr>
<td>13.550</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n779_s2/F</td>
</tr>
<tr>
<td>14.393</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>dvi_out_inst/n1014_s1/I1</td>
</tr>
<tr>
<td>15.215</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n1014_s1/F</td>
</tr>
<tr>
<td>15.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" font-weight:bold;">dvi_out_inst/dvi_data1_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>dvi_out_inst/dvi_data1_6_s0/CLK</td>
</tr>
<tr>
<td>14.972</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>dvi_out_inst/dvi_data1_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.815, 58.715%; route: 5.037, 37.842%; tC2Q: 0.458, 3.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_out_inst/video_regs[0].data_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_out_inst/dvi_data1_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>dvi_out_inst/video_regs[0].data_16_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">dvi_out_inst/video_regs[0].data_16_s0/Q</td>
</tr>
<tr>
<td>3.659</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>dvi_out_inst/n646_s18/I0</td>
</tr>
<tr>
<td>4.758</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n646_s18/F</td>
</tr>
<tr>
<td>5.562</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>dvi_out_inst/n646_s4/I0</td>
</tr>
<tr>
<td>6.607</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n646_s4/COUT</td>
</tr>
<tr>
<td>6.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>dvi_out_inst/n645_s4/CIN</td>
</tr>
<tr>
<td>7.135</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n645_s4/SUM</td>
</tr>
<tr>
<td>7.554</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>dvi_out_inst/n645_s8/I0</td>
</tr>
<tr>
<td>8.512</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n645_s8/COUT</td>
</tr>
<tr>
<td>8.512</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>dvi_out_inst/n644_s2/CIN</td>
</tr>
<tr>
<td>8.569</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n644_s2/COUT</td>
</tr>
<tr>
<td>8.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>dvi_out_inst/n643_s2/CIN</td>
</tr>
<tr>
<td>9.132</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n643_s2/SUM</td>
</tr>
<tr>
<td>9.959</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>dvi_out_inst/n803_s6/I1</td>
</tr>
<tr>
<td>11.058</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n803_s6/F</td>
</tr>
<tr>
<td>11.063</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>dvi_out_inst/n803_s3/I2</td>
</tr>
<tr>
<td>11.885</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n803_s3/F</td>
</tr>
<tr>
<td>12.728</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>dvi_out_inst/n779_s2/I3</td>
</tr>
<tr>
<td>13.550</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n779_s2/F</td>
</tr>
<tr>
<td>14.388</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>dvi_out_inst/n1011_s1/I0</td>
</tr>
<tr>
<td>15.210</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n1011_s1/F</td>
</tr>
<tr>
<td>15.210</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td style=" font-weight:bold;">dvi_out_inst/dvi_data1_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>dvi_out_inst/dvi_data1_9_s0/CLK</td>
</tr>
<tr>
<td>14.972</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>dvi_out_inst/dvi_data1_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.815, 58.735%; route: 5.032, 37.821%; tC2Q: 0.458, 3.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_out_inst/video_regs[0].data_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_out_inst/dvi_data0_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[0][A]</td>
<td>dvi_out_inst/video_regs[0].data_20_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R12C28[0][A]</td>
<td style=" font-weight:bold;">dvi_out_inst/video_regs[0].data_20_s0/Q</td>
</tr>
<tr>
<td>4.324</td>
<td>1.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td>dvi_out_inst/n455_s19/I3</td>
</tr>
<tr>
<td>5.350</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n455_s19/F</td>
</tr>
<tr>
<td>5.769</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C33[0][A]</td>
<td>dvi_out_inst/n455_s4/I1</td>
</tr>
<tr>
<td>6.319</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n455_s4/COUT</td>
</tr>
<tr>
<td>6.319</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C33[0][B]</td>
<td>dvi_out_inst/n454_s4/CIN</td>
</tr>
<tr>
<td>6.847</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n454_s4/SUM</td>
</tr>
<tr>
<td>7.266</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C34[1][A]</td>
<td>dvi_out_inst/n454_s8/I0</td>
</tr>
<tr>
<td>8.224</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n454_s8/COUT</td>
</tr>
<tr>
<td>8.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[1][B]</td>
<td>dvi_out_inst/n453_s2/CIN</td>
</tr>
<tr>
<td>8.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n453_s2/COUT</td>
</tr>
<tr>
<td>8.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[2][A]</td>
<td>dvi_out_inst/n452_s2/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n452_s2/COUT</td>
</tr>
<tr>
<td>8.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[2][B]</td>
<td>dvi_out_inst/n450_s13/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C34[2][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n450_s13/SUM</td>
</tr>
<tr>
<td>8.929</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[3][B]</td>
<td>dvi_out_inst/n612_s7/I2</td>
</tr>
<tr>
<td>9.961</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[3][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n612_s7/F</td>
</tr>
<tr>
<td>9.966</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[3][A]</td>
<td>dvi_out_inst/n612_s4/I2</td>
</tr>
<tr>
<td>10.998</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C34[3][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n612_s4/F</td>
</tr>
<tr>
<td>11.839</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>dvi_out_inst/n1001_s2/I3</td>
</tr>
<tr>
<td>12.871</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n1001_s2/F</td>
</tr>
<tr>
<td>14.039</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>dvi_out_inst/n1001_s0/I0</td>
</tr>
<tr>
<td>15.138</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n1001_s0/F</td>
</tr>
<tr>
<td>15.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/dvi_data0_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>dvi_out_inst/dvi_data0_9_s0/CLK</td>
</tr>
<tr>
<td>14.972</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>dvi_out_inst/dvi_data0_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.934, 59.956%; route: 4.841, 36.581%; tC2Q: 0.458, 3.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1000.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>n130_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>motor_pulse_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>motor_pulse_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>motor_pulse_4</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R16C11[0][A]</td>
<td>motor_pulse_s1/Q</td>
</tr>
<tr>
<td>1000.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td style=" font-weight:bold;">n130_s2/I0</td>
</tr>
<tr>
<td>1000.374</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td style=" background: #97FFFF;">n130_s2/F</td>
</tr>
<tr>
<td>1000.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td style=" font-weight:bold;">motor_pulse_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1001.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>motor_pulse_s1/CLK</td>
</tr>
<tr>
<td>1001.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>motor_pulse_s1</td>
</tr>
<tr>
<td>1001.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>motor_pulse_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 99.369%; route: 0.000, 0.000%; tC2Q: 0.002, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.875</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_button_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_seq_ext/reset_seq_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>reset_button_0_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">reset_button_0_s1/Q</td>
</tr>
<tr>
<td>1.936</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>n219_s0/I0</td>
</tr>
<tr>
<td>2.308</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" background: #97FFFF;">n219_s0/F</td>
</tr>
<tr>
<td>2.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" font-weight:bold;">reset_seq_ext/reset_seq_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>reset_seq_ext/reset_seq_16_s0/CLK</td>
</tr>
<tr>
<td>1.875</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>reset_seq_ext/reset_seq_16_s0</td>
</tr>
<tr>
<td>1.875</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>reset_seq_ext/reset_seq_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.816</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.074%; route: 0.574, 44.873%; tC2Q: 0.333, 26.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_button_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_seq_ext/reset_seq_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>reset_button_0_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">reset_button_0_s1/Q</td>
</tr>
<tr>
<td>1.936</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>n221_s3/I0</td>
</tr>
<tr>
<td>2.321</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R16C16[0][B]</td>
<td style=" background: #97FFFF;">n221_s3/F</td>
</tr>
<tr>
<td>2.597</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[2][B]</td>
<td style=" font-weight:bold;">reset_seq_ext/reset_seq_1_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[2][B]</td>
<td>reset_seq_ext/reset_seq_1_s0/CLK</td>
</tr>
<tr>
<td>1.875</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>reset_seq_ext/reset_seq_1_s0</td>
</tr>
<tr>
<td>1.890</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C15[2][B]</td>
<td>reset_seq_ext/reset_seq_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.816</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 24.546%; route: 0.850, 54.202%; tC2Q: 0.333, 21.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_button_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_seq_ext/reset_seq_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>reset_button_0_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">reset_button_0_s1/Q</td>
</tr>
<tr>
<td>1.936</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>n221_s3/I0</td>
</tr>
<tr>
<td>2.321</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R16C16[0][B]</td>
<td style=" background: #97FFFF;">n221_s3/F</td>
</tr>
<tr>
<td>2.597</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][B]</td>
<td style=" font-weight:bold;">reset_seq_ext/reset_seq_2_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][B]</td>
<td>reset_seq_ext/reset_seq_2_s0/CLK</td>
</tr>
<tr>
<td>1.875</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>reset_seq_ext/reset_seq_2_s0</td>
</tr>
<tr>
<td>1.890</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C15[1][B]</td>
<td>reset_seq_ext/reset_seq_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.816</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 24.546%; route: 0.850, 54.202%; tC2Q: 0.333, 21.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_button_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_seq_ext/reset_seq_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>reset_button_0_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">reset_button_0_s1/Q</td>
</tr>
<tr>
<td>1.936</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>n221_s3/I0</td>
</tr>
<tr>
<td>2.321</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R16C16[0][B]</td>
<td style=" background: #97FFFF;">n221_s3/F</td>
</tr>
<tr>
<td>2.597</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td style=" font-weight:bold;">reset_seq_ext/reset_seq_3_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td>reset_seq_ext/reset_seq_3_s0/CLK</td>
</tr>
<tr>
<td>1.875</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>reset_seq_ext/reset_seq_3_s0</td>
</tr>
<tr>
<td>1.890</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C15[2][A]</td>
<td>reset_seq_ext/reset_seq_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.816</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 24.546%; route: 0.850, 54.202%; tC2Q: 0.333, 21.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_button_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_seq_ext/reset_seq_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>reset_button_0_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">reset_button_0_s1/Q</td>
</tr>
<tr>
<td>1.936</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>n221_s3/I0</td>
</tr>
<tr>
<td>2.321</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R16C16[0][B]</td>
<td style=" background: #97FFFF;">n221_s3/F</td>
</tr>
<tr>
<td>2.597</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][B]</td>
<td style=" font-weight:bold;">reset_seq_ext/reset_seq_4_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][B]</td>
<td>reset_seq_ext/reset_seq_4_s0/CLK</td>
</tr>
<tr>
<td>1.875</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>reset_seq_ext/reset_seq_4_s0</td>
</tr>
<tr>
<td>1.890</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C15[0][B]</td>
<td>reset_seq_ext/reset_seq_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.816</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 24.546%; route: 0.850, 54.202%; tC2Q: 0.333, 21.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_button_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_seq_ext/reset_seq_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>reset_button_0_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">reset_button_0_s1/Q</td>
</tr>
<tr>
<td>1.936</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>n221_s3/I0</td>
</tr>
<tr>
<td>2.321</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R16C16[0][B]</td>
<td style=" background: #97FFFF;">n221_s3/F</td>
</tr>
<tr>
<td>2.597</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td style=" font-weight:bold;">reset_seq_ext/reset_seq_5_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>reset_seq_ext/reset_seq_5_s0/CLK</td>
</tr>
<tr>
<td>1.875</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>reset_seq_ext/reset_seq_5_s0</td>
</tr>
<tr>
<td>1.890</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>reset_seq_ext/reset_seq_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.816</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 24.546%; route: 0.850, 54.202%; tC2Q: 0.333, 21.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_button_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_seq_ext/reset_seq_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>reset_button_0_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">reset_button_0_s1/Q</td>
</tr>
<tr>
<td>1.936</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>n221_s3/I0</td>
</tr>
<tr>
<td>2.321</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R16C16[0][B]</td>
<td style=" background: #97FFFF;">n221_s3/F</td>
</tr>
<tr>
<td>2.597</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td style=" font-weight:bold;">reset_seq_ext/reset_seq_12_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>reset_seq_ext/reset_seq_12_s0/CLK</td>
</tr>
<tr>
<td>1.875</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>reset_seq_ext/reset_seq_12_s0</td>
</tr>
<tr>
<td>1.890</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>reset_seq_ext/reset_seq_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.816</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 24.546%; route: 0.850, 54.202%; tC2Q: 0.333, 21.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>antiChatter_sw2_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>antiChatter_sw2_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>antiChatter_sw2_2_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C15[0][A]</td>
<td style=" font-weight:bold;">antiChatter_sw2_2_s1/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>n154_s1/I2</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" background: #97FFFF;">n154_s1/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" font-weight:bold;">antiChatter_sw2_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>antiChatter_sw2_2_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>antiChatter_sw2_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>antiChatter_sw2_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>antiChatter_sw2_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>antiChatter_sw2_3_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C16[0][A]</td>
<td style=" font-weight:bold;">antiChatter_sw2_3_s1/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>n153_s2/I0</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" background: #97FFFF;">n153_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" font-weight:bold;">antiChatter_sw2_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>antiChatter_sw2_3_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>antiChatter_sw2_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_w12/vref_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_w12/vref_count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>inst_w12/vref_count_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R16C14[1][A]</td>
<td style=" font-weight:bold;">inst_w12/vref_count_1_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>inst_2/n13_s0/I1</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n13_s0/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td style=" font-weight:bold;">inst_w12/vref_count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>inst_w12/vref_count_1_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>inst_w12/vref_count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>antiChatter_rotary1_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>antiChatter_rotary1_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>antiChatter_rotary1_0_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">antiChatter_rotary1_0_s1/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>n109_s2/I0</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td style=" background: #97FFFF;">n109_s2/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">antiChatter_rotary1_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>antiChatter_rotary1_0_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>antiChatter_rotary1_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>antiChatter_rotary1_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>antiChatter_rotary1_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>antiChatter_rotary1_1_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C16[1][A]</td>
<td style=" font-weight:bold;">antiChatter_rotary1_1_s1/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>n108_s1/I1</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td style=" background: #97FFFF;">n108_s1/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td style=" font-weight:bold;">antiChatter_rotary1_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>antiChatter_rotary1_1_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>antiChatter_rotary1_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>antiChatter_rotary1_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>antiChatter_rotary1_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>antiChatter_rotary1_3_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C16[0][A]</td>
<td style=" font-weight:bold;">antiChatter_rotary1_3_s1/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>n106_s2/I3</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td style=" background: #97FFFF;">n106_s2/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td style=" font-weight:bold;">antiChatter_rotary1_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>antiChatter_rotary1_3_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>antiChatter_rotary1_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_w12/vref_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_w12/vref_count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>inst_w12/vref_count_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">inst_w12/vref_count_3_s0/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>inst_2/n11_s0/I3</td>
</tr>
<tr>
<td>1.739</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n11_s0/F</td>
</tr>
<tr>
<td>1.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">inst_w12/vref_count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>inst_w12/vref_count_3_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>inst_w12/vref_count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_w12/vref_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_w12/vref_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>inst_w12/vref_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C13[1][A]</td>
<td style=" font-weight:bold;">inst_w12/vref_count_0_s0/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>inst_w12/n10_s2/I0</td>
</tr>
<tr>
<td>1.739</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" background: #97FFFF;">inst_w12/n10_s2/F</td>
</tr>
<tr>
<td>1.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" font-weight:bold;">inst_w12/vref_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>inst_w12/vref_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>inst_w12/vref_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>tpg_inst/hcounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tpg_inst/hcounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>tpg_inst/hcounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">tpg_inst/hcounter_0_s0/Q</td>
</tr>
<tr>
<td>2.183</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>tpg_inst/n52_s2/I0</td>
</tr>
<tr>
<td>2.555</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">tpg_inst/n52_s2/F</td>
</tr>
<tr>
<td>2.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">tpg_inst/hcounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>tpg_inst/hcounter_0_s0/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>tpg_inst/hcounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_12/phase_counter_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_12/phase_counter_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>motor_pulse_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>motor_pulse_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>motor_pulse_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R16C11[0][A]</td>
<td>motor_pulse_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>inst_12/phase_counter_1_s2/CLK</td>
</tr>
<tr>
<td>1.371</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C14[0][A]</td>
<td style=" font-weight:bold;">inst_12/phase_counter_1_s2/Q</td>
</tr>
<tr>
<td>1.375</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>inst_12/n27_s2/I1</td>
</tr>
<tr>
<td>1.747</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td style=" background: #97FFFF;">inst_12/n27_s2/F</td>
</tr>
<tr>
<td>1.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td style=" font-weight:bold;">inst_12/phase_counter_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>motor_pulse_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R16C11[0][A]</td>
<td>motor_pulse_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>inst_12/phase_counter_1_s2/CLK</td>
</tr>
<tr>
<td>1.037</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>inst_12/phase_counter_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_w12/phase_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_w12/phase_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>motor_pulse_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>motor_pulse_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>motor_pulse_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R16C11[0][A]</td>
<td>motor_pulse_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>inst_w12/phase_counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.371</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">inst_w12/phase_counter_2_s0/Q</td>
</tr>
<tr>
<td>1.375</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>inst_w12/n21_s0/I2</td>
</tr>
<tr>
<td>1.747</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">inst_w12/n21_s0/F</td>
</tr>
<tr>
<td>1.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">inst_w12/phase_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>motor_pulse_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R16C11[0][A]</td>
<td>motor_pulse_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>inst_w12/phase_counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.037</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>inst_w12/phase_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>tpg_inst/vcounter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tpg_inst/vcounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>tpg_inst/vcounter_1_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R13C24[0][A]</td>
<td style=" font-weight:bold;">tpg_inst/vcounter_1_s0/Q</td>
</tr>
<tr>
<td>2.184</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>tpg_inst/n39_s1/I2</td>
</tr>
<tr>
<td>2.556</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">tpg_inst/n39_s1/F</td>
</tr>
<tr>
<td>2.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" font-weight:bold;">tpg_inst/vcounter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>tpg_inst/vcounter_1_s0/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>tpg_inst/vcounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_w12/phase_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_w12/phase_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>motor_pulse_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>motor_pulse_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>motor_pulse_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R16C11[0][A]</td>
<td>motor_pulse_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>inst_w12/phase_counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.371</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R15C13[0][A]</td>
<td style=" font-weight:bold;">inst_w12/phase_counter_1_s0/Q</td>
</tr>
<tr>
<td>1.377</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>inst_2/n24_s3/I1</td>
</tr>
<tr>
<td>1.749</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n24_s3/F</td>
</tr>
<tr>
<td>1.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" font-weight:bold;">inst_w12/phase_counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>motor_pulse_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R16C11[0][A]</td>
<td>motor_pulse_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>inst_w12/phase_counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.037</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>inst_w12/phase_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>antiChatter_sw2_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>antiChatter_sw2_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>antiChatter_sw2_0_s3/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R12C16[1][A]</td>
<td style=" font-weight:bold;">antiChatter_sw2_0_s3/Q</td>
</tr>
<tr>
<td>1.369</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>n156_s3/I3</td>
</tr>
<tr>
<td>1.741</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td style=" background: #97FFFF;">n156_s3/F</td>
</tr>
<tr>
<td>1.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td style=" font-weight:bold;">antiChatter_sw2_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>antiChatter_sw2_0_s3/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>antiChatter_sw2_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>vref_level_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vref_level_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>vref_level_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C16[0][A]</td>
<td style=" font-weight:bold;">vref_level_3_s0/Q</td>
</tr>
<tr>
<td>1.369</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>n85_s0/I3</td>
</tr>
<tr>
<td>1.741</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">n85_s0/F</td>
</tr>
<tr>
<td>1.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" font-weight:bold;">vref_level_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>vref_level_3_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>vref_level_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>tpg_inst/vcounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tpg_inst/vcounter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>tpg_inst/vcounter_6_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">tpg_inst/vcounter_6_s0/Q</td>
</tr>
<tr>
<td>2.186</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>tpg_inst/n34_s1/I1</td>
</tr>
<tr>
<td>2.558</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" background: #97FFFF;">tpg_inst/n34_s1/F</td>
</tr>
<tr>
<td>2.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">tpg_inst/vcounter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>tpg_inst/vcounter_6_s0/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>tpg_inst/vcounter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_w12/phase_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_w12/phase_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>motor_pulse_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>motor_pulse_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>motor_pulse_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R16C11[0][A]</td>
<td>motor_pulse_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>inst_w12/phase_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.371</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R13C15[1][A]</td>
<td style=" font-weight:bold;">inst_w12/phase_counter_0_s0/Q</td>
</tr>
<tr>
<td>1.378</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>inst_12/add_16_s8/I0</td>
</tr>
<tr>
<td>1.750</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">inst_12/add_16_s8/F</td>
</tr>
<tr>
<td>1.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" font-weight:bold;">inst_w12/phase_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>motor_pulse_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R16C11[0][A]</td>
<td>motor_pulse_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>inst_w12/phase_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.037</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>inst_w12/phase_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_data2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R12C24[2][A]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>4.659</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">oser_dvi_data2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.755</td>
<td>2.408</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.876</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>oser_dvi_data2/FCLK</td>
</tr>
<tr>
<td>3.846</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oser_dvi_data2</td>
</tr>
<tr>
<td>3.801</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>oser_dvi_data2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.625</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_data1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R12C24[2][A]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>4.659</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">oser_dvi_data1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.755</td>
<td>2.408</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.876</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td>oser_dvi_data1/FCLK</td>
</tr>
<tr>
<td>3.846</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oser_dvi_data1</td>
</tr>
<tr>
<td>3.801</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>oser_dvi_data1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.625</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_data0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R12C24[2][A]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>4.659</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">oser_dvi_data0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.755</td>
<td>2.408</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.876</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td>oser_dvi_data0/FCLK</td>
</tr>
<tr>
<td>3.846</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oser_dvi_data0</td>
</tr>
<tr>
<td>3.801</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>oser_dvi_data0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.625</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_clock</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R12C24[2][A]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>4.659</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">oser_dvi_clock/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.755</td>
<td>2.408</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.876</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT42[A]</td>
<td>oser_dvi_clock/FCLK</td>
</tr>
<tr>
<td>3.846</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oser_dvi_clock</td>
</tr>
<tr>
<td>3.801</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>oser_dvi_clock</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.625</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.482</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_data2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R12C24[2][A]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>4.659</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">oser_dvi_data2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.101</td>
<td>2.408</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.216</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>oser_dvi_data2/FCLK</td>
</tr>
<tr>
<td>5.186</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oser_dvi_data2</td>
</tr>
<tr>
<td>5.141</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>oser_dvi_data2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.482</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_data1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R12C24[2][A]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>4.659</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">oser_dvi_data1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.101</td>
<td>2.408</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.216</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>oser_dvi_data1/FCLK</td>
</tr>
<tr>
<td>5.186</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oser_dvi_data1</td>
</tr>
<tr>
<td>5.141</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>oser_dvi_data1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.482</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_data0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R12C24[2][A]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>4.659</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">oser_dvi_data0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.101</td>
<td>2.408</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.216</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>oser_dvi_data0/FCLK</td>
</tr>
<tr>
<td>5.186</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oser_dvi_data0</td>
</tr>
<tr>
<td>5.141</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>oser_dvi_data0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.482</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_clock</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R12C24[2][A]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>4.659</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">oser_dvi_clock/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.101</td>
<td>2.408</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.216</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td>oser_dvi_clock/FCLK</td>
</tr>
<tr>
<td>5.186</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oser_dvi_clock</td>
</tr>
<tr>
<td>5.141</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>oser_dvi_clock</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.668</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_data2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R12C24[2][A]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>4.659</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">oser_dvi_data2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>oser_dvi_data2/PCLK</td>
</tr>
<tr>
<td>15.327</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>oser_dvi_data2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.668</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_data1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R12C24[2][A]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>4.659</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">oser_dvi_data1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>oser_dvi_data1/PCLK</td>
</tr>
<tr>
<td>15.327</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>oser_dvi_data1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.668</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_data0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R12C24[2][A]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>4.659</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">oser_dvi_data0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>oser_dvi_data0/PCLK</td>
</tr>
<tr>
<td>15.327</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>oser_dvi_data0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.668</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_clock</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R12C24[2][A]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>4.659</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">oser_dvi_clock/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td>oser_dvi_clock/PCLK</td>
</tr>
<tr>
<td>15.327</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>oser_dvi_clock</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_data2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R12C24[2][A]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>3.723</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">oser_dvi_data2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.408</td>
<td>2.408</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.492</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>oser_dvi_data2/FCLK</td>
</tr>
<tr>
<td>2.522</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oser_dvi_data2</td>
</tr>
<tr>
<td>2.537</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>oser_dvi_data2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 82.246%; tC2Q: 0.333, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_data1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R12C24[2][A]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>3.723</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">oser_dvi_data1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.408</td>
<td>2.408</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.492</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>oser_dvi_data1/FCLK</td>
</tr>
<tr>
<td>2.522</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oser_dvi_data1</td>
</tr>
<tr>
<td>2.537</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>oser_dvi_data1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 82.246%; tC2Q: 0.333, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_data0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R12C24[2][A]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>3.723</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">oser_dvi_data0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.408</td>
<td>2.408</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.492</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>oser_dvi_data0/FCLK</td>
</tr>
<tr>
<td>2.522</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oser_dvi_data0</td>
</tr>
<tr>
<td>2.537</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>oser_dvi_data0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 82.246%; tC2Q: 0.333, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_clock</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R12C24[2][A]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>3.723</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">oser_dvi_clock/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.408</td>
<td>2.408</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.492</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td>oser_dvi_clock/FCLK</td>
</tr>
<tr>
<td>2.522</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oser_dvi_clock</td>
</tr>
<tr>
<td>2.537</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>oser_dvi_clock</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 82.246%; tC2Q: 0.333, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_data2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R12C24[2][A]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>3.723</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">oser_dvi_data2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>oser_dvi_data2/PCLK</td>
</tr>
<tr>
<td>1.860</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>oser_dvi_data2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 82.246%; tC2Q: 0.333, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_data1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R12C24[2][A]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>3.723</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">oser_dvi_data1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>oser_dvi_data1/PCLK</td>
</tr>
<tr>
<td>1.860</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>oser_dvi_data1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 82.246%; tC2Q: 0.333, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_data0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R12C24[2][A]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>3.723</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">oser_dvi_data0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>oser_dvi_data0/PCLK</td>
</tr>
<tr>
<td>1.860</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>oser_dvi_data0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 82.246%; tC2Q: 0.333, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_clock</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R12C24[2][A]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>3.723</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">oser_dvi_clock/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td>oser_dvi_clock/PCLK</td>
</tr>
<tr>
<td>1.860</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>oser_dvi_clock</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 82.246%; tC2Q: 0.333, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_data2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R12C24[2][A]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>3.723</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">oser_dvi_data2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.347</td>
<td>-1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.061</td>
<td>2.408</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>oser_dvi_data2/FCLK</td>
</tr>
<tr>
<td>1.181</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oser_dvi_data2</td>
</tr>
<tr>
<td>1.196</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>oser_dvi_data2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.653</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 82.246%; tC2Q: 0.333, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_data1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R12C24[2][A]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>3.723</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">oser_dvi_data1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.347</td>
<td>-1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.061</td>
<td>2.408</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td>oser_dvi_data1/FCLK</td>
</tr>
<tr>
<td>1.181</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oser_dvi_data1</td>
</tr>
<tr>
<td>1.196</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>oser_dvi_data1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.653</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 82.246%; tC2Q: 0.333, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_data0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R12C24[2][A]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>3.723</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">oser_dvi_data0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.347</td>
<td>-1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.061</td>
<td>2.408</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td>oser_dvi_data0/FCLK</td>
</tr>
<tr>
<td>1.181</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oser_dvi_data0</td>
</tr>
<tr>
<td>1.196</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>oser_dvi_data0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.653</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 82.246%; tC2Q: 0.333, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_clock</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R12C24[2][A]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>3.723</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">oser_dvi_clock/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.347</td>
<td>-1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.061</td>
<td>2.408</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT42[A]</td>
<td>oser_dvi_clock/FCLK</td>
</tr>
<tr>
<td>1.181</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oser_dvi_clock</td>
</tr>
<tr>
<td>1.196</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>oser_dvi_clock</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.653</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 82.246%; tC2Q: 0.333, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.656</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>reset_seq_ext/reset_seq_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.395</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.657</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>reset_seq_ext/reset_seq_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.313</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>reset_seq_ext/reset_seq_15_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.656</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>reset_seq_ext/reset_seq_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.395</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.657</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>reset_seq_ext/reset_seq_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.313</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>reset_seq_ext/reset_seq_14_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.656</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvi_out_inst/video_regs[0].hsync_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.395</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.657</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dvi_out_inst/video_regs[0].hsync_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.313</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dvi_out_inst/video_regs[0].hsync_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.656</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvi_out_inst/video_regs[0].data_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.395</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.657</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dvi_out_inst/video_regs[0].data_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.313</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dvi_out_inst/video_regs[0].data_20_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.656</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvi_out_inst/video_regs[0].data_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.395</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.657</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dvi_out_inst/video_regs[0].data_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.313</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dvi_out_inst/video_regs[0].data_14_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.656</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvi_out_inst/video_regs[0].data_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.395</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.657</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dvi_out_inst/video_regs[0].data_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.313</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dvi_out_inst/video_regs[0].data_10_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.656</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvi_out_inst/video_regs[0].data_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.395</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.657</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dvi_out_inst/video_regs[0].data_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.313</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dvi_out_inst/video_regs[0].data_8_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.656</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvi_out_inst/video_regs[0].data_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.395</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.657</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dvi_out_inst/video_regs[0].data_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.313</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dvi_out_inst/video_regs[0].data_12_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.656</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvi_out_inst/video_regs[0].data_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.395</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.657</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dvi_out_inst/video_regs[0].data_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.313</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dvi_out_inst/video_regs[0].data_19_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.656</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvi_out_inst/video_regs[0].data_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.395</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.657</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dvi_out_inst/video_regs[0].data_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.313</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dvi_out_inst/video_regs[0].data_17_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>127</td>
<td>clock_dvi</td>
<td>-4.219</td>
<td>0.262</td>
</tr>
<tr>
<td>61</td>
<td>reset_dvi</td>
<td>-0.858</td>
<td>2.781</td>
</tr>
<tr>
<td>53</td>
<td>clk_d</td>
<td>-2.388</td>
<td>0.262</td>
</tr>
<tr>
<td>31</td>
<td>n1561_3</td>
<td>7.526</td>
<td>2.179</td>
</tr>
<tr>
<td>21</td>
<td>video_regs[0].de</td>
<td>8.927</td>
<td>2.451</td>
</tr>
<tr>
<td>20</td>
<td>video_data[20]</td>
<td>3.581</td>
<td>3.580</td>
</tr>
<tr>
<td>19</td>
<td>vcounter[4]</td>
<td>-1.409</td>
<td>1.514</td>
</tr>
<tr>
<td>18</td>
<td>vcounter[2]</td>
<td>-2.701</td>
<td>1.832</td>
</tr>
<tr>
<td>17</td>
<td>boardLED_d[0]</td>
<td>-0.714</td>
<td>2.142</td>
</tr>
<tr>
<td>17</td>
<td>n11_3</td>
<td>30.414</td>
<td>2.410</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R12C18</td>
<td>87.50%</td>
</tr>
<tr>
<td>R12C30</td>
<td>77.78%</td>
</tr>
<tr>
<td>R17C13</td>
<td>77.78%</td>
</tr>
<tr>
<td>R16C15</td>
<td>76.39%</td>
</tr>
<tr>
<td>R12C19</td>
<td>75.00%</td>
</tr>
<tr>
<td>R17C15</td>
<td>73.61%</td>
</tr>
<tr>
<td>R13C16</td>
<td>69.44%</td>
</tr>
<tr>
<td>R15C16</td>
<td>69.44%</td>
</tr>
<tr>
<td>R16C14</td>
<td>68.06%</td>
</tr>
<tr>
<td>R16C16</td>
<td>66.67%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
