<TrID ver="2.00">
	<Info>
		<FileType>LogicSim circuit (Amiga ver.)</FileType>
		<Ext></Ext>
		<ExtraInfo>
			<Rem>Digital logic circuit designer and simulator for Amiga.</Rem>
			<RefURL>http://www.tetzl.de/alogicsim.html</RefURL>
		</ExtraInfo>
		<User>Marco Pontello</User>
		<E-Mail>marcopon@gmail.com</E-Mail>
		<Home>http://mark0.net</Home>
	</Info>
	<General>
		<FileNum>18</FileNum>
		<Date>
			<Year>2012</Year>
			<Month>6</Month>
			<Day>16</Day>
		</Date>
		<Time>
			<Hour>3</Hour>
			<Min>43</Min>
			<Sec>37</Sec>
		</Time>
		<Creator>TrIDScan/Py v1.80</Creator>
	</General>
	<FrontBlock>
		<Pattern>
			<Bytes>4C53494D4349524300000005000000B4</Bytes>
			<ASCII> L S I M C I R C</ASCII>
			<Pos>0</Pos>
		</Pattern>
	</FrontBlock>
</TrID>