<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>artix7</ProductFamily>
        <Part>xc7a35t-cpg236-1</Part>
        <TopModelName>hls_quickSort</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.014</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_45_1>
                <Slack>7.30</Slack>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_20_1>
                    <Slack>7.30</Slack>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>undef</IterationLatency>
                    <InstanceList/>
                    <VITIS_LOOP_22_2>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                        <InstanceList/>
                    </VITIS_LOOP_22_2>
                    <VITIS_LOOP_26_3>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                        <InstanceList/>
                    </VITIS_LOOP_26_3>
                </VITIS_LOOP_20_1>
            </VITIS_LOOP_45_1>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>2</BRAM_18K>
            <FF>3490</FF>
            <LUT>3236</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>100</BRAM_18K>
            <DSP>90</DSP>
            <FF>41600</FF>
            <LUT>20800</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_AWVALID</name>
            <Object>CONTROL_BUS</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_AWREADY</name>
            <Object>CONTROL_BUS</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_AWADDR</name>
            <Object>CONTROL_BUS</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_WVALID</name>
            <Object>CONTROL_BUS</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_WREADY</name>
            <Object>CONTROL_BUS</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_WDATA</name>
            <Object>CONTROL_BUS</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_WSTRB</name>
            <Object>CONTROL_BUS</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_ARVALID</name>
            <Object>CONTROL_BUS</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_ARREADY</name>
            <Object>CONTROL_BUS</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_ARADDR</name>
            <Object>CONTROL_BUS</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_RVALID</name>
            <Object>CONTROL_BUS</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_RREADY</name>
            <Object>CONTROL_BUS</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_RDATA</name>
            <Object>CONTROL_BUS</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_RRESP</name>
            <Object>CONTROL_BUS</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_BVALID</name>
            <Object>CONTROL_BUS</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_BREADY</name>
            <Object>CONTROL_BUS</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_BRESP</name>
            <Object>CONTROL_BUS</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>hls_quickSort</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>hls_quickSort</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>hls_quickSort</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>hls_quickSort</ModuleName>
            <BindInstances>stack_U top_8_fu_1880_p2 top_9_fu_1900_p2 sub_i_i_fu_1928_p2 add_i_i_fu_1933_p2 add_ln23_fu_2010_p2 add_ln27_fu_2079_p2 add_ln52_fu_2159_p2 add_ln57_fu_2174_p2 top_10_fu_2185_p2 top_11_fu_2195_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>hls_quickSort</Name>
            <Loops>
                <VITIS_LOOP_45_1>
                    <VITIS_LOOP_20_1>
                        <VITIS_LOOP_22_2/>
                        <VITIS_LOOP_26_3/>
                    </VITIS_LOOP_20_1>
                </VITIS_LOOP_45_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.014</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_45_1>
                        <Name>VITIS_LOOP_45_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_20_1>
                            <Name>VITIS_LOOP_20_1</Name>
                            <Slack>7.30</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_22_2>
                                <Name>VITIS_LOOP_22_2</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1</IterationLatency>
                                <PipelineDepth>1</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </VITIS_LOOP_22_2>
                            <VITIS_LOOP_26_3>
                                <Name>VITIS_LOOP_26_3</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1</IterationLatency>
                                <PipelineDepth>1</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </VITIS_LOOP_26_3>
                        </VITIS_LOOP_20_1>
                    </VITIS_LOOP_45_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>3490</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>8</UTIL_FF>
                    <LUT>3236</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>15</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="stack_U" SOURCE="array_sorting.cpp:39" URAM="0" VARIABLE="stack"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="top_8_fu_1880_p2" SOURCE="array_sorting.cpp:47" URAM="0" VARIABLE="top_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="top_9_fu_1900_p2" SOURCE="array_sorting.cpp:48" URAM="0" VARIABLE="top_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_i_fu_1928_p2" SOURCE="array_sorting.cpp:47" URAM="0" VARIABLE="sub_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="add_i_i_fu_1933_p2" SOURCE="array_sorting.cpp:48" URAM="0" VARIABLE="add_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_2010_p2" SOURCE="array_sorting.cpp:23" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_2079_p2" SOURCE="array_sorting.cpp:27" URAM="0" VARIABLE="add_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_2159_p2" SOURCE="array_sorting.cpp:52" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_2174_p2" SOURCE="array_sorting.cpp:57" URAM="0" VARIABLE="add_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="top_10_fu_2185_p2" SOURCE="array_sorting.cpp:58" URAM="0" VARIABLE="top_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="top_11_fu_2195_p2" SOURCE="array_sorting.cpp:59" URAM="0" VARIABLE="top_11"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="arr" index="0" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_CONTROL_BUS" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_CONTROL_BUS" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_CONTROL_BUS" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_CONTROL_BUS" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_CONTROL_BUS" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_CONTROL_BUS" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_CONTROL_BUS" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_CONTROL_BUS" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_CONTROL_BUS" name="" usage="data" direction="inout"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_CONTROL_BUS" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="8" portPrefix="s_axi_CONTROL_BUS_" paramPrefix="C_S_AXI_CONTROL_BUS_">
            <ports>
                <port>s_axi_CONTROL_BUS_ARADDR</port>
                <port>s_axi_CONTROL_BUS_ARREADY</port>
                <port>s_axi_CONTROL_BUS_ARVALID</port>
                <port>s_axi_CONTROL_BUS_AWADDR</port>
                <port>s_axi_CONTROL_BUS_AWREADY</port>
                <port>s_axi_CONTROL_BUS_AWVALID</port>
                <port>s_axi_CONTROL_BUS_BREADY</port>
                <port>s_axi_CONTROL_BUS_BRESP</port>
                <port>s_axi_CONTROL_BUS_BVALID</port>
                <port>s_axi_CONTROL_BUS_RDATA</port>
                <port>s_axi_CONTROL_BUS_RREADY</port>
                <port>s_axi_CONTROL_BUS_RRESP</port>
                <port>s_axi_CONTROL_BUS_RVALID</port>
                <port>s_axi_CONTROL_BUS_WDATA</port>
                <port>s_axi_CONTROL_BUS_WREADY</port>
                <port>s_axi_CONTROL_BUS_WSTRB</port>
                <port>s_axi_CONTROL_BUS_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="arr_0_i" access="W" description="Data signal of arr_0_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="arr_0_i" access="W" description="Bit 31 to 0 of arr_0_i"/>
                    </fields>
                </register>
                <register offset="0x18" name="arr_0_o" access="R" description="Data signal of arr_0_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="arr_0_o" access="R" description="Bit 31 to 0 of arr_0_o"/>
                    </fields>
                </register>
                <register offset="0x1c" name="arr_0_o_ctrl" access="R" description="Control signal of arr_0_o" range="32">
                    <fields>
                        <field offset="0" width="1" name="arr_0_o_ap_vld" access="R" description="Control signal arr_0_o_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x20" name="arr_1_i" access="W" description="Data signal of arr_1_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="arr_1_i" access="W" description="Bit 31 to 0 of arr_1_i"/>
                    </fields>
                </register>
                <register offset="0x28" name="arr_1_o" access="R" description="Data signal of arr_1_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="arr_1_o" access="R" description="Bit 31 to 0 of arr_1_o"/>
                    </fields>
                </register>
                <register offset="0x2c" name="arr_1_o_ctrl" access="R" description="Control signal of arr_1_o" range="32">
                    <fields>
                        <field offset="0" width="1" name="arr_1_o_ap_vld" access="R" description="Control signal arr_1_o_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x30" name="arr_2_i" access="W" description="Data signal of arr_2_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="arr_2_i" access="W" description="Bit 31 to 0 of arr_2_i"/>
                    </fields>
                </register>
                <register offset="0x38" name="arr_2_o" access="R" description="Data signal of arr_2_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="arr_2_o" access="R" description="Bit 31 to 0 of arr_2_o"/>
                    </fields>
                </register>
                <register offset="0x3c" name="arr_2_o_ctrl" access="R" description="Control signal of arr_2_o" range="32">
                    <fields>
                        <field offset="0" width="1" name="arr_2_o_ap_vld" access="R" description="Control signal arr_2_o_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x40" name="arr_3_i" access="W" description="Data signal of arr_3_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="arr_3_i" access="W" description="Bit 31 to 0 of arr_3_i"/>
                    </fields>
                </register>
                <register offset="0x48" name="arr_3_o" access="R" description="Data signal of arr_3_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="arr_3_o" access="R" description="Bit 31 to 0 of arr_3_o"/>
                    </fields>
                </register>
                <register offset="0x4c" name="arr_3_o_ctrl" access="R" description="Control signal of arr_3_o" range="32">
                    <fields>
                        <field offset="0" width="1" name="arr_3_o_ap_vld" access="R" description="Control signal arr_3_o_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x50" name="arr_4_i" access="W" description="Data signal of arr_4_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="arr_4_i" access="W" description="Bit 31 to 0 of arr_4_i"/>
                    </fields>
                </register>
                <register offset="0x58" name="arr_4_o" access="R" description="Data signal of arr_4_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="arr_4_o" access="R" description="Bit 31 to 0 of arr_4_o"/>
                    </fields>
                </register>
                <register offset="0x5c" name="arr_4_o_ctrl" access="R" description="Control signal of arr_4_o" range="32">
                    <fields>
                        <field offset="0" width="1" name="arr_4_o_ap_vld" access="R" description="Control signal arr_4_o_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x60" name="arr_5_i" access="W" description="Data signal of arr_5_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="arr_5_i" access="W" description="Bit 31 to 0 of arr_5_i"/>
                    </fields>
                </register>
                <register offset="0x68" name="arr_5_o" access="R" description="Data signal of arr_5_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="arr_5_o" access="R" description="Bit 31 to 0 of arr_5_o"/>
                    </fields>
                </register>
                <register offset="0x6c" name="arr_5_o_ctrl" access="R" description="Control signal of arr_5_o" range="32">
                    <fields>
                        <field offset="0" width="1" name="arr_5_o_ap_vld" access="R" description="Control signal arr_5_o_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x70" name="arr_6_i" access="W" description="Data signal of arr_6_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="arr_6_i" access="W" description="Bit 31 to 0 of arr_6_i"/>
                    </fields>
                </register>
                <register offset="0x78" name="arr_6_o" access="R" description="Data signal of arr_6_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="arr_6_o" access="R" description="Bit 31 to 0 of arr_6_o"/>
                    </fields>
                </register>
                <register offset="0x7c" name="arr_6_o_ctrl" access="R" description="Control signal of arr_6_o" range="32">
                    <fields>
                        <field offset="0" width="1" name="arr_6_o_ap_vld" access="R" description="Control signal arr_6_o_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x80" name="arr_7_i" access="W" description="Data signal of arr_7_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="arr_7_i" access="W" description="Bit 31 to 0 of arr_7_i"/>
                    </fields>
                </register>
                <register offset="0x88" name="arr_7_o" access="R" description="Data signal of arr_7_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="arr_7_o" access="R" description="Bit 31 to 0 of arr_7_o"/>
                    </fields>
                </register>
                <register offset="0x8c" name="arr_7_o_ctrl" access="R" description="Control signal of arr_7_o" range="32">
                    <fields>
                        <field offset="0" width="1" name="arr_7_o_ap_vld" access="R" description="Control signal arr_7_o_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x90" name="arr_8_i" access="W" description="Data signal of arr_8_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="arr_8_i" access="W" description="Bit 31 to 0 of arr_8_i"/>
                    </fields>
                </register>
                <register offset="0x98" name="arr_8_o" access="R" description="Data signal of arr_8_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="arr_8_o" access="R" description="Bit 31 to 0 of arr_8_o"/>
                    </fields>
                </register>
                <register offset="0x9c" name="arr_8_o_ctrl" access="R" description="Control signal of arr_8_o" range="32">
                    <fields>
                        <field offset="0" width="1" name="arr_8_o_ap_vld" access="R" description="Control signal arr_8_o_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="arr"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="arr"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="arr"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="arr"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="80" argName="arr"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="96" argName="arr"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="arr"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="128" argName="arr"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="144" argName="arr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_CONTROL_BUS</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_CONTROL_BUS">32, 8, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_CONTROL_BUS">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_CONTROL_BUS">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_CONTROL_BUS">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_CONTROL_BUS">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_CONTROL_BUS">arr_0_i, 0x10, 32, W, Data signal of arr_0_i, </column>
                    <column name="s_axi_CONTROL_BUS">arr_0_o, 0x18, 32, R, Data signal of arr_0_o, </column>
                    <column name="s_axi_CONTROL_BUS">arr_0_o_ctrl, 0x1c, 32, R, Control signal of arr_0_o, 0=arr_0_o_ap_vld</column>
                    <column name="s_axi_CONTROL_BUS">arr_1_i, 0x20, 32, W, Data signal of arr_1_i, </column>
                    <column name="s_axi_CONTROL_BUS">arr_1_o, 0x28, 32, R, Data signal of arr_1_o, </column>
                    <column name="s_axi_CONTROL_BUS">arr_1_o_ctrl, 0x2c, 32, R, Control signal of arr_1_o, 0=arr_1_o_ap_vld</column>
                    <column name="s_axi_CONTROL_BUS">arr_2_i, 0x30, 32, W, Data signal of arr_2_i, </column>
                    <column name="s_axi_CONTROL_BUS">arr_2_o, 0x38, 32, R, Data signal of arr_2_o, </column>
                    <column name="s_axi_CONTROL_BUS">arr_2_o_ctrl, 0x3c, 32, R, Control signal of arr_2_o, 0=arr_2_o_ap_vld</column>
                    <column name="s_axi_CONTROL_BUS">arr_3_i, 0x40, 32, W, Data signal of arr_3_i, </column>
                    <column name="s_axi_CONTROL_BUS">arr_3_o, 0x48, 32, R, Data signal of arr_3_o, </column>
                    <column name="s_axi_CONTROL_BUS">arr_3_o_ctrl, 0x4c, 32, R, Control signal of arr_3_o, 0=arr_3_o_ap_vld</column>
                    <column name="s_axi_CONTROL_BUS">arr_4_i, 0x50, 32, W, Data signal of arr_4_i, </column>
                    <column name="s_axi_CONTROL_BUS">arr_4_o, 0x58, 32, R, Data signal of arr_4_o, </column>
                    <column name="s_axi_CONTROL_BUS">arr_4_o_ctrl, 0x5c, 32, R, Control signal of arr_4_o, 0=arr_4_o_ap_vld</column>
                    <column name="s_axi_CONTROL_BUS">arr_5_i, 0x60, 32, W, Data signal of arr_5_i, </column>
                    <column name="s_axi_CONTROL_BUS">arr_5_o, 0x68, 32, R, Data signal of arr_5_o, </column>
                    <column name="s_axi_CONTROL_BUS">arr_5_o_ctrl, 0x6c, 32, R, Control signal of arr_5_o, 0=arr_5_o_ap_vld</column>
                    <column name="s_axi_CONTROL_BUS">arr_6_i, 0x70, 32, W, Data signal of arr_6_i, </column>
                    <column name="s_axi_CONTROL_BUS">arr_6_o, 0x78, 32, R, Data signal of arr_6_o, </column>
                    <column name="s_axi_CONTROL_BUS">arr_6_o_ctrl, 0x7c, 32, R, Control signal of arr_6_o, 0=arr_6_o_ap_vld</column>
                    <column name="s_axi_CONTROL_BUS">arr_7_i, 0x80, 32, W, Data signal of arr_7_i, </column>
                    <column name="s_axi_CONTROL_BUS">arr_7_o, 0x88, 32, R, Data signal of arr_7_o, </column>
                    <column name="s_axi_CONTROL_BUS">arr_7_o_ctrl, 0x8c, 32, R, Control signal of arr_7_o, 0=arr_7_o_ap_vld</column>
                    <column name="s_axi_CONTROL_BUS">arr_8_i, 0x90, 32, W, Data signal of arr_8_i, </column>
                    <column name="s_axi_CONTROL_BUS">arr_8_o, 0x98, 32, R, Data signal of arr_8_o, </column>
                    <column name="s_axi_CONTROL_BUS">arr_8_o_ctrl, 0x9c, 32, R, Control signal of arr_8_o, 0=arr_8_o_ap_vld</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="arr">inout, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="arr">s_axi_CONTROL_BUS, interface</column>
                    <column name="arr">s_axi_CONTROL_BUS, interface</column>
                    <column name="arr">s_axi_CONTROL_BUS, interface</column>
                    <column name="arr">s_axi_CONTROL_BUS, interface</column>
                    <column name="arr">s_axi_CONTROL_BUS, interface</column>
                    <column name="arr">s_axi_CONTROL_BUS, interface</column>
                    <column name="arr">s_axi_CONTROL_BUS, interface</column>
                    <column name="arr">s_axi_CONTROL_BUS, interface</column>
                    <column name="arr">s_axi_CONTROL_BUS, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="array_sorting.cpp:8" status="valid" parentFunction="swap" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="array_sorting.cpp:15" status="valid" parentFunction="partition" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="array_sorting.cpp:21" status="valid" parentFunction="partition" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="array_sorting.cpp:38" status="valid" parentFunction="quicksort" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="array_sorting.cpp:46" status="valid" parentFunction="quicksort" variable="" isDirective="0" options="II=1"/>
        <Pragma type="interface" location="array_sorting.cpp:65" status="valid" parentFunction="hls_quicksort" variable="return" isDirective="0" options="mode=s_axilite port=return bundle=CONTROL_BUS"/>
        <Pragma type="interface" location="array_sorting.cpp:66" status="valid" parentFunction="hls_quicksort" variable="arr" isDirective="0" options="mode=s_axilite port=arr bundle=CONTROL_BUS"/>
        <Pragma type="array_partition" location="array_sorting.cpp:67" status="valid" parentFunction="hls_quicksort" variable="arr" isDirective="0" options="variable=arr complete dim=1"/>
    </PragmaReport>
</profile>

