{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576236967753 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576236967754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 12:36:07 2019 " "Processing started: Fri Dec 13 12:36:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576236967754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576236967754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AoA_estimator -c AoA_estimator " "Command: quartus_map --read_settings_files=on --write_settings_files=off AoA_estimator -c AoA_estimator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576236967754 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1576236969026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/holge/onedrive/aau - elektronik og it/5. semester/p5/p5-track-n-point/fpga/src/records.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/holge/onedrive/aau - elektronik og it/5. semester/p5/p5-track-n-point/fpga/src/records.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 records " "Found design unit 1: records" {  } { { "../../src/records.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/records.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576236970818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576236970818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/holge/onedrive/aau - elektronik og it/5. semester/p5/p5-track-n-point/fpga/src/sampler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/holge/onedrive/aau - elektronik og it/5. semester/p5/p5-track-n-point/fpga/src/sampler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sampler-rtl " "Found design unit 1: sampler-rtl" {  } { { "../../src/sampler.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/sampler.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576236970835 ""} { "Info" "ISGN_ENTITY_NAME" "1 sampler " "Found entity 1: sampler" {  } { { "../../src/sampler.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/sampler.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576236970835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576236970835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/holge/onedrive/aau - elektronik og it/5. semester/p5/p5-track-n-point/fpga/src/phase_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/holge/onedrive/aau - elektronik og it/5. semester/p5/p5-track-n-point/fpga/src/phase_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase_calculator-Behavioral " "Found design unit 1: phase_calculator-Behavioral" {  } { { "../../src/phase_calculator.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/phase_calculator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576236970853 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase_calculator " "Found entity 1: phase_calculator" {  } { { "../../src/phase_calculator.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/phase_calculator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576236970853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576236970853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/holge/onedrive/aau - elektronik og it/5. semester/p5/p5-track-n-point/fpga/src/goertzel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/holge/onedrive/aau - elektronik og it/5. semester/p5/p5-track-n-point/fpga/src/goertzel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Goertzel-Behavioral " "Found design unit 1: Goertzel-Behavioral" {  } { { "../../src/Goertzel.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/Goertzel.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576236970858 ""} { "Info" "ISGN_ENTITY_NAME" "1 Goertzel " "Found entity 1: Goertzel" {  } { { "../../src/Goertzel.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/Goertzel.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576236970858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576236970858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/holge/onedrive/aau - elektronik og it/5. semester/p5/p5-track-n-point/fpga/src/constants.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/holge/onedrive/aau - elektronik og it/5. semester/p5/p5-track-n-point/fpga/src/constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constants " "Found design unit 1: constants" {  } { { "../../src/constants.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/constants.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576236970882 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 constants-body " "Found design unit 2: constants-body" {  } { { "../../src/constants.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/constants.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576236970882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576236970882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/holge/onedrive/aau - elektronik og it/5. semester/p5/p5-track-n-point/fpga/src/aoa_estimator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/holge/onedrive/aau - elektronik og it/5. semester/p5/p5-track-n-point/fpga/src/aoa_estimator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AoA_estimator-Behavioral " "Found design unit 1: AoA_estimator-Behavioral" {  } { { "../../src/AoA_estimator.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/AoA_estimator.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576236970892 ""} { "Info" "ISGN_ENTITY_NAME" "1 AoA_estimator " "Found entity 1: AoA_estimator" {  } { { "../../src/AoA_estimator.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/AoA_estimator.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576236970892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576236970892 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AoA_estimator " "Elaborating entity \"AoA_estimator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1576236971477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Goertzel Goertzel:INST1_Goertzel " "Elaborating entity \"Goertzel\" for hierarchy \"Goertzel:INST1_Goertzel\"" {  } { { "../../src/AoA_estimator.vhd" "INST1_Goertzel" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/AoA_estimator.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576236971609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sampler sampler:INST1_sampler " "Elaborating entity \"sampler\" for hierarchy \"sampler:INST1_sampler\"" {  } { { "../../src/AoA_estimator.vhd" "INST1_sampler" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/AoA_estimator.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576236971719 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Goertzel:INST1_Goertzel\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Goertzel:INST1_Goertzel\|Mult1\"" {  } { { "../../src/Goertzel.vhd" "Mult1" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/Goertzel.vhd" 76 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576236975081 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Goertzel:INST2_Goertzel\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Goertzel:INST2_Goertzel\|Mult1\"" {  } { { "../../src/Goertzel.vhd" "Mult1" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/Goertzel.vhd" 76 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576236975081 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Goertzel:INST3_Goertzel\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Goertzel:INST3_Goertzel\|Mult1\"" {  } { { "../../src/Goertzel.vhd" "Mult1" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/Goertzel.vhd" 76 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576236975081 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Goertzel:INST1_Goertzel\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Goertzel:INST1_Goertzel\|Mult2\"" {  } { { "../../src/Goertzel.vhd" "Mult2" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/Goertzel.vhd" 78 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576236975081 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Goertzel:INST2_Goertzel\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Goertzel:INST2_Goertzel\|Mult2\"" {  } { { "../../src/Goertzel.vhd" "Mult2" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/Goertzel.vhd" 78 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576236975081 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Goertzel:INST3_Goertzel\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Goertzel:INST3_Goertzel\|Mult2\"" {  } { { "../../src/Goertzel.vhd" "Mult2" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/Goertzel.vhd" 78 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576236975081 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Goertzel:INST1_Goertzel\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Goertzel:INST1_Goertzel\|Mult0\"" {  } { { "../../src/Goertzel.vhd" "Mult0" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/Goertzel.vhd" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576236975081 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Goertzel:INST2_Goertzel\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Goertzel:INST2_Goertzel\|Mult0\"" {  } { { "../../src/Goertzel.vhd" "Mult0" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/Goertzel.vhd" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576236975081 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Goertzel:INST3_Goertzel\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Goertzel:INST3_Goertzel\|Mult0\"" {  } { { "../../src/Goertzel.vhd" "Mult0" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/Goertzel.vhd" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576236975081 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1576236975081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Goertzel:INST1_Goertzel\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Goertzel:INST1_Goertzel\|lpm_mult:Mult1\"" {  } { { "../../src/Goertzel.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/Goertzel.vhd" 76 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576236975369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Goertzel:INST1_Goertzel\|lpm_mult:Mult1 " "Instantiated megafunction \"Goertzel:INST1_Goertzel\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576236975372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 27 " "Parameter \"LPM_WIDTHB\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576236975372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 42 " "Parameter \"LPM_WIDTHP\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576236975372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 42 " "Parameter \"LPM_WIDTHR\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576236975372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576236975372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576236975372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576236975372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576236975372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576236975372 ""}  } { { "../../src/Goertzel.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/Goertzel.vhd" 76 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576236975372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_h8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h8t " "Found entity 1: mult_h8t" {  } { { "db/mult_h8t.tdf" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_estimator/db/mult_h8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576236975606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576236975606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Goertzel:INST1_Goertzel\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Goertzel:INST1_Goertzel\|lpm_mult:Mult2\"" {  } { { "../../src/Goertzel.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/Goertzel.vhd" 78 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576236975714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Goertzel:INST1_Goertzel\|lpm_mult:Mult2 " "Instantiated megafunction \"Goertzel:INST1_Goertzel\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576236975714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 27 " "Parameter \"LPM_WIDTHB\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576236975714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 41 " "Parameter \"LPM_WIDTHP\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576236975714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 41 " "Parameter \"LPM_WIDTHR\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576236975714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576236975714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576236975714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576236975714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576236975714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576236975714 ""}  } { { "../../src/Goertzel.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/Goertzel.vhd" 78 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576236975714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_e8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_e8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_e8t " "Found entity 1: mult_e8t" {  } { { "db/mult_e8t.tdf" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_estimator/db/mult_e8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576236975883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576236975883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Goertzel:INST1_Goertzel\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Goertzel:INST1_Goertzel\|lpm_mult:Mult0\"" {  } { { "../../src/Goertzel.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/Goertzel.vhd" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576236975993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Goertzel:INST1_Goertzel\|lpm_mult:Mult0 " "Instantiated megafunction \"Goertzel:INST1_Goertzel\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 27 " "Parameter \"LPM_WIDTHA\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576236975993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576236975993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 43 " "Parameter \"LPM_WIDTHP\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576236975993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 43 " "Parameter \"LPM_WIDTHR\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576236975993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576236975993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576236975993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576236975993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576236975993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576236975993 ""}  } { { "../../src/Goertzel.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/Goertzel.vhd" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576236975993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j8t " "Found entity 1: mult_j8t" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_estimator/db/mult_j8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576236976153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576236976153 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "642 " "Ignored 642 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "642 " "Ignored 642 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1576236977198 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1576236977198 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1576236978182 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "162 " "162 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1576236979015 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1576236980004 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576236980004 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1274 " "Implemented 1274 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1576236980760 ""} { "Info" "ICUT_CUT_TM_OPINS" "165 " "Implemented 165 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1576236980760 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1036 " "Implemented 1036 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1576236980760 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "36 " "Implemented 36 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1576236980760 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1576236980760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576236980890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 12:36:20 2019 " "Processing ended: Fri Dec 13 12:36:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576236980890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576236980890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576236980890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576236980890 ""}
