============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 21 2024  10:54:44 pm
  Module:                 b14
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                   Type       Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock CLK)                   launch                                    0 R 
IR_reg[0]/CK                                            100    +0       0 R 
IR_reg[0]/Q                   DFFRX1            1  0.7   31  +264     264 F 
fopt38462/A                                                    +0     264   
fopt38462/Y                   INVX2             1  2.4   36   +38     302 R 
ADD_TC_OP_spec1_g1545/A                                        +0     302   
ADD_TC_OP_spec1_g1545/Y       NAND2X6           2  2.8   65   +70     372 F 
ADD_TC_OP_spec1_g1485/A                                        +0     372   
ADD_TC_OP_spec1_g1485/Y       NOR2X4            3  2.1   54   +72     444 R 
fopt38439/A                                                    +0     444   
fopt38439/Y                   INVX3             3  0.9   24   +42     486 F 
ADD_TC_OP_spec1_g1467/B                                        +0     486   
ADD_TC_OP_spec1_g1467/Y       NOR2X1            1  0.6   54   +48     534 R 
ADD_TC_OP_spec1_g1414/S0                                       +0     534   
ADD_TC_OP_spec1_g1414/Y       MXI2X1            2  0.4   82   +80     614 F 
g29351__9945/A                                                 +0     614   
g29351__9945/Y                OR2X1             1  1.4   52  +151     765 F 
g29034__6417/C                                                 +0     765   
g29034__6417/Y                NOR3X4            2  1.1   68   +65     830 R 
g29020__4733/A                                                 +0     830   
g29020__4733/Y                NAND2X2           2  1.6   83   +97     927 F 
g29008__1617/A                                                 +0     927   
g29008__1617/Y                NOR2X4            1  1.6   46   +78    1004 R 
g29002__5526/B                                                 +0    1004   
g29002__5526/Y                NAND2X4           1  1.4   58   +62    1067 F 
g28983__9315/A                                                 +0    1067   
g28983__9315/Y                NOR2X4            1  1.6   46   +66    1133 R 
g28974__6131/B                                                 +0    1133   
g28974__6131/Y                NOR2X4            2  2.9   42   +46    1178 F 
g28921__4319/A1                                                +0    1178   
g28921__4319/Y                AOI21X4           2  3.2   66   +73    1252 R 
g28889__2346/B                                                 +0    1252   
g28889__2346/Y                NAND2X6          22  5.7   95   +90    1341 F 
g28857/A                                                       +0    1341   
g28857/Y                      BUFX6            15  5.1   40  +110    1451 F 
g28739__2883/A                                                 +0    1451   
g28739__2883/Y                CLKAND2X2        14  3.7   64  +123    1574 F 
sub_358_29_g3329/AN                                            +0    1574   
sub_358_29_g3329/Y            NAND2BX1          3  0.6   76  +113    1688 F 
sub_358_29_g3251/A0N                                           +0    1688   
sub_358_29_g3251/Y            AOI2BB1X1         3  0.8   48  +143    1830 F 
sub_358_29_g3224/AN                                            +0    1830   
sub_358_29_g3224/Y            NAND2BXL          1  0.3   70   +99    1930 F 
sub_358_29_g3208/B                                             +0    1930   
sub_358_29_g3208/Y            NAND2X1           1  0.8   41   +60    1989 R 
sub_358_29_g3182/B0                                            +0    1989   
sub_358_29_g3182/Y            AOI21X2           7  2.2  111   +49    2038 F 
g38901/A1                                                      +0    2038   
g38901/Y                      OAI21XL           1  0.2   62  +105    2143 R 
sub_358_29_g3117/A                                             +0    2143   
sub_358_29_g3117/Y            NOR2XL            1  0.3   44   +70    2213 F 
sub_358_29_g3104/B1                                            +0    2213   
sub_358_29_g3104/Y            OAI22X1           3  0.6   92   +66    2278 R 
g37452__5115/A1N                                               +0    2278   
g37452__5115/Y                OAI2BB1X1         1  0.8   42  +159    2437 R 
g37332__6260/B                                                 +0    2437   
g37332__6260/Y                NOR2BX2           2  0.8   33   +41    2478 F 
g37180__2883/A1                                                +0    2478   
g37180__2883/Y                OAI21X1           1  0.3   59   +59    2537 R 
reg0_reg[28]/D           <<<  DFFRHQX1                         +0    2537   
reg0_reg[28]/CK               setup                     100  +110    2647 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                   capture                                2500 R 
                              uncertainty                     -10    2490 R 
----------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    -157ps (TIMING VIOLATION)
Start-point  : IR_reg[0]/CK
End-point    : reg0_reg[28]/D

