// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition"

// DATE "03/25/2021 14:14:30"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module em_project (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	CLOCK_50,
	KEY,
	SW,
	LEDR,
	VGA_BLANK_N,
	VGA_B,
	VGA_CLK,
	VGA_G,
	VGA_HS,
	VGA_R,
	VGA_SYNC_N,
	VGA_VS);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	reg CLOCK_50 ;
input 	logic [3:0] KEY ;
input 	logic [9:0] SW ;
output 	logic [9:0] LEDR ;
output 	reg VGA_BLANK_N ;
output 	logic [7:0] VGA_B ;
output 	reg VGA_CLK ;
output 	logic [7:0] VGA_G ;
output 	reg VGA_HS ;
output 	logic [7:0] VGA_R ;
output 	reg VGA_SYNC_N ;
output 	reg VGA_VS ;

// Design Ports Information
// KEY[0]	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AK4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_BLANK_N	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[0]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[1]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[2]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[3]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[4]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[5]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[6]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[7]	=>  Location: PIN_AK16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_CLK	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[0]	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[1]	=>  Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[2]	=>  Location: PIN_AH25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[3]	=>  Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[4]	=>  Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[5]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[6]	=>  Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[7]	=>  Location: PIN_AH23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_HS	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[0]	=>  Location: PIN_AK29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[1]	=>  Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[2]	=>  Location: PIN_AK27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[3]	=>  Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[4]	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[5]	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[6]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[7]	=>  Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_SYNC_N	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_VS	=>  Location: PIN_AK18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[0]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ;
wire \CLOCK_50~input_o ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \SW[0]~input_o ;
wire \ext_reset_n~combout ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \VGA_VTC|Add1~25_sumout ;
wire \RESET|q0~feeder_combout ;
wire \RESET|q0~q ;
wire \RESET|q1~q ;
wire \RESET|rst_n~q ;
wire \VGA_VTC|Add1~2 ;
wire \VGA_VTC|Add1~13_sumout ;
wire \VGA_VTC|Selector8~0_combout ;
wire \VGA_VTC|Add1~14 ;
wire \VGA_VTC|Add1~33_sumout ;
wire \VGA_VTC|Selector7~0_combout ;
wire \VGA_VTC|Equal0~1_combout ;
wire \VGA_VTC|Add1~22 ;
wire \VGA_VTC|Add1~17_sumout ;
wire \VGA_VTC|p_ctr~1_combout ;
wire \VGA_VTC|Equal0~0_combout ;
wire \VGA_VTC|Equal0~2_combout ;
wire \VGA_VTC|p_ctr~2_combout ;
wire \VGA_VTC|Add1~26 ;
wire \VGA_VTC|Add1~1_sumout ;
wire \VGA_VTC|Selector9~0_combout ;
wire \VGA_VTC|p_ctr[1]~DUPLICATE_q ;
wire \VGA_VTC|Equal1~0_combout ;
wire \VGA_VTC|Equal1~1_combout ;
wire \VGA_VTC|Add1~34 ;
wire \VGA_VTC|Add1~37_sumout ;
wire \VGA_VTC|Selector6~0_combout ;
wire \VGA_VTC|Add1~38 ;
wire \VGA_VTC|Add1~45_sumout ;
wire \VGA_VTC|Selector5~0_combout ;
wire \VGA_VTC|Add1~46 ;
wire \VGA_VTC|Add1~41_sumout ;
wire \VGA_VTC|Selector4~0_combout ;
wire \VGA_VTC|Add1~42 ;
wire \VGA_VTC|Add1~29_sumout ;
wire \VGA_VTC|Selector3~0_combout ;
wire \VGA_VTC|Add1~30 ;
wire \VGA_VTC|Add1~6 ;
wire \VGA_VTC|Add1~9_sumout ;
wire \VGA_VTC|p_ctr~0_combout ;
wire \VGA_VTC|Add1~10 ;
wire \VGA_VTC|Add1~21_sumout ;
wire \VGA_VTC|Selector1~0_combout ;
wire \VGA_VTC|Equal3~0_combout ;
wire \VGA_VTC|Equal3~1_combout ;
wire \VGA_VTC|Equal3~2_combout ;
wire \VGA_VTC|Add1~5_sumout ;
wire \VGA_VTC|Selector2~0_combout ;
wire \VGA_VTC|Equal2~0_combout ;
wire \VGA_VTC|Equal2~1_combout ;
wire \VGA_VTC|Selector0~0_combout ;
wire \VGA_VTC|video_on_h~q ;
wire \VGA_VTC|Add0~5_sumout ;
wire \VGA_VTC|Add0~6 ;
wire \VGA_VTC|Add0~45_sumout ;
wire \VGA_VTC|Add0~2 ;
wire \VGA_VTC|Add0~21_sumout ;
wire \VGA_VTC|l_ctr[6]~DUPLICATE_q ;
wire \VGA_VTC|Add0~22 ;
wire \VGA_VTC|Add0~17_sumout ;
wire \VGA_VTC|Add0~18 ;
wire \VGA_VTC|Add0~9_sumout ;
wire \VGA_VTC|Add0~10 ;
wire \VGA_VTC|Add0~13_sumout ;
wire \VGA_VTC|Add0~14 ;
wire \VGA_VTC|Add0~29_sumout ;
wire \VGA_VTC|Add0~30 ;
wire \VGA_VTC|Add0~25_sumout ;
wire \VGA_VTC|Equal4~0_combout ;
wire \VGA_VTC|Equal4~1_combout ;
wire \VGA_VTC|l_ctr[9]~0_combout ;
wire \VGA_VTC|Add0~46 ;
wire \VGA_VTC|Add0~41_sumout ;
wire \VGA_VTC|Add0~42 ;
wire \VGA_VTC|Add0~37_sumout ;
wire \VGA_VTC|l_ctr[3]~DUPLICATE_q ;
wire \VGA_VTC|Add0~38 ;
wire \VGA_VTC|Add0~33_sumout ;
wire \VGA_VTC|Add0~34 ;
wire \VGA_VTC|Add0~1_sumout ;
wire \VGA_VTC|Equal7~0_combout ;
wire \VGA_VTC|Equal7~1_combout ;
wire \VGA_VTC|Equal6~1_combout ;
wire \VGA_VTC|Equal5~0_combout ;
wire \VGA_VTC|Equal4~2_combout ;
wire \VGA_VTC|Equal6~0_combout ;
wire \VGA_VTC|Selector11~0_combout ;
wire \VGA_VTC|video_on_v~q ;
wire \PIXEL_GEN|Add1~14 ;
wire \PIXEL_GEN|Add1~15 ;
wire \PIXEL_GEN|Add1~18 ;
wire \PIXEL_GEN|Add1~19 ;
wire \PIXEL_GEN|Add1~22 ;
wire \PIXEL_GEN|Add1~23 ;
wire \PIXEL_GEN|Add1~26 ;
wire \PIXEL_GEN|Add1~27 ;
wire \PIXEL_GEN|Add1~30 ;
wire \PIXEL_GEN|Add1~31 ;
wire \PIXEL_GEN|Add1~34 ;
wire \PIXEL_GEN|Add1~35 ;
wire \PIXEL_GEN|Add1~38 ;
wire \PIXEL_GEN|Add1~39 ;
wire \PIXEL_GEN|Add1~6 ;
wire \PIXEL_GEN|Add1~7 ;
wire \PIXEL_GEN|Add1~10 ;
wire \PIXEL_GEN|Add1~11 ;
wire \PIXEL_GEN|Add1~1_sumout ;
wire \PIXEL_GEN|Add1~9_sumout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~feeder_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \PIXEL_GEN|Add1~5_sumout ;
wire \PIXEL_GEN|Add1~13_sumout ;
wire \PIXEL_GEN|Add1~17_sumout ;
wire \PIXEL_GEN|Add1~21_sumout ;
wire \PIXEL_GEN|Add1~25_sumout ;
wire \PIXEL_GEN|Add1~29_sumout ;
wire \PIXEL_GEN|Add1~33_sumout ;
wire \PIXEL_GEN|Add1~37_sumout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2603w[3]~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3]~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a191~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a190~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a189~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a187~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a186~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a185~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a184~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a183~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a182~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a181~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a180~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a179~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a178~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a177~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a176~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a175~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a174~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a173~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a172~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a171~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a170~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a169~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~feeder_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ;
wire \PIXEL_GEN|color_hex~1_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~portadataout ;
wire \PIXEL_GEN|color_hex~0_combout ;
wire \PIXEL_GEN|color_hex~2_combout ;
wire \PIXEL_GEN|always0~1_combout ;
wire \PIXEL_GEN|always0~0_combout ;
wire \PIXEL_GEN|always0~2_combout ;
wire \PIXEL_GEN|always0~3_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout ;
wire \PIXEL_GEN|color_hex~3_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ;
wire \PIXEL_GEN|color_hex~4_combout ;
wire \PIXEL_GEN|color_hex~5_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout ;
wire \PIXEL_GEN|color_hex~6_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ;
wire \PIXEL_GEN|color_hex~7_combout ;
wire \PIXEL_GEN|color_hex~8_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout ;
wire \PIXEL_GEN|color_hex~9_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ;
wire \PIXEL_GEN|color_hex~10_combout ;
wire \PIXEL_GEN|color_hex~11_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout ;
wire \PIXEL_GEN|color_hex~12_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout ;
wire \PIXEL_GEN|color_hex~13_combout ;
wire \PIXEL_GEN|color_hex~14_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout ;
wire \PIXEL_GEN|color_hex~15_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout ;
wire \PIXEL_GEN|color_hex~16_combout ;
wire \PIXEL_GEN|color_hex~17_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout ;
wire \PIXEL_GEN|color_hex~18_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ;
wire \PIXEL_GEN|color_hex~19_combout ;
wire \PIXEL_GEN|color_hex~20_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout ;
wire \PIXEL_GEN|color_hex~21_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ;
wire \PIXEL_GEN|color_hex~22_combout ;
wire \PIXEL_GEN|color_hex~23_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout ;
wire \PIXEL_GEN|color_hex~25_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout ;
wire \PIXEL_GEN|color_hex~24_combout ;
wire \PIXEL_GEN|color_hex~26_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ;
wire \PIXEL_GEN|color_hex~28_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout ;
wire \PIXEL_GEN|color_hex~27_combout ;
wire \PIXEL_GEN|color_hex~29_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout ;
wire \PIXEL_GEN|color_hex~30_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ;
wire \PIXEL_GEN|color_hex~31_combout ;
wire \PIXEL_GEN|color_hex~32_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout ;
wire \PIXEL_GEN|color_hex~33_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ;
wire \PIXEL_GEN|color_hex~34_combout ;
wire \PIXEL_GEN|color_hex~35_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 ;
wire \PIXEL_GEN|color_hex~36_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout ;
wire \PIXEL_GEN|color_hex~37_combout ;
wire \PIXEL_GEN|color_hex~38_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout ;
wire \PIXEL_GEN|color_hex~39_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout ;
wire \PIXEL_GEN|color_hex~40_combout ;
wire \PIXEL_GEN|color_hex~41_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ;
wire \PIXEL_GEN|color_hex~43_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout ;
wire \PIXEL_GEN|color_hex~42_combout ;
wire \PIXEL_GEN|color_hex~44_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout ;
wire \PIXEL_GEN|color_hex~45_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ;
wire \PIXEL_GEN|color_hex~46_combout ;
wire \PIXEL_GEN|color_hex~47_combout ;
wire \VGA_VTC|Selector10~0_combout ;
wire \VGA_VTC|h_pulse~q ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout ;
wire \PIXEL_GEN|color_hex~48_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout ;
wire \PIXEL_GEN|color_hex~49_combout ;
wire \PIXEL_GEN|color_hex~50_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout ;
wire \PIXEL_GEN|color_hex~52_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 ;
wire \PIXEL_GEN|color_hex~51_combout ;
wire \PIXEL_GEN|color_hex~53_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout ;
wire \PIXEL_GEN|color_hex~55_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~portadataout ;
wire \PIXEL_GEN|color_hex~54_combout ;
wire \PIXEL_GEN|color_hex~56_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout ;
wire \PIXEL_GEN|color_hex~57_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout ;
wire \PIXEL_GEN|color_hex~58_combout ;
wire \PIXEL_GEN|color_hex~59_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout ;
wire \PIXEL_GEN|color_hex~61_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~portadataout ;
wire \PIXEL_GEN|color_hex~60_combout ;
wire \PIXEL_GEN|color_hex~62_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ;
wire \PIXEL_GEN|color_hex~64_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout ;
wire \PIXEL_GEN|color_hex~63_combout ;
wire \PIXEL_GEN|color_hex~65_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~portadataout ;
wire \PIXEL_GEN|color_hex~66_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ;
wire \PIXEL_GEN|color_hex~67_combout ;
wire \PIXEL_GEN|color_hex~68_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 ;
wire \PIXEL_GEN|color_hex~69_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ;
wire \PIXEL_GEN|color_hex~70_combout ;
wire \PIXEL_GEN|color_hex~71_combout ;
wire \VGA_VTC|Selector12~0_combout ;
wire \VGA_VTC|v_pulse~q ;
wire \altera_internal_jtag~TDO ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [15:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w ;
wire [23:0] \PIXEL_GEN|color_hex ;
wire [3:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w ;
wire [11:0] \VGA_VTC|l_ctr ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [23:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [7:0] \PIXEL_GEN|p_blue ;
wire [3:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w ;
wire [7:0] \PIXEL_GEN|p_green ;
wire [7:0] \PIXEL_GEN|p_red ;
wire [3:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w ;
wire [6:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR ;
wire [2:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a ;
wire [11:0] \VGA_VTC|p_ctr ;
wire [3:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter ;
wire [4:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [2:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b ;
wire [3:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w ;
wire [3:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [3:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;
wire [3:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w ;
wire [3:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w ;
wire [3:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [8:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [0:0] \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|locked_wire ;
wire [0:0] \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire ;

wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTBDATAOUT_bus ;
wire [19:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus ;
wire [19:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164_PORTBDATAOUT_bus ;
wire [19:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188_PORTADATAOUT_bus ;
wire [19:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ;
wire [7:0] \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [0];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a169  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [1];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a170  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [2];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a171  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [3];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a172  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [4];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a173  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [5];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a174  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [6];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a175  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [7];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a176  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [8];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a177  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [9];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a178  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [10];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a179  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [11];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a180  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [12];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a181  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [13];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a182  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [14];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a183  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [15];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a184  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [16];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a185  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [17];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a186  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [18];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a187  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [19];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [0];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a169~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [1];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a170~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [2];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a171~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [3];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a172~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [4];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a173~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [5];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a174~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [6];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a175~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [7];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a176~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [8];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a177~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [9];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a178~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [10];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a179~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [11];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a180~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [12];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a181~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [13];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a182~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [14];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a183~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [15];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a184~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [16];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a185~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [17];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a186~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [18];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a187~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [19];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188_PORTADATAOUT_bus [0];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a189  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188_PORTADATAOUT_bus [1];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a190  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188_PORTADATAOUT_bus [2];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a191  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188_PORTADATAOUT_bus [3];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188_PORTBDATAOUT_bus [0];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a189~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188_PORTBDATAOUT_bus [1];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a190~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188_PORTBDATAOUT_bus [2];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a191~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188_PORTBDATAOUT_bus [3];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus [0];

assign \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: MLABCELL_X3_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \LEDR[0]~output (
	.i(!\ext_reset_n~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\PIXEL_GEN|p_blue [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\PIXEL_GEN|p_blue [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\PIXEL_GEN|p_blue [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\PIXEL_GEN|p_blue [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\PIXEL_GEN|p_blue [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\PIXEL_GEN|p_blue [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\PIXEL_GEN|p_blue [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\PIXEL_GEN|p_blue [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\PIXEL_GEN|p_green [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\PIXEL_GEN|p_green [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\PIXEL_GEN|p_green [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\PIXEL_GEN|p_green [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\PIXEL_GEN|p_green [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\PIXEL_GEN|p_green [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\PIXEL_GEN|p_green [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\PIXEL_GEN|p_green [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\VGA_VTC|h_pulse~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\PIXEL_GEN|p_red [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\PIXEL_GEN|p_red [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\PIXEL_GEN|p_red [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\PIXEL_GEN|p_red [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\PIXEL_GEN|p_red [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\PIXEL_GEN|p_red [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\PIXEL_GEN|p_red [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\PIXEL_GEN|p_red [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \VGA_VS~output (
	.i(\VGA_VTC|v_pulse~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
defparam \altera_reserved_tdo~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "816.666666 mhz";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 10000;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 49;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 49;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 3;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 3;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 1;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,
\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,
\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X73_Y21_N27
cyclonev_lcell_comb ext_reset_n(
// Equation(s):
// \ext_reset_n~combout  = ( \SW[0]~input_o  ) # ( !\SW[0]~input_o  & ( !\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ext_reset_n~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam ext_reset_n.extended_lut = "off";
defparam ext_reset_n.lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam ext_reset_n.shared_arith = "off";
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,
\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,
\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 5;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "74.242424 mhz";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N0
cyclonev_lcell_comb \VGA_VTC|Add1~25 (
// Equation(s):
// \VGA_VTC|Add1~25_sumout  = SUM(( \VGA_VTC|p_ctr [0] ) + ( VCC ) + ( !VCC ))
// \VGA_VTC|Add1~26  = CARRY(( \VGA_VTC|p_ctr [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|p_ctr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add1~25_sumout ),
	.cout(\VGA_VTC|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add1~25 .extended_lut = "off";
defparam \VGA_VTC|Add1~25 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_VTC|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N6
cyclonev_lcell_comb \RESET|q0~feeder (
// Equation(s):
// \RESET|q0~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RESET|q0~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RESET|q0~feeder .extended_lut = "off";
defparam \RESET|q0~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \RESET|q0~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N8
dffeas \RESET|q0 (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RESET|q0~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ext_reset_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RESET|q0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RESET|q0 .is_wysiwyg = "true";
defparam \RESET|q0 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N2
dffeas \RESET|q1 (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RESET|q0~q ),
	.clrn(!\ext_reset_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RESET|q1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RESET|q1 .is_wysiwyg = "true";
defparam \RESET|q1 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N5
dffeas \RESET|rst_n (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RESET|q1~q ),
	.clrn(!\ext_reset_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RESET|rst_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RESET|rst_n .is_wysiwyg = "true";
defparam \RESET|rst_n .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N38
dffeas \VGA_VTC|p_ctr[1] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|p_ctr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|p_ctr[1] .is_wysiwyg = "true";
defparam \VGA_VTC|p_ctr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N3
cyclonev_lcell_comb \VGA_VTC|Add1~1 (
// Equation(s):
// \VGA_VTC|Add1~1_sumout  = SUM(( \VGA_VTC|p_ctr[1]~DUPLICATE_q  ) + ( GND ) + ( \VGA_VTC|Add1~26  ))
// \VGA_VTC|Add1~2  = CARRY(( \VGA_VTC|p_ctr[1]~DUPLICATE_q  ) + ( GND ) + ( \VGA_VTC|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|p_ctr[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add1~1_sumout ),
	.cout(\VGA_VTC|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add1~1 .extended_lut = "off";
defparam \VGA_VTC|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_VTC|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N6
cyclonev_lcell_comb \VGA_VTC|Add1~13 (
// Equation(s):
// \VGA_VTC|Add1~13_sumout  = SUM(( \VGA_VTC|p_ctr [2] ) + ( GND ) + ( \VGA_VTC|Add1~2  ))
// \VGA_VTC|Add1~14  = CARRY(( \VGA_VTC|p_ctr [2] ) + ( GND ) + ( \VGA_VTC|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|p_ctr [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add1~13_sumout ),
	.cout(\VGA_VTC|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add1~13 .extended_lut = "off";
defparam \VGA_VTC|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_VTC|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N30
cyclonev_lcell_comb \VGA_VTC|Selector8~0 (
// Equation(s):
// \VGA_VTC|Selector8~0_combout  = ( \VGA_VTC|Equal0~2_combout  & ( (\VGA_VTC|Equal1~1_combout ) # (\VGA_VTC|Equal2~1_combout ) ) ) # ( !\VGA_VTC|Equal0~2_combout  & ( (((!\VGA_VTC|Equal3~2_combout  & \VGA_VTC|Add1~13_sumout )) # (\VGA_VTC|Equal1~1_combout 
// )) # (\VGA_VTC|Equal2~1_combout ) ) )

	.dataa(!\VGA_VTC|Equal2~1_combout ),
	.datab(!\VGA_VTC|Equal3~2_combout ),
	.datac(!\VGA_VTC|Add1~13_sumout ),
	.datad(!\VGA_VTC|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\VGA_VTC|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Selector8~0 .extended_lut = "off";
defparam \VGA_VTC|Selector8~0 .lut_mask = 64'h5DFF5DFF55FF55FF;
defparam \VGA_VTC|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N31
dffeas \VGA_VTC|p_ctr[2] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|p_ctr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|p_ctr[2] .is_wysiwyg = "true";
defparam \VGA_VTC|p_ctr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N9
cyclonev_lcell_comb \VGA_VTC|Add1~33 (
// Equation(s):
// \VGA_VTC|Add1~33_sumout  = SUM(( \VGA_VTC|p_ctr [3] ) + ( GND ) + ( \VGA_VTC|Add1~14  ))
// \VGA_VTC|Add1~34  = CARRY(( \VGA_VTC|p_ctr [3] ) + ( GND ) + ( \VGA_VTC|Add1~14  ))

	.dataa(!\VGA_VTC|p_ctr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add1~33_sumout ),
	.cout(\VGA_VTC|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add1~33 .extended_lut = "off";
defparam \VGA_VTC|Add1~33 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_VTC|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N39
cyclonev_lcell_comb \VGA_VTC|Selector7~0 (
// Equation(s):
// \VGA_VTC|Selector7~0_combout  = ( \VGA_VTC|Equal0~2_combout  & ( \VGA_VTC|Equal1~1_combout  ) ) # ( !\VGA_VTC|Equal0~2_combout  & ( ((!\VGA_VTC|Equal2~1_combout  & (!\VGA_VTC|Equal3~2_combout  & \VGA_VTC|Add1~33_sumout ))) # (\VGA_VTC|Equal1~1_combout ) ) 
// )

	.dataa(!\VGA_VTC|Equal2~1_combout ),
	.datab(!\VGA_VTC|Equal3~2_combout ),
	.datac(!\VGA_VTC|Add1~33_sumout ),
	.datad(!\VGA_VTC|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\VGA_VTC|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Selector7~0 .extended_lut = "off";
defparam \VGA_VTC|Selector7~0 .lut_mask = 64'h08FF08FF00FF00FF;
defparam \VGA_VTC|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N41
dffeas \VGA_VTC|p_ctr[3] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|p_ctr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|p_ctr[3] .is_wysiwyg = "true";
defparam \VGA_VTC|p_ctr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N42
cyclonev_lcell_comb \VGA_VTC|Equal0~1 (
// Equation(s):
// \VGA_VTC|Equal0~1_combout  = ( !\VGA_VTC|p_ctr [8] & ( \VGA_VTC|p_ctr [5] & ( (\VGA_VTC|p_ctr [6] & \VGA_VTC|p_ctr [4]) ) ) )

	.dataa(!\VGA_VTC|p_ctr [6]),
	.datab(gnd),
	.datac(!\VGA_VTC|p_ctr [4]),
	.datad(gnd),
	.datae(!\VGA_VTC|p_ctr [8]),
	.dataf(!\VGA_VTC|p_ctr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Equal0~1 .extended_lut = "off";
defparam \VGA_VTC|Equal0~1 .lut_mask = 64'h0000000005050000;
defparam \VGA_VTC|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N30
cyclonev_lcell_comb \VGA_VTC|Add1~21 (
// Equation(s):
// \VGA_VTC|Add1~21_sumout  = SUM(( \VGA_VTC|p_ctr [10] ) + ( GND ) + ( \VGA_VTC|Add1~10  ))
// \VGA_VTC|Add1~22  = CARRY(( \VGA_VTC|p_ctr [10] ) + ( GND ) + ( \VGA_VTC|Add1~10  ))

	.dataa(gnd),
	.datab(!\VGA_VTC|p_ctr [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add1~21_sumout ),
	.cout(\VGA_VTC|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add1~21 .extended_lut = "off";
defparam \VGA_VTC|Add1~21 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_VTC|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N33
cyclonev_lcell_comb \VGA_VTC|Add1~17 (
// Equation(s):
// \VGA_VTC|Add1~17_sumout  = SUM(( \VGA_VTC|p_ctr [11] ) + ( GND ) + ( \VGA_VTC|Add1~22  ))

	.dataa(!\VGA_VTC|p_ctr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add1~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add1~17 .extended_lut = "off";
defparam \VGA_VTC|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_VTC|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N33
cyclonev_lcell_comb \VGA_VTC|p_ctr~1 (
// Equation(s):
// \VGA_VTC|p_ctr~1_combout  = ( !\VGA_VTC|Equal0~2_combout  & ( (!\VGA_VTC|Equal2~1_combout  & (!\VGA_VTC|Equal3~2_combout  & (\VGA_VTC|Add1~17_sumout  & !\VGA_VTC|Equal1~1_combout ))) ) )

	.dataa(!\VGA_VTC|Equal2~1_combout ),
	.datab(!\VGA_VTC|Equal3~2_combout ),
	.datac(!\VGA_VTC|Add1~17_sumout ),
	.datad(!\VGA_VTC|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\VGA_VTC|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|p_ctr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|p_ctr~1 .extended_lut = "off";
defparam \VGA_VTC|p_ctr~1 .lut_mask = 64'h0800080000000000;
defparam \VGA_VTC|p_ctr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N34
dffeas \VGA_VTC|p_ctr[11] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|p_ctr~1_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|p_ctr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|p_ctr[11] .is_wysiwyg = "true";
defparam \VGA_VTC|p_ctr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N48
cyclonev_lcell_comb \VGA_VTC|Equal0~0 (
// Equation(s):
// \VGA_VTC|Equal0~0_combout  = ( !\VGA_VTC|p_ctr [9] & ( (!\VGA_VTC|p_ctr [11] & (\VGA_VTC|p_ctr [10] & (\VGA_VTC|p_ctr [2] & \VGA_VTC|p_ctr [0]))) ) )

	.dataa(!\VGA_VTC|p_ctr [11]),
	.datab(!\VGA_VTC|p_ctr [10]),
	.datac(!\VGA_VTC|p_ctr [2]),
	.datad(!\VGA_VTC|p_ctr [0]),
	.datae(gnd),
	.dataf(!\VGA_VTC|p_ctr [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Equal0~0 .extended_lut = "off";
defparam \VGA_VTC|Equal0~0 .lut_mask = 64'h0002000200000000;
defparam \VGA_VTC|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N24
cyclonev_lcell_comb \VGA_VTC|Equal0~2 (
// Equation(s):
// \VGA_VTC|Equal0~2_combout  = ( \VGA_VTC|Equal0~0_combout  & ( \VGA_VTC|p_ctr [7] & ( (\VGA_VTC|p_ctr [1] & (\VGA_VTC|p_ctr [3] & \VGA_VTC|Equal0~1_combout )) ) ) )

	.dataa(!\VGA_VTC|p_ctr [1]),
	.datab(!\VGA_VTC|p_ctr [3]),
	.datac(!\VGA_VTC|Equal0~1_combout ),
	.datad(gnd),
	.datae(!\VGA_VTC|Equal0~0_combout ),
	.dataf(!\VGA_VTC|p_ctr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Equal0~2 .extended_lut = "off";
defparam \VGA_VTC|Equal0~2 .lut_mask = 64'h0000000000000101;
defparam \VGA_VTC|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N15
cyclonev_lcell_comb \VGA_VTC|p_ctr~2 (
// Equation(s):
// \VGA_VTC|p_ctr~2_combout  = ( !\VGA_VTC|Equal0~2_combout  & ( (!\VGA_VTC|Equal2~1_combout  & (!\VGA_VTC|Equal3~2_combout  & (!\VGA_VTC|Equal1~1_combout  & \VGA_VTC|Add1~25_sumout ))) ) )

	.dataa(!\VGA_VTC|Equal2~1_combout ),
	.datab(!\VGA_VTC|Equal3~2_combout ),
	.datac(!\VGA_VTC|Equal1~1_combout ),
	.datad(!\VGA_VTC|Add1~25_sumout ),
	.datae(gnd),
	.dataf(!\VGA_VTC|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|p_ctr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|p_ctr~2 .extended_lut = "off";
defparam \VGA_VTC|p_ctr~2 .lut_mask = 64'h0080008000000000;
defparam \VGA_VTC|p_ctr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N16
dffeas \VGA_VTC|p_ctr[0] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|p_ctr~2_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|p_ctr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|p_ctr[0] .is_wysiwyg = "true";
defparam \VGA_VTC|p_ctr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N36
cyclonev_lcell_comb \VGA_VTC|Selector9~0 (
// Equation(s):
// \VGA_VTC|Selector9~0_combout  = ( \VGA_VTC|Equal0~2_combout  & ( (\VGA_VTC|Equal1~1_combout ) # (\VGA_VTC|Equal2~1_combout ) ) ) # ( !\VGA_VTC|Equal0~2_combout  & ( (((!\VGA_VTC|Equal3~2_combout  & \VGA_VTC|Add1~1_sumout )) # (\VGA_VTC|Equal1~1_combout )) 
// # (\VGA_VTC|Equal2~1_combout ) ) )

	.dataa(!\VGA_VTC|Equal2~1_combout ),
	.datab(!\VGA_VTC|Equal3~2_combout ),
	.datac(!\VGA_VTC|Add1~1_sumout ),
	.datad(!\VGA_VTC|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\VGA_VTC|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Selector9~0 .extended_lut = "off";
defparam \VGA_VTC|Selector9~0 .lut_mask = 64'h5DFF5DFF55FF55FF;
defparam \VGA_VTC|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N37
dffeas \VGA_VTC|p_ctr[1]~DUPLICATE (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|p_ctr[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|p_ctr[1]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_VTC|p_ctr[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N54
cyclonev_lcell_comb \VGA_VTC|Equal1~0 (
// Equation(s):
// \VGA_VTC|Equal1~0_combout  = ( \VGA_VTC|p_ctr [6] & ( (!\VGA_VTC|p_ctr [4] & (!\VGA_VTC|p_ctr [7] & (\VGA_VTC|p_ctr [3] & \VGA_VTC|p_ctr [5]))) ) )

	.dataa(!\VGA_VTC|p_ctr [4]),
	.datab(!\VGA_VTC|p_ctr [7]),
	.datac(!\VGA_VTC|p_ctr [3]),
	.datad(!\VGA_VTC|p_ctr [5]),
	.datae(gnd),
	.dataf(!\VGA_VTC|p_ctr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Equal1~0 .extended_lut = "off";
defparam \VGA_VTC|Equal1~0 .lut_mask = 64'h0000000000080008;
defparam \VGA_VTC|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N39
cyclonev_lcell_comb \VGA_VTC|Equal1~1 (
// Equation(s):
// \VGA_VTC|Equal1~1_combout  = ( \VGA_VTC|Equal0~0_combout  & ( (\VGA_VTC|p_ctr [8] & (!\VGA_VTC|p_ctr[1]~DUPLICATE_q  & \VGA_VTC|Equal1~0_combout )) ) )

	.dataa(!\VGA_VTC|p_ctr [8]),
	.datab(!\VGA_VTC|p_ctr[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\VGA_VTC|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\VGA_VTC|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Equal1~1 .extended_lut = "off";
defparam \VGA_VTC|Equal1~1 .lut_mask = 64'h0000000000440044;
defparam \VGA_VTC|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N12
cyclonev_lcell_comb \VGA_VTC|Add1~37 (
// Equation(s):
// \VGA_VTC|Add1~37_sumout  = SUM(( \VGA_VTC|p_ctr [4] ) + ( GND ) + ( \VGA_VTC|Add1~34  ))
// \VGA_VTC|Add1~38  = CARRY(( \VGA_VTC|p_ctr [4] ) + ( GND ) + ( \VGA_VTC|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|p_ctr [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add1~37_sumout ),
	.cout(\VGA_VTC|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add1~37 .extended_lut = "off";
defparam \VGA_VTC|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_VTC|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N18
cyclonev_lcell_comb \VGA_VTC|Selector6~0 (
// Equation(s):
// \VGA_VTC|Selector6~0_combout  = ( \VGA_VTC|Equal0~2_combout  & ( \VGA_VTC|Equal2~1_combout  ) ) # ( !\VGA_VTC|Equal0~2_combout  & ( ((!\VGA_VTC|Equal3~2_combout  & (!\VGA_VTC|Equal1~1_combout  & \VGA_VTC|Add1~37_sumout ))) # (\VGA_VTC|Equal2~1_combout ) ) 
// )

	.dataa(!\VGA_VTC|Equal2~1_combout ),
	.datab(!\VGA_VTC|Equal3~2_combout ),
	.datac(!\VGA_VTC|Equal1~1_combout ),
	.datad(!\VGA_VTC|Add1~37_sumout ),
	.datae(gnd),
	.dataf(!\VGA_VTC|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Selector6~0 .extended_lut = "off";
defparam \VGA_VTC|Selector6~0 .lut_mask = 64'h55D555D555555555;
defparam \VGA_VTC|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N20
dffeas \VGA_VTC|p_ctr[4] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|p_ctr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|p_ctr[4] .is_wysiwyg = "true";
defparam \VGA_VTC|p_ctr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N15
cyclonev_lcell_comb \VGA_VTC|Add1~45 (
// Equation(s):
// \VGA_VTC|Add1~45_sumout  = SUM(( \VGA_VTC|p_ctr [5] ) + ( GND ) + ( \VGA_VTC|Add1~38  ))
// \VGA_VTC|Add1~46  = CARRY(( \VGA_VTC|p_ctr [5] ) + ( GND ) + ( \VGA_VTC|Add1~38  ))

	.dataa(!\VGA_VTC|p_ctr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add1~45_sumout ),
	.cout(\VGA_VTC|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add1~45 .extended_lut = "off";
defparam \VGA_VTC|Add1~45 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_VTC|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N48
cyclonev_lcell_comb \VGA_VTC|Selector5~0 (
// Equation(s):
// \VGA_VTC|Selector5~0_combout  = ( \VGA_VTC|Equal0~2_combout  & ( \VGA_VTC|Equal1~1_combout  ) ) # ( !\VGA_VTC|Equal0~2_combout  & ( ((!\VGA_VTC|Equal2~1_combout  & (!\VGA_VTC|Equal3~2_combout  & \VGA_VTC|Add1~45_sumout ))) # (\VGA_VTC|Equal1~1_combout ) ) 
// )

	.dataa(!\VGA_VTC|Equal2~1_combout ),
	.datab(!\VGA_VTC|Equal3~2_combout ),
	.datac(!\VGA_VTC|Add1~45_sumout ),
	.datad(!\VGA_VTC|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\VGA_VTC|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Selector5~0 .extended_lut = "off";
defparam \VGA_VTC|Selector5~0 .lut_mask = 64'h08FF08FF00FF00FF;
defparam \VGA_VTC|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N49
dffeas \VGA_VTC|p_ctr[5] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|p_ctr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|p_ctr[5] .is_wysiwyg = "true";
defparam \VGA_VTC|p_ctr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N18
cyclonev_lcell_comb \VGA_VTC|Add1~41 (
// Equation(s):
// \VGA_VTC|Add1~41_sumout  = SUM(( \VGA_VTC|p_ctr [6] ) + ( GND ) + ( \VGA_VTC|Add1~46  ))
// \VGA_VTC|Add1~42  = CARRY(( \VGA_VTC|p_ctr [6] ) + ( GND ) + ( \VGA_VTC|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|p_ctr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add1~41_sumout ),
	.cout(\VGA_VTC|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add1~41 .extended_lut = "off";
defparam \VGA_VTC|Add1~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_VTC|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N21
cyclonev_lcell_comb \VGA_VTC|Selector4~0 (
// Equation(s):
// \VGA_VTC|Selector4~0_combout  = ( \VGA_VTC|Equal0~2_combout  & ( \VGA_VTC|Equal1~1_combout  ) ) # ( !\VGA_VTC|Equal0~2_combout  & ( ((!\VGA_VTC|Equal2~1_combout  & (!\VGA_VTC|Equal3~2_combout  & \VGA_VTC|Add1~41_sumout ))) # (\VGA_VTC|Equal1~1_combout ) ) 
// )

	.dataa(!\VGA_VTC|Equal2~1_combout ),
	.datab(!\VGA_VTC|Equal3~2_combout ),
	.datac(!\VGA_VTC|Add1~41_sumout ),
	.datad(!\VGA_VTC|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\VGA_VTC|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Selector4~0 .extended_lut = "off";
defparam \VGA_VTC|Selector4~0 .lut_mask = 64'h08FF08FF00FF00FF;
defparam \VGA_VTC|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N22
dffeas \VGA_VTC|p_ctr[6] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|p_ctr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|p_ctr[6] .is_wysiwyg = "true";
defparam \VGA_VTC|p_ctr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N21
cyclonev_lcell_comb \VGA_VTC|Add1~29 (
// Equation(s):
// \VGA_VTC|Add1~29_sumout  = SUM(( \VGA_VTC|p_ctr [7] ) + ( GND ) + ( \VGA_VTC|Add1~42  ))
// \VGA_VTC|Add1~30  = CARRY(( \VGA_VTC|p_ctr [7] ) + ( GND ) + ( \VGA_VTC|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|p_ctr [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add1~29_sumout ),
	.cout(\VGA_VTC|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add1~29 .extended_lut = "off";
defparam \VGA_VTC|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_VTC|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N6
cyclonev_lcell_comb \VGA_VTC|Selector3~0 (
// Equation(s):
// \VGA_VTC|Selector3~0_combout  = ( \VGA_VTC|Equal0~2_combout  & ( \VGA_VTC|Equal2~1_combout  ) ) # ( !\VGA_VTC|Equal0~2_combout  & ( ((!\VGA_VTC|Equal3~2_combout  & (\VGA_VTC|Add1~29_sumout  & !\VGA_VTC|Equal1~1_combout ))) # (\VGA_VTC|Equal2~1_combout ) ) 
// )

	.dataa(!\VGA_VTC|Equal2~1_combout ),
	.datab(!\VGA_VTC|Equal3~2_combout ),
	.datac(!\VGA_VTC|Add1~29_sumout ),
	.datad(!\VGA_VTC|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\VGA_VTC|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Selector3~0 .extended_lut = "off";
defparam \VGA_VTC|Selector3~0 .lut_mask = 64'h5D555D5555555555;
defparam \VGA_VTC|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N8
dffeas \VGA_VTC|p_ctr[7] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|p_ctr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|p_ctr[7] .is_wysiwyg = "true";
defparam \VGA_VTC|p_ctr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N24
cyclonev_lcell_comb \VGA_VTC|Add1~5 (
// Equation(s):
// \VGA_VTC|Add1~5_sumout  = SUM(( \VGA_VTC|p_ctr [8] ) + ( GND ) + ( \VGA_VTC|Add1~30  ))
// \VGA_VTC|Add1~6  = CARRY(( \VGA_VTC|p_ctr [8] ) + ( GND ) + ( \VGA_VTC|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|p_ctr [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add1~5_sumout ),
	.cout(\VGA_VTC|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add1~5 .extended_lut = "off";
defparam \VGA_VTC|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_VTC|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N27
cyclonev_lcell_comb \VGA_VTC|Add1~9 (
// Equation(s):
// \VGA_VTC|Add1~9_sumout  = SUM(( \VGA_VTC|p_ctr [9] ) + ( GND ) + ( \VGA_VTC|Add1~6  ))
// \VGA_VTC|Add1~10  = CARRY(( \VGA_VTC|p_ctr [9] ) + ( GND ) + ( \VGA_VTC|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|p_ctr [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add1~9_sumout ),
	.cout(\VGA_VTC|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add1~9 .extended_lut = "off";
defparam \VGA_VTC|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_VTC|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N51
cyclonev_lcell_comb \VGA_VTC|p_ctr~0 (
// Equation(s):
// \VGA_VTC|p_ctr~0_combout  = ( !\VGA_VTC|Equal0~2_combout  & ( (!\VGA_VTC|Equal2~1_combout  & (!\VGA_VTC|Equal3~2_combout  & (\VGA_VTC|Add1~9_sumout  & !\VGA_VTC|Equal1~1_combout ))) ) )

	.dataa(!\VGA_VTC|Equal2~1_combout ),
	.datab(!\VGA_VTC|Equal3~2_combout ),
	.datac(!\VGA_VTC|Add1~9_sumout ),
	.datad(!\VGA_VTC|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\VGA_VTC|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|p_ctr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|p_ctr~0 .extended_lut = "off";
defparam \VGA_VTC|p_ctr~0 .lut_mask = 64'h0800080000000000;
defparam \VGA_VTC|p_ctr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N52
dffeas \VGA_VTC|p_ctr[9] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|p_ctr~0_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|p_ctr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|p_ctr[9] .is_wysiwyg = "true";
defparam \VGA_VTC|p_ctr[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N12
cyclonev_lcell_comb \VGA_VTC|Selector1~0 (
// Equation(s):
// \VGA_VTC|Selector1~0_combout  = ( \VGA_VTC|Equal0~2_combout  ) # ( !\VGA_VTC|Equal0~2_combout  & ( (((!\VGA_VTC|Equal3~2_combout  & \VGA_VTC|Add1~21_sumout )) # (\VGA_VTC|Equal1~1_combout )) # (\VGA_VTC|Equal2~1_combout ) ) )

	.dataa(!\VGA_VTC|Equal2~1_combout ),
	.datab(!\VGA_VTC|Equal3~2_combout ),
	.datac(!\VGA_VTC|Add1~21_sumout ),
	.datad(!\VGA_VTC|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\VGA_VTC|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Selector1~0 .extended_lut = "off";
defparam \VGA_VTC|Selector1~0 .lut_mask = 64'h5DFF5DFFFFFFFFFF;
defparam \VGA_VTC|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N13
dffeas \VGA_VTC|p_ctr[10] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|p_ctr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|p_ctr[10] .is_wysiwyg = "true";
defparam \VGA_VTC|p_ctr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N51
cyclonev_lcell_comb \VGA_VTC|Equal3~0 (
// Equation(s):
// \VGA_VTC|Equal3~0_combout  = ( !\VGA_VTC|p_ctr [11] & ( (\VGA_VTC|p_ctr [10] & \VGA_VTC|p_ctr [0]) ) )

	.dataa(gnd),
	.datab(!\VGA_VTC|p_ctr [10]),
	.datac(gnd),
	.datad(!\VGA_VTC|p_ctr [0]),
	.datae(gnd),
	.dataf(!\VGA_VTC|p_ctr [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Equal3~0 .extended_lut = "off";
defparam \VGA_VTC|Equal3~0 .lut_mask = 64'h0033003300000000;
defparam \VGA_VTC|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N42
cyclonev_lcell_comb \VGA_VTC|Equal3~1 (
// Equation(s):
// \VGA_VTC|Equal3~1_combout  = ( !\VGA_VTC|p_ctr [3] & ( (!\VGA_VTC|p_ctr [2] & (!\VGA_VTC|p_ctr [7] & (!\VGA_VTC|p_ctr [1] & \VGA_VTC|p_ctr [9]))) ) )

	.dataa(!\VGA_VTC|p_ctr [2]),
	.datab(!\VGA_VTC|p_ctr [7]),
	.datac(!\VGA_VTC|p_ctr [1]),
	.datad(!\VGA_VTC|p_ctr [9]),
	.datae(gnd),
	.dataf(!\VGA_VTC|p_ctr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Equal3~1 .extended_lut = "off";
defparam \VGA_VTC|Equal3~1 .lut_mask = 64'h0080008000000000;
defparam \VGA_VTC|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N45
cyclonev_lcell_comb \VGA_VTC|Equal3~2 (
// Equation(s):
// \VGA_VTC|Equal3~2_combout  = ( \VGA_VTC|Equal3~1_combout  & ( (\VGA_VTC|Equal3~0_combout  & \VGA_VTC|Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|Equal3~0_combout ),
	.datad(!\VGA_VTC|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\VGA_VTC|Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Equal3~2 .extended_lut = "off";
defparam \VGA_VTC|Equal3~2 .lut_mask = 64'h00000000000F000F;
defparam \VGA_VTC|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N9
cyclonev_lcell_comb \VGA_VTC|Selector2~0 (
// Equation(s):
// \VGA_VTC|Selector2~0_combout  = ( \VGA_VTC|Equal0~2_combout  ) # ( !\VGA_VTC|Equal0~2_combout  & ( (((!\VGA_VTC|Equal3~2_combout  & \VGA_VTC|Add1~5_sumout )) # (\VGA_VTC|Equal1~1_combout )) # (\VGA_VTC|Equal2~1_combout ) ) )

	.dataa(!\VGA_VTC|Equal2~1_combout ),
	.datab(!\VGA_VTC|Equal3~2_combout ),
	.datac(!\VGA_VTC|Add1~5_sumout ),
	.datad(!\VGA_VTC|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\VGA_VTC|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Selector2~0 .extended_lut = "off";
defparam \VGA_VTC|Selector2~0 .lut_mask = 64'h5DFF5DFFFFFFFFFF;
defparam \VGA_VTC|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N10
dffeas \VGA_VTC|p_ctr[8] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|p_ctr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|p_ctr[8] .is_wysiwyg = "true";
defparam \VGA_VTC|p_ctr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N57
cyclonev_lcell_comb \VGA_VTC|Equal2~0 (
// Equation(s):
// \VGA_VTC|Equal2~0_combout  = ( !\VGA_VTC|p_ctr [6] & ( (\VGA_VTC|p_ctr [7] & (!\VGA_VTC|p_ctr [5] & \VGA_VTC|p_ctr [4])) ) )

	.dataa(gnd),
	.datab(!\VGA_VTC|p_ctr [7]),
	.datac(!\VGA_VTC|p_ctr [5]),
	.datad(!\VGA_VTC|p_ctr [4]),
	.datae(gnd),
	.dataf(!\VGA_VTC|p_ctr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Equal2~0 .extended_lut = "off";
defparam \VGA_VTC|Equal2~0 .lut_mask = 64'h0030003000000000;
defparam \VGA_VTC|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N36
cyclonev_lcell_comb \VGA_VTC|Equal2~1 (
// Equation(s):
// \VGA_VTC|Equal2~1_combout  = ( \VGA_VTC|Equal0~0_combout  & ( (\VGA_VTC|p_ctr [8] & (!\VGA_VTC|p_ctr[1]~DUPLICATE_q  & (!\VGA_VTC|p_ctr [3] & \VGA_VTC|Equal2~0_combout ))) ) )

	.dataa(!\VGA_VTC|p_ctr [8]),
	.datab(!\VGA_VTC|p_ctr[1]~DUPLICATE_q ),
	.datac(!\VGA_VTC|p_ctr [3]),
	.datad(!\VGA_VTC|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\VGA_VTC|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Equal2~1 .extended_lut = "off";
defparam \VGA_VTC|Equal2~1 .lut_mask = 64'h0000000000400040;
defparam \VGA_VTC|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N0
cyclonev_lcell_comb \VGA_VTC|Selector0~0 (
// Equation(s):
// \VGA_VTC|Selector0~0_combout  = ( \VGA_VTC|video_on_h~q  & ( \VGA_VTC|Equal0~2_combout  & ( !\VGA_VTC|Equal3~2_combout  ) ) ) # ( !\VGA_VTC|video_on_h~q  & ( \VGA_VTC|Equal0~2_combout  & ( (!\VGA_VTC|Equal2~1_combout  & (!\VGA_VTC|Equal3~2_combout  & 
// !\VGA_VTC|Equal1~1_combout )) ) ) ) # ( \VGA_VTC|video_on_h~q  & ( !\VGA_VTC|Equal0~2_combout  & ( !\VGA_VTC|Equal3~2_combout  ) ) )

	.dataa(!\VGA_VTC|Equal2~1_combout ),
	.datab(!\VGA_VTC|Equal3~2_combout ),
	.datac(!\VGA_VTC|Equal1~1_combout ),
	.datad(gnd),
	.datae(!\VGA_VTC|video_on_h~q ),
	.dataf(!\VGA_VTC|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Selector0~0 .extended_lut = "off";
defparam \VGA_VTC|Selector0~0 .lut_mask = 64'h0000CCCC8080CCCC;
defparam \VGA_VTC|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N1
dffeas \VGA_VTC|video_on_h (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|video_on_h~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|video_on_h .is_wysiwyg = "true";
defparam \VGA_VTC|video_on_h .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N0
cyclonev_lcell_comb \VGA_VTC|Add0~5 (
// Equation(s):
// \VGA_VTC|Add0~5_sumout  = SUM(( \VGA_VTC|l_ctr [0] ) + ( VCC ) + ( !VCC ))
// \VGA_VTC|Add0~6  = CARRY(( \VGA_VTC|l_ctr [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|l_ctr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add0~5_sumout ),
	.cout(\VGA_VTC|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add0~5 .extended_lut = "off";
defparam \VGA_VTC|Add0~5 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_VTC|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N3
cyclonev_lcell_comb \VGA_VTC|Add0~45 (
// Equation(s):
// \VGA_VTC|Add0~45_sumout  = SUM(( \VGA_VTC|l_ctr [1] ) + ( GND ) + ( \VGA_VTC|Add0~6  ))
// \VGA_VTC|Add0~46  = CARRY(( \VGA_VTC|l_ctr [1] ) + ( GND ) + ( \VGA_VTC|Add0~6  ))

	.dataa(!\VGA_VTC|l_ctr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add0~45_sumout ),
	.cout(\VGA_VTC|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add0~45 .extended_lut = "off";
defparam \VGA_VTC|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_VTC|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N15
cyclonev_lcell_comb \VGA_VTC|Add0~1 (
// Equation(s):
// \VGA_VTC|Add0~1_sumout  = SUM(( \VGA_VTC|l_ctr [5] ) + ( GND ) + ( \VGA_VTC|Add0~34  ))
// \VGA_VTC|Add0~2  = CARRY(( \VGA_VTC|l_ctr [5] ) + ( GND ) + ( \VGA_VTC|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|l_ctr [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add0~1_sumout ),
	.cout(\VGA_VTC|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add0~1 .extended_lut = "off";
defparam \VGA_VTC|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_VTC|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N18
cyclonev_lcell_comb \VGA_VTC|Add0~21 (
// Equation(s):
// \VGA_VTC|Add0~21_sumout  = SUM(( \VGA_VTC|l_ctr[6]~DUPLICATE_q  ) + ( GND ) + ( \VGA_VTC|Add0~2  ))
// \VGA_VTC|Add0~22  = CARRY(( \VGA_VTC|l_ctr[6]~DUPLICATE_q  ) + ( GND ) + ( \VGA_VTC|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|l_ctr[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add0~21_sumout ),
	.cout(\VGA_VTC|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add0~21 .extended_lut = "off";
defparam \VGA_VTC|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_VTC|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N20
dffeas \VGA_VTC|l_ctr[6]~DUPLICATE (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\VGA_VTC|Equal7~1_combout ),
	.sload(gnd),
	.ena(\VGA_VTC|l_ctr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|l_ctr[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|l_ctr[6]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_VTC|l_ctr[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N21
cyclonev_lcell_comb \VGA_VTC|Add0~17 (
// Equation(s):
// \VGA_VTC|Add0~17_sumout  = SUM(( \VGA_VTC|l_ctr [7] ) + ( GND ) + ( \VGA_VTC|Add0~22  ))
// \VGA_VTC|Add0~18  = CARRY(( \VGA_VTC|l_ctr [7] ) + ( GND ) + ( \VGA_VTC|Add0~22  ))

	.dataa(!\VGA_VTC|l_ctr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add0~17_sumout ),
	.cout(\VGA_VTC|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add0~17 .extended_lut = "off";
defparam \VGA_VTC|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_VTC|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N23
dffeas \VGA_VTC|l_ctr[7] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\VGA_VTC|Equal7~1_combout ),
	.sload(gnd),
	.ena(\VGA_VTC|l_ctr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|l_ctr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|l_ctr[7] .is_wysiwyg = "true";
defparam \VGA_VTC|l_ctr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N24
cyclonev_lcell_comb \VGA_VTC|Add0~9 (
// Equation(s):
// \VGA_VTC|Add0~9_sumout  = SUM(( \VGA_VTC|l_ctr [8] ) + ( GND ) + ( \VGA_VTC|Add0~18  ))
// \VGA_VTC|Add0~10  = CARRY(( \VGA_VTC|l_ctr [8] ) + ( GND ) + ( \VGA_VTC|Add0~18  ))

	.dataa(gnd),
	.datab(!\VGA_VTC|l_ctr [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add0~9_sumout ),
	.cout(\VGA_VTC|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add0~9 .extended_lut = "off";
defparam \VGA_VTC|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_VTC|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N25
dffeas \VGA_VTC|l_ctr[8] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\VGA_VTC|Equal7~1_combout ),
	.sload(gnd),
	.ena(\VGA_VTC|l_ctr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|l_ctr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|l_ctr[8] .is_wysiwyg = "true";
defparam \VGA_VTC|l_ctr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N27
cyclonev_lcell_comb \VGA_VTC|Add0~13 (
// Equation(s):
// \VGA_VTC|Add0~13_sumout  = SUM(( \VGA_VTC|l_ctr [9] ) + ( GND ) + ( \VGA_VTC|Add0~10  ))
// \VGA_VTC|Add0~14  = CARRY(( \VGA_VTC|l_ctr [9] ) + ( GND ) + ( \VGA_VTC|Add0~10  ))

	.dataa(!\VGA_VTC|l_ctr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add0~13_sumout ),
	.cout(\VGA_VTC|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add0~13 .extended_lut = "off";
defparam \VGA_VTC|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_VTC|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N29
dffeas \VGA_VTC|l_ctr[9] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\VGA_VTC|Equal7~1_combout ),
	.sload(gnd),
	.ena(\VGA_VTC|l_ctr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|l_ctr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|l_ctr[9] .is_wysiwyg = "true";
defparam \VGA_VTC|l_ctr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N30
cyclonev_lcell_comb \VGA_VTC|Add0~29 (
// Equation(s):
// \VGA_VTC|Add0~29_sumout  = SUM(( \VGA_VTC|l_ctr [10] ) + ( GND ) + ( \VGA_VTC|Add0~14  ))
// \VGA_VTC|Add0~30  = CARRY(( \VGA_VTC|l_ctr [10] ) + ( GND ) + ( \VGA_VTC|Add0~14  ))

	.dataa(gnd),
	.datab(!\VGA_VTC|l_ctr [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add0~29_sumout ),
	.cout(\VGA_VTC|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add0~29 .extended_lut = "off";
defparam \VGA_VTC|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_VTC|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N32
dffeas \VGA_VTC|l_ctr[10] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\VGA_VTC|Equal7~1_combout ),
	.sload(gnd),
	.ena(\VGA_VTC|l_ctr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|l_ctr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|l_ctr[10] .is_wysiwyg = "true";
defparam \VGA_VTC|l_ctr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N33
cyclonev_lcell_comb \VGA_VTC|Add0~25 (
// Equation(s):
// \VGA_VTC|Add0~25_sumout  = SUM(( \VGA_VTC|l_ctr [11] ) + ( GND ) + ( \VGA_VTC|Add0~30  ))

	.dataa(!\VGA_VTC|l_ctr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add0~25 .extended_lut = "off";
defparam \VGA_VTC|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_VTC|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N35
dffeas \VGA_VTC|l_ctr[11] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\VGA_VTC|Equal7~1_combout ),
	.sload(gnd),
	.ena(\VGA_VTC|l_ctr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|l_ctr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|l_ctr[11] .is_wysiwyg = "true";
defparam \VGA_VTC|l_ctr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N48
cyclonev_lcell_comb \VGA_VTC|Equal4~0 (
// Equation(s):
// \VGA_VTC|Equal4~0_combout  = ( \VGA_VTC|l_ctr [9] & ( !\VGA_VTC|l_ctr [11] & ( (\VGA_VTC|l_ctr [7] & (!\VGA_VTC|l_ctr [10] & (\VGA_VTC|l_ctr[6]~DUPLICATE_q  & !\VGA_VTC|l_ctr [8]))) ) ) )

	.dataa(!\VGA_VTC|l_ctr [7]),
	.datab(!\VGA_VTC|l_ctr [10]),
	.datac(!\VGA_VTC|l_ctr[6]~DUPLICATE_q ),
	.datad(!\VGA_VTC|l_ctr [8]),
	.datae(!\VGA_VTC|l_ctr [9]),
	.dataf(!\VGA_VTC|l_ctr [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Equal4~0 .extended_lut = "off";
defparam \VGA_VTC|Equal4~0 .lut_mask = 64'h0000040000000000;
defparam \VGA_VTC|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N27
cyclonev_lcell_comb \VGA_VTC|Equal4~1 (
// Equation(s):
// \VGA_VTC|Equal4~1_combout  = ( !\VGA_VTC|l_ctr [4] & ( \VGA_VTC|l_ctr [1] & ( (\VGA_VTC|l_ctr [2] & \VGA_VTC|l_ctr[3]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\VGA_VTC|l_ctr [2]),
	.datac(!\VGA_VTC|l_ctr[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\VGA_VTC|l_ctr [4]),
	.dataf(!\VGA_VTC|l_ctr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Equal4~1 .extended_lut = "off";
defparam \VGA_VTC|Equal4~1 .lut_mask = 64'h0000000003030000;
defparam \VGA_VTC|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N48
cyclonev_lcell_comb \VGA_VTC|l_ctr[9]~0 (
// Equation(s):
// \VGA_VTC|l_ctr[9]~0_combout  = ( \VGA_VTC|Equal4~1_combout  & ( \VGA_VTC|Equal3~0_combout  & ( (!\VGA_VTC|Equal4~0_combout  & (\VGA_VTC|Equal3~1_combout  & ((\VGA_VTC|Equal0~1_combout )))) # (\VGA_VTC|Equal4~0_combout  & (((\VGA_VTC|Equal3~1_combout  & 
// \VGA_VTC|Equal0~1_combout )) # (\VGA_VTC|Equal7~0_combout ))) ) ) ) # ( !\VGA_VTC|Equal4~1_combout  & ( \VGA_VTC|Equal3~0_combout  & ( (\VGA_VTC|Equal3~1_combout  & \VGA_VTC|Equal0~1_combout ) ) ) ) # ( \VGA_VTC|Equal4~1_combout  & ( 
// !\VGA_VTC|Equal3~0_combout  & ( (\VGA_VTC|Equal4~0_combout  & \VGA_VTC|Equal7~0_combout ) ) ) )

	.dataa(!\VGA_VTC|Equal4~0_combout ),
	.datab(!\VGA_VTC|Equal3~1_combout ),
	.datac(!\VGA_VTC|Equal7~0_combout ),
	.datad(!\VGA_VTC|Equal0~1_combout ),
	.datae(!\VGA_VTC|Equal4~1_combout ),
	.dataf(!\VGA_VTC|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|l_ctr[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|l_ctr[9]~0 .extended_lut = "off";
defparam \VGA_VTC|l_ctr[9]~0 .lut_mask = 64'h0000050500330537;
defparam \VGA_VTC|l_ctr[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N4
dffeas \VGA_VTC|l_ctr[1] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\VGA_VTC|Equal7~1_combout ),
	.sload(gnd),
	.ena(\VGA_VTC|l_ctr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|l_ctr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|l_ctr[1] .is_wysiwyg = "true";
defparam \VGA_VTC|l_ctr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N6
cyclonev_lcell_comb \VGA_VTC|Add0~41 (
// Equation(s):
// \VGA_VTC|Add0~41_sumout  = SUM(( \VGA_VTC|l_ctr [2] ) + ( GND ) + ( \VGA_VTC|Add0~46  ))
// \VGA_VTC|Add0~42  = CARRY(( \VGA_VTC|l_ctr [2] ) + ( GND ) + ( \VGA_VTC|Add0~46  ))

	.dataa(gnd),
	.datab(!\VGA_VTC|l_ctr [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add0~41_sumout ),
	.cout(\VGA_VTC|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add0~41 .extended_lut = "off";
defparam \VGA_VTC|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_VTC|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N8
dffeas \VGA_VTC|l_ctr[2] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\VGA_VTC|Equal7~1_combout ),
	.sload(gnd),
	.ena(\VGA_VTC|l_ctr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|l_ctr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|l_ctr[2] .is_wysiwyg = "true";
defparam \VGA_VTC|l_ctr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N9
cyclonev_lcell_comb \VGA_VTC|Add0~37 (
// Equation(s):
// \VGA_VTC|Add0~37_sumout  = SUM(( \VGA_VTC|l_ctr[3]~DUPLICATE_q  ) + ( GND ) + ( \VGA_VTC|Add0~42  ))
// \VGA_VTC|Add0~38  = CARRY(( \VGA_VTC|l_ctr[3]~DUPLICATE_q  ) + ( GND ) + ( \VGA_VTC|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|l_ctr[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add0~37_sumout ),
	.cout(\VGA_VTC|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add0~37 .extended_lut = "off";
defparam \VGA_VTC|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_VTC|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N11
dffeas \VGA_VTC|l_ctr[3]~DUPLICATE (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\VGA_VTC|Equal7~1_combout ),
	.sload(gnd),
	.ena(\VGA_VTC|l_ctr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|l_ctr[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|l_ctr[3]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_VTC|l_ctr[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N12
cyclonev_lcell_comb \VGA_VTC|Add0~33 (
// Equation(s):
// \VGA_VTC|Add0~33_sumout  = SUM(( \VGA_VTC|l_ctr [4] ) + ( GND ) + ( \VGA_VTC|Add0~38  ))
// \VGA_VTC|Add0~34  = CARRY(( \VGA_VTC|l_ctr [4] ) + ( GND ) + ( \VGA_VTC|Add0~38  ))

	.dataa(gnd),
	.datab(!\VGA_VTC|l_ctr [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add0~33_sumout ),
	.cout(\VGA_VTC|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add0~33 .extended_lut = "off";
defparam \VGA_VTC|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_VTC|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N13
dffeas \VGA_VTC|l_ctr[4] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\VGA_VTC|Equal7~1_combout ),
	.sload(gnd),
	.ena(\VGA_VTC|l_ctr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|l_ctr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|l_ctr[4] .is_wysiwyg = "true";
defparam \VGA_VTC|l_ctr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N17
dffeas \VGA_VTC|l_ctr[5] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\VGA_VTC|Equal7~1_combout ),
	.sload(gnd),
	.ena(\VGA_VTC|l_ctr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|l_ctr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|l_ctr[5] .is_wysiwyg = "true";
defparam \VGA_VTC|l_ctr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N33
cyclonev_lcell_comb \VGA_VTC|Equal7~0 (
// Equation(s):
// \VGA_VTC|Equal7~0_combout  = ( !\VGA_VTC|l_ctr [0] & ( \VGA_VTC|l_ctr [5] ) )

	.dataa(!\VGA_VTC|l_ctr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_VTC|l_ctr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Equal7~0 .extended_lut = "off";
defparam \VGA_VTC|Equal7~0 .lut_mask = 64'h5555555500000000;
defparam \VGA_VTC|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N30
cyclonev_lcell_comb \VGA_VTC|Equal7~1 (
// Equation(s):
// \VGA_VTC|Equal7~1_combout  = ( \VGA_VTC|Equal4~0_combout  & ( (\VGA_VTC|Equal7~0_combout  & \VGA_VTC|Equal4~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|Equal7~0_combout ),
	.datad(!\VGA_VTC|Equal4~1_combout ),
	.datae(gnd),
	.dataf(!\VGA_VTC|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Equal7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Equal7~1 .extended_lut = "off";
defparam \VGA_VTC|Equal7~1 .lut_mask = 64'h00000000000F000F;
defparam \VGA_VTC|Equal7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N1
dffeas \VGA_VTC|l_ctr[0] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\VGA_VTC|Equal7~1_combout ),
	.sload(gnd),
	.ena(\VGA_VTC|l_ctr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|l_ctr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|l_ctr[0] .is_wysiwyg = "true";
defparam \VGA_VTC|l_ctr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N10
dffeas \VGA_VTC|l_ctr[3] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\VGA_VTC|Equal7~1_combout ),
	.sload(gnd),
	.ena(\VGA_VTC|l_ctr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|l_ctr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|l_ctr[3] .is_wysiwyg = "true";
defparam \VGA_VTC|l_ctr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N18
cyclonev_lcell_comb \VGA_VTC|Equal6~1 (
// Equation(s):
// \VGA_VTC|Equal6~1_combout  = ( !\VGA_VTC|l_ctr [2] & ( (\VGA_VTC|l_ctr [0] & \VGA_VTC|l_ctr [3]) ) )

	.dataa(gnd),
	.datab(!\VGA_VTC|l_ctr [0]),
	.datac(!\VGA_VTC|l_ctr [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_VTC|l_ctr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Equal6~1 .extended_lut = "off";
defparam \VGA_VTC|Equal6~1 .lut_mask = 64'h0303030300000000;
defparam \VGA_VTC|Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N15
cyclonev_lcell_comb \VGA_VTC|Equal5~0 (
// Equation(s):
// \VGA_VTC|Equal5~0_combout  = ( !\VGA_VTC|l_ctr [0] & ( (\VGA_VTC|l_ctr [2] & !\VGA_VTC|l_ctr[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\VGA_VTC|l_ctr [2]),
	.datac(!\VGA_VTC|l_ctr[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_VTC|l_ctr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Equal5~0 .extended_lut = "off";
defparam \VGA_VTC|Equal5~0 .lut_mask = 64'h3030303000000000;
defparam \VGA_VTC|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N21
cyclonev_lcell_comb \VGA_VTC|Equal4~2 (
// Equation(s):
// \VGA_VTC|Equal4~2_combout  = ( \VGA_VTC|Equal4~0_combout  & ( (\VGA_VTC|Equal4~1_combout  & (\VGA_VTC|l_ctr [0] & !\VGA_VTC|l_ctr [5])) ) )

	.dataa(!\VGA_VTC|Equal4~1_combout ),
	.datab(!\VGA_VTC|l_ctr [0]),
	.datac(gnd),
	.datad(!\VGA_VTC|l_ctr [5]),
	.datae(gnd),
	.dataf(!\VGA_VTC|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Equal4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Equal4~2 .extended_lut = "off";
defparam \VGA_VTC|Equal4~2 .lut_mask = 64'h0000000011001100;
defparam \VGA_VTC|Equal4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N12
cyclonev_lcell_comb \VGA_VTC|Equal6~0 (
// Equation(s):
// \VGA_VTC|Equal6~0_combout  = ( !\VGA_VTC|l_ctr [1] & ( (!\VGA_VTC|l_ctr [5] & (\VGA_VTC|Equal4~0_combout  & \VGA_VTC|l_ctr [4])) ) )

	.dataa(!\VGA_VTC|l_ctr [5]),
	.datab(gnd),
	.datac(!\VGA_VTC|Equal4~0_combout ),
	.datad(!\VGA_VTC|l_ctr [4]),
	.datae(gnd),
	.dataf(!\VGA_VTC|l_ctr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Equal6~0 .extended_lut = "off";
defparam \VGA_VTC|Equal6~0 .lut_mask = 64'h000A000A00000000;
defparam \VGA_VTC|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N0
cyclonev_lcell_comb \VGA_VTC|Selector11~0 (
// Equation(s):
// \VGA_VTC|Selector11~0_combout  = ( \VGA_VTC|video_on_v~q  & ( !\VGA_VTC|Equal7~1_combout  ) ) # ( !\VGA_VTC|video_on_v~q  & ( !\VGA_VTC|Equal7~1_combout  & ( (\VGA_VTC|Equal4~2_combout  & ((!\VGA_VTC|Equal6~0_combout ) # ((!\VGA_VTC|Equal6~1_combout  & 
// !\VGA_VTC|Equal5~0_combout )))) ) ) )

	.dataa(!\VGA_VTC|Equal6~1_combout ),
	.datab(!\VGA_VTC|Equal5~0_combout ),
	.datac(!\VGA_VTC|Equal4~2_combout ),
	.datad(!\VGA_VTC|Equal6~0_combout ),
	.datae(!\VGA_VTC|video_on_v~q ),
	.dataf(!\VGA_VTC|Equal7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Selector11~0 .extended_lut = "off";
defparam \VGA_VTC|Selector11~0 .lut_mask = 64'h0F08FFFF00000000;
defparam \VGA_VTC|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N1
dffeas \VGA_VTC|video_on_v (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|video_on_v~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|video_on_v .is_wysiwyg = "true";
defparam \VGA_VTC|video_on_v .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N19
dffeas \VGA_VTC|l_ctr[6] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\VGA_VTC|Equal7~1_combout ),
	.sload(gnd),
	.ena(\VGA_VTC|l_ctr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|l_ctr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|l_ctr[6] .is_wysiwyg = "true";
defparam \VGA_VTC|l_ctr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N0
cyclonev_lcell_comb \PIXEL_GEN|Add1~13 (
// Equation(s):
// \PIXEL_GEN|Add1~13_sumout  = SUM(( !\VGA_VTC|p_ctr [8] $ (!\VGA_VTC|l_ctr [2]) ) + ( !VCC ) + ( !VCC ))
// \PIXEL_GEN|Add1~14  = CARRY(( !\VGA_VTC|p_ctr [8] $ (!\VGA_VTC|l_ctr [2]) ) + ( !VCC ) + ( !VCC ))
// \PIXEL_GEN|Add1~15  = SHARE((\VGA_VTC|p_ctr [8] & \VGA_VTC|l_ctr [2]))

	.dataa(gnd),
	.datab(!\VGA_VTC|p_ctr [8]),
	.datac(gnd),
	.datad(!\VGA_VTC|l_ctr [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\PIXEL_GEN|Add1~13_sumout ),
	.cout(\PIXEL_GEN|Add1~14 ),
	.shareout(\PIXEL_GEN|Add1~15 ));
// synopsys translate_off
defparam \PIXEL_GEN|Add1~13 .extended_lut = "off";
defparam \PIXEL_GEN|Add1~13 .lut_mask = 64'h00000033000033CC;
defparam \PIXEL_GEN|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N3
cyclonev_lcell_comb \PIXEL_GEN|Add1~17 (
// Equation(s):
// \PIXEL_GEN|Add1~17_sumout  = SUM(( !\VGA_VTC|p_ctr [9] $ (!\VGA_VTC|l_ctr[3]~DUPLICATE_q ) ) + ( \PIXEL_GEN|Add1~15  ) + ( \PIXEL_GEN|Add1~14  ))
// \PIXEL_GEN|Add1~18  = CARRY(( !\VGA_VTC|p_ctr [9] $ (!\VGA_VTC|l_ctr[3]~DUPLICATE_q ) ) + ( \PIXEL_GEN|Add1~15  ) + ( \PIXEL_GEN|Add1~14  ))
// \PIXEL_GEN|Add1~19  = SHARE((\VGA_VTC|p_ctr [9] & \VGA_VTC|l_ctr[3]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|p_ctr [9]),
	.datad(!\VGA_VTC|l_ctr[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|Add1~14 ),
	.sharein(\PIXEL_GEN|Add1~15 ),
	.combout(),
	.sumout(\PIXEL_GEN|Add1~17_sumout ),
	.cout(\PIXEL_GEN|Add1~18 ),
	.shareout(\PIXEL_GEN|Add1~19 ));
// synopsys translate_off
defparam \PIXEL_GEN|Add1~17 .extended_lut = "off";
defparam \PIXEL_GEN|Add1~17 .lut_mask = 64'h0000000F00000FF0;
defparam \PIXEL_GEN|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N6
cyclonev_lcell_comb \PIXEL_GEN|Add1~21 (
// Equation(s):
// \PIXEL_GEN|Add1~21_sumout  = SUM(( !\VGA_VTC|l_ctr [4] $ (!\VGA_VTC|p_ctr [10] $ (\VGA_VTC|l_ctr [2])) ) + ( \PIXEL_GEN|Add1~19  ) + ( \PIXEL_GEN|Add1~18  ))
// \PIXEL_GEN|Add1~22  = CARRY(( !\VGA_VTC|l_ctr [4] $ (!\VGA_VTC|p_ctr [10] $ (\VGA_VTC|l_ctr [2])) ) + ( \PIXEL_GEN|Add1~19  ) + ( \PIXEL_GEN|Add1~18  ))
// \PIXEL_GEN|Add1~23  = SHARE((!\VGA_VTC|l_ctr [4] & (\VGA_VTC|p_ctr [10] & \VGA_VTC|l_ctr [2])) # (\VGA_VTC|l_ctr [4] & ((\VGA_VTC|l_ctr [2]) # (\VGA_VTC|p_ctr [10]))))

	.dataa(gnd),
	.datab(!\VGA_VTC|l_ctr [4]),
	.datac(!\VGA_VTC|p_ctr [10]),
	.datad(!\VGA_VTC|l_ctr [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|Add1~18 ),
	.sharein(\PIXEL_GEN|Add1~19 ),
	.combout(),
	.sumout(\PIXEL_GEN|Add1~21_sumout ),
	.cout(\PIXEL_GEN|Add1~22 ),
	.shareout(\PIXEL_GEN|Add1~23 ));
// synopsys translate_off
defparam \PIXEL_GEN|Add1~21 .extended_lut = "off";
defparam \PIXEL_GEN|Add1~21 .lut_mask = 64'h0000033F00003CC3;
defparam \PIXEL_GEN|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N9
cyclonev_lcell_comb \PIXEL_GEN|Add1~25 (
// Equation(s):
// \PIXEL_GEN|Add1~25_sumout  = SUM(( !\VGA_VTC|l_ctr [5] $ (!\VGA_VTC|p_ctr [11] $ (\VGA_VTC|l_ctr[3]~DUPLICATE_q )) ) + ( \PIXEL_GEN|Add1~23  ) + ( \PIXEL_GEN|Add1~22  ))
// \PIXEL_GEN|Add1~26  = CARRY(( !\VGA_VTC|l_ctr [5] $ (!\VGA_VTC|p_ctr [11] $ (\VGA_VTC|l_ctr[3]~DUPLICATE_q )) ) + ( \PIXEL_GEN|Add1~23  ) + ( \PIXEL_GEN|Add1~22  ))
// \PIXEL_GEN|Add1~27  = SHARE((!\VGA_VTC|l_ctr [5] & (\VGA_VTC|p_ctr [11] & \VGA_VTC|l_ctr[3]~DUPLICATE_q )) # (\VGA_VTC|l_ctr [5] & ((\VGA_VTC|l_ctr[3]~DUPLICATE_q ) # (\VGA_VTC|p_ctr [11]))))

	.dataa(!\VGA_VTC|l_ctr [5]),
	.datab(gnd),
	.datac(!\VGA_VTC|p_ctr [11]),
	.datad(!\VGA_VTC|l_ctr[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|Add1~22 ),
	.sharein(\PIXEL_GEN|Add1~23 ),
	.combout(),
	.sumout(\PIXEL_GEN|Add1~25_sumout ),
	.cout(\PIXEL_GEN|Add1~26 ),
	.shareout(\PIXEL_GEN|Add1~27 ));
// synopsys translate_off
defparam \PIXEL_GEN|Add1~25 .extended_lut = "off";
defparam \PIXEL_GEN|Add1~25 .lut_mask = 64'h0000055F00005AA5;
defparam \PIXEL_GEN|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N12
cyclonev_lcell_comb \PIXEL_GEN|Add1~29 (
// Equation(s):
// \PIXEL_GEN|Add1~29_sumout  = SUM(( !\VGA_VTC|l_ctr [4] $ (!\VGA_VTC|l_ctr [6]) ) + ( \PIXEL_GEN|Add1~27  ) + ( \PIXEL_GEN|Add1~26  ))
// \PIXEL_GEN|Add1~30  = CARRY(( !\VGA_VTC|l_ctr [4] $ (!\VGA_VTC|l_ctr [6]) ) + ( \PIXEL_GEN|Add1~27  ) + ( \PIXEL_GEN|Add1~26  ))
// \PIXEL_GEN|Add1~31  = SHARE((\VGA_VTC|l_ctr [4] & \VGA_VTC|l_ctr [6]))

	.dataa(gnd),
	.datab(!\VGA_VTC|l_ctr [4]),
	.datac(!\VGA_VTC|l_ctr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|Add1~26 ),
	.sharein(\PIXEL_GEN|Add1~27 ),
	.combout(),
	.sumout(\PIXEL_GEN|Add1~29_sumout ),
	.cout(\PIXEL_GEN|Add1~30 ),
	.shareout(\PIXEL_GEN|Add1~31 ));
// synopsys translate_off
defparam \PIXEL_GEN|Add1~29 .extended_lut = "off";
defparam \PIXEL_GEN|Add1~29 .lut_mask = 64'h0000030300003C3C;
defparam \PIXEL_GEN|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N15
cyclonev_lcell_comb \PIXEL_GEN|Add1~33 (
// Equation(s):
// \PIXEL_GEN|Add1~33_sumout  = SUM(( !\VGA_VTC|l_ctr [5] $ (!\VGA_VTC|l_ctr [7]) ) + ( \PIXEL_GEN|Add1~31  ) + ( \PIXEL_GEN|Add1~30  ))
// \PIXEL_GEN|Add1~34  = CARRY(( !\VGA_VTC|l_ctr [5] $ (!\VGA_VTC|l_ctr [7]) ) + ( \PIXEL_GEN|Add1~31  ) + ( \PIXEL_GEN|Add1~30  ))
// \PIXEL_GEN|Add1~35  = SHARE((\VGA_VTC|l_ctr [5] & \VGA_VTC|l_ctr [7]))

	.dataa(!\VGA_VTC|l_ctr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_VTC|l_ctr [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|Add1~30 ),
	.sharein(\PIXEL_GEN|Add1~31 ),
	.combout(),
	.sumout(\PIXEL_GEN|Add1~33_sumout ),
	.cout(\PIXEL_GEN|Add1~34 ),
	.shareout(\PIXEL_GEN|Add1~35 ));
// synopsys translate_off
defparam \PIXEL_GEN|Add1~33 .extended_lut = "off";
defparam \PIXEL_GEN|Add1~33 .lut_mask = 64'h00000055000055AA;
defparam \PIXEL_GEN|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N18
cyclonev_lcell_comb \PIXEL_GEN|Add1~37 (
// Equation(s):
// \PIXEL_GEN|Add1~37_sumout  = SUM(( !\VGA_VTC|l_ctr[6]~DUPLICATE_q  $ (!\VGA_VTC|l_ctr [8]) ) + ( \PIXEL_GEN|Add1~35  ) + ( \PIXEL_GEN|Add1~34  ))
// \PIXEL_GEN|Add1~38  = CARRY(( !\VGA_VTC|l_ctr[6]~DUPLICATE_q  $ (!\VGA_VTC|l_ctr [8]) ) + ( \PIXEL_GEN|Add1~35  ) + ( \PIXEL_GEN|Add1~34  ))
// \PIXEL_GEN|Add1~39  = SHARE((\VGA_VTC|l_ctr[6]~DUPLICATE_q  & \VGA_VTC|l_ctr [8]))

	.dataa(gnd),
	.datab(!\VGA_VTC|l_ctr[6]~DUPLICATE_q ),
	.datac(!\VGA_VTC|l_ctr [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|Add1~34 ),
	.sharein(\PIXEL_GEN|Add1~35 ),
	.combout(),
	.sumout(\PIXEL_GEN|Add1~37_sumout ),
	.cout(\PIXEL_GEN|Add1~38 ),
	.shareout(\PIXEL_GEN|Add1~39 ));
// synopsys translate_off
defparam \PIXEL_GEN|Add1~37 .extended_lut = "off";
defparam \PIXEL_GEN|Add1~37 .lut_mask = 64'h0000030300003C3C;
defparam \PIXEL_GEN|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N21
cyclonev_lcell_comb \PIXEL_GEN|Add1~5 (
// Equation(s):
// \PIXEL_GEN|Add1~5_sumout  = SUM(( !\VGA_VTC|l_ctr [9] $ (!\VGA_VTC|l_ctr [7]) ) + ( \PIXEL_GEN|Add1~39  ) + ( \PIXEL_GEN|Add1~38  ))
// \PIXEL_GEN|Add1~6  = CARRY(( !\VGA_VTC|l_ctr [9] $ (!\VGA_VTC|l_ctr [7]) ) + ( \PIXEL_GEN|Add1~39  ) + ( \PIXEL_GEN|Add1~38  ))
// \PIXEL_GEN|Add1~7  = SHARE((\VGA_VTC|l_ctr [9] & \VGA_VTC|l_ctr [7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|l_ctr [9]),
	.datad(!\VGA_VTC|l_ctr [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|Add1~38 ),
	.sharein(\PIXEL_GEN|Add1~39 ),
	.combout(),
	.sumout(\PIXEL_GEN|Add1~5_sumout ),
	.cout(\PIXEL_GEN|Add1~6 ),
	.shareout(\PIXEL_GEN|Add1~7 ));
// synopsys translate_off
defparam \PIXEL_GEN|Add1~5 .extended_lut = "off";
defparam \PIXEL_GEN|Add1~5 .lut_mask = 64'h0000000F00000FF0;
defparam \PIXEL_GEN|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N24
cyclonev_lcell_comb \PIXEL_GEN|Add1~9 (
// Equation(s):
// \PIXEL_GEN|Add1~9_sumout  = SUM(( !\VGA_VTC|l_ctr [10] $ (!\VGA_VTC|l_ctr [8]) ) + ( \PIXEL_GEN|Add1~7  ) + ( \PIXEL_GEN|Add1~6  ))
// \PIXEL_GEN|Add1~10  = CARRY(( !\VGA_VTC|l_ctr [10] $ (!\VGA_VTC|l_ctr [8]) ) + ( \PIXEL_GEN|Add1~7  ) + ( \PIXEL_GEN|Add1~6  ))
// \PIXEL_GEN|Add1~11  = SHARE((\VGA_VTC|l_ctr [10] & \VGA_VTC|l_ctr [8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|l_ctr [10]),
	.datad(!\VGA_VTC|l_ctr [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|Add1~6 ),
	.sharein(\PIXEL_GEN|Add1~7 ),
	.combout(),
	.sumout(\PIXEL_GEN|Add1~9_sumout ),
	.cout(\PIXEL_GEN|Add1~10 ),
	.shareout(\PIXEL_GEN|Add1~11 ));
// synopsys translate_off
defparam \PIXEL_GEN|Add1~9 .extended_lut = "off";
defparam \PIXEL_GEN|Add1~9 .lut_mask = 64'h0000000F00000FF0;
defparam \PIXEL_GEN|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N27
cyclonev_lcell_comb \PIXEL_GEN|Add1~1 (
// Equation(s):
// \PIXEL_GEN|Add1~1_sumout  = SUM(( !\VGA_VTC|l_ctr [11] $ (!\VGA_VTC|l_ctr [9]) ) + ( \PIXEL_GEN|Add1~11  ) + ( \PIXEL_GEN|Add1~10  ))

	.dataa(!\VGA_VTC|l_ctr [11]),
	.datab(gnd),
	.datac(!\VGA_VTC|l_ctr [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|Add1~10 ),
	.sharein(\PIXEL_GEN|Add1~11 ),
	.combout(),
	.sumout(\PIXEL_GEN|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|Add1~1 .extended_lut = "off";
defparam \PIXEL_GEN|Add1~1 .lut_mask = 64'h0000000000005A5A;
defparam \PIXEL_GEN|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X42_Y9_N46
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PIXEL_GEN|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N37
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PIXEL_GEN|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N7
cyclonev_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cyclonev_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N7
cyclonev_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X0_Y2_N3
cyclonev_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LABCELL_X1_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 64'h0033003300330033;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 64'h33333333FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 64'h0303030303030303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 64'h0505050555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 64'h000000000FFF0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 64'h5F5F5F5FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 64'h0000000055FF55FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 64'h33333333FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 64'h0000000033333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 64'h000F000F00FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 64'h0F0F00000F0F0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 64'h0F0F0F0F5A5A5A5A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(gnd),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 64'hFFFF0000FFFFC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 64'hFFFF3F3FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 64'h1111333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 64'h3030303030303030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .lut_mask = 64'hFFFF000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N0
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~1 (
	.dataa(gnd),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.cout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .lut_mask = 64'h0000000000003333;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 64'h00005555FFFF5555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N54
cyclonev_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .extended_lut = "off";
defparam \~QIC_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QIC_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 64'h0020000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 64'h00000000030F030F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 64'h0000FFFF00808FDF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .lut_mask = 64'h000000000000FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .lut_mask = 64'h0002CCCE0000CCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 64'h0000000000001313;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 64'h01010101EFEFEFEF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 64'h0010000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 64'h000E000E11FF11FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 64'h444444440C000C00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N36
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 64'h0000000000220022;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N51
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0 .lut_mask = 64'h0000000002220222;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N54
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0_combout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4 .lut_mask = 64'h00110011FFEEFFCE;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N33
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~feeder (
	.dataa(gnd),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~feeder .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N34
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N48
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0_combout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3 .lut_mask = 64'h5555555555565554;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N53
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N36
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0_combout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .lut_mask = 64'h11EE11EE11EE11CE;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N28
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N18
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0_combout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5 .lut_mask = 64'h55AA55AA55AA558A;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N11
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N6
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0_combout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .lut_mask = 64'h0000FFFF0001FFCE;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N23
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N3
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 64'h0101010100000000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N42
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 64'h0000000011110000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N30
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(gnd),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0 .lut_mask = 64'h3737FFFF3333FFFF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N1
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N3
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.cout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N4
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N6
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.cout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N7
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N9
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.cout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N10
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N12
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.cout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N13
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N15
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.cout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N18
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~25 (
	.dataa(gnd),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.cout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N21
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~41 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datag(gnd),
	.cin(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.cout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .lut_mask = 64'h0000FF0000000000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N24
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~45 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.cout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N27
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~49 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datag(gnd),
	.cin(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.cout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .lut_mask = 64'h0000FF0000000000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N30
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~53 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.cout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N33
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~57 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datag(gnd),
	.cin(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ),
	.cout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .lut_mask = 64'h0000FF0000000000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N36
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~61 (
	.dataa(gnd),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ),
	.cout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N39
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.cout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .lut_mask = 64'h0000FF0000000000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N40
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y1_N37
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y1_N34
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y1_N31
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y1_N28
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y1_N25
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y1_N22
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y1_N19
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y1_N16
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N0
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N9
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 64'h0000000002020202;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N31
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N4
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .lut_mask = 64'h0404040707070407;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 64'h3535353535353535;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N27
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N29
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .lut_mask = 64'h330F330F330F330F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N24
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N26
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .lut_mask = 64'h505050505F5F5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N57
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 64'h00000000FF00FF00;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N24
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N26
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .lut_mask = 64'h000000000000F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 .lut_mask = 64'h3333331B33333311;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .lut_mask = 64'h1100110000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .lut_mask = 64'h54545454505C505C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .lut_mask = 64'h0001000110111011;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N45
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N46
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .lut_mask = 64'h5F5F5F5F5F5FFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N43
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 .lut_mask = 64'h5555333355553333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N13
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.clrn(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 64'h550F550F550F550F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 64'h70007000F000F000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N42
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~33 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.cout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N45
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .lut_mask = 64'h0000FF0000000000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N47
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N46
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N39
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 64'h0000000002020202;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N33
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w[3] (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3] = ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [14])) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w[3] .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w[3] .lut_mask = 64'h2020000020200000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N48
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w[3] (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3] = ( !\PIXEL_GEN|Add1~9_sumout  & ( (!\PIXEL_GEN|Add1~5_sumout  & !\PIXEL_GEN|Add1~1_sumout ) ) )

	.dataa(!\PIXEL_GEN|Add1~5_sumout ),
	.datab(gnd),
	.datac(!\PIXEL_GEN|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w[3] .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w[3] .lut_mask = 64'hA0A0A0A000000000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N12
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w[3] (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3] = ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w[3] .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w[3] .lut_mask = 64'h8888888800000000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init3 = "9D29F8CE4569FF362B824E764BE2AE8FD5C4B3F0000000003FED92EEDFC0FC468F8FFFFFFFFFBD24479CE4E5B73C88EE6B3948CF6D19F2E15164B3F0000000001FCDB04F7C02BC085FFFFF7FFFFF2D446E3CEB81BD81A09AD9BA92D36681CD9D78CCB3F0000000007F8DF3BCFF02BC01CFFFFFFFFFFF0D94CFB7F67ECAE399C0A4959B5BDEFCDE85A8C8B3F0000000007F03A4A8F800FF22EFFFFFFFFFFFD1FD07A739128BB52870C414DDD8DF5F9C0144D2F3F3000000007F03597DF800FF2D67F9FFFFFFFFD8DECFF9ACF6206670F368B324A86FE2EDC1B5E4F3F3000000007F05BEA7F000FFC44FFBFFFFFFFF9062C83FBC7642A85A5E6071FF58562A40B1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init2 = "B480C3C3000000007F056845E000FF192FFFFFFFFFFF930326276070FE562263237326244A05DD779888C3C3000000007F1B5BB400C0CE2FAF9FFFFFFFFF5349ED4B1FFFF63E8B60ACD0D063ED259DF54CBBC3C300000000528368BF00C0CE2CDC0FFFFFFFFF5ECCFAC171C01C7768134DC9465F52873F15F6B0C3C7000000001D322CF8000300F49ED23FFFFFFFAB95370A4F3103ED75FF6CCC9C44971ECB63F326CFA900000000293057F0000330F7E9D63FFFFFFFB207B5ABAF2063CFDEBCE2D1779FD0DE571BC333DFAA000000002BC4C3C0000F037AA1970FFFFFFFF55F29AC28F707C39F813B96696F90A70105EB43D7AA00000000E68F53C0000F43FA";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init1 = "05B70FFFFFFF791D173267BF9FDBCBE2426B3EEF1832B68163C7D1AA00000000F651BCF3003FCC5A703D03FFFFFF51E25CDE7ABFF9C028B9DDCBD7E0D7540D6267CED02A00000000441A9CF3003FDC5BE43903FFFFFFD01EDD3028B8A03EEF0ED86E6F70AA9D27E653C4D02A000000008AC6024C00FFCC14433900FFFF7F90C7DD8577245F00C3FF8C6FB5D78A3B51E15A40F02A00000000FC65800C00FF0081433900FFFF7FB3E06BFE46F77EFFE35F28D819F3327E133E3650F02A0000000023C4780C00FF0380D5C300FFFFFFDBD39421C5FB7F00033D515F035C97F40FFA0BD0CCAA000000007B237ECC00FF038091C700FFFFFFE3BBEB2438F3FF00833A";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = "8054C0E4853315C421D0CCAA00000000D80F618F03FF308019CF003FFFFFD2682C2565F2BC03F83500047C04FD6FECE52150CC2A0000000080B67AB003FF108261CF003FFFFF9E7D25FC3C3DBC03723400007F00845BA60C0344CC2A00000000C2DB056F0FFF0C8A7C6F000FFFFF590E99E72023013F466A080004C06489E84E634CCC2A00000000B2FD02288FFF4C8ED66F000FFFFD638ED853E82F033FFDB87E041CF4161C12F04369CC2A00000000F47F474F3FFFF34CE96B0003FFF8A232ED0A9630C0FF20448D788CFF2483CD743358CC2C00000000FD2F8F7D7FFFF3CC596B0003FFF8C112ED6C0379E0FFB2347F8683F80B8394F1BB584C2C00000000";
// synopsys translate_on

// Location: FF_X1_Y1_N28
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N46
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N27
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3] (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3] = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout )) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3] .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3] .lut_mask = 64'h0000000004040404;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N54
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0 (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout  = ( \PIXEL_GEN|Add1~9_sumout  & ( (\PIXEL_GEN|Add1~5_sumout  & !\PIXEL_GEN|Add1~1_sumout ) ) )

	.dataa(!\PIXEL_GEN|Add1~5_sumout ),
	.datab(gnd),
	.datac(!\PIXEL_GEN|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0 .lut_mask = 64'h0000000050505050;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N57
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0 (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0 .lut_mask = 64'h0000000022222222;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_first_bit_number = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_first_bit_number = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init3 = "FF027F4C023CE2A8564A3B9087DD8C0CA2E86E5DC79333BD87183EC7B3F6A6D404810B2E3BE0B33F8FC27BCB52278D4A5BC7753278E0020DB19CE5441310628CC359168DA7E90617D31CA4406FE0C23F0FF073F95E83FB33E30542073C7FE309AD9D5FBBFEA272052C24C6890AC51548CF1BC0F27E07BC78FFFFF420620ACEE25E8A75CDDACC2509D180334B8D9D17DEED43BDB9A67448534C24DA54E4040170FFE0D438238F93CCA31140CD566C948D5DC05041481C88A78109720F986024A6357A58742FE33E837C1FF4B06BF6D3761DFB1B1EA2A816CC2324753B3EEAE27E94C2343975E3CBF9FFECE327A83C7C477C1FF09B1DF137492C449131EC4714CE";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init2 = "5EDDE6AD1BE62994C77C5AA1999A87003850B3C08AB8F7CFFFE0FFED7B5703057823209F47ED1BFF589722AB24814AE4498071733BA478000C1508F8F17149DFFFFFFFFF1683C26B640FF338BCCB3FFCEDA5B405077EDFCBE73704B9E5C800000C346FB8AEB9083FFFFFFFFF4B80BA6B28031CB53ACE703C73CC8433BFDCA51F2FF09E28630400002ED772D073690E3FFFFFFF0E64B43EE947EA3BC2C3FBF03C864FFC5AF0943FFC50EEEEA415D078002FDE9279D40D71F0FFFFF3FFB60706E8EEE051937028000FBFFBD9B81414879FF8363C65601C78002F9D924ABA9AFFF0FFFFFC3F153700EEF5E565F53F9E000FF7FADBF710C09F33FFB1BDEFEB0C7000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init1 = "27BDB5652F153DF2FFFFFC0EC03139CB3326BB8D74A0FFCF7BF21F39C03B7666DE826538068F000027E459274A313CF3FFFFFCFF8E193BCB730938A035A67FCFE76A531EF1E50F5D1EF74BF0CDFC000022121450EFCB18F3FFFFFFF17A850F20978CB9E461611FF07CE25D48C9E6045ACA67654E0D840000323A72E8F7803CF0FFFFFFF038B71F233FD087DA0D26E7F04EDCCC54FA512EF42E869DB57A00F000301733D572BEB7FFFFFFFFF8CAA75B5DCB632EF7C5BB13FC85FECDBF8439066E7A3659E4ED30F8001DC8E955DF5DBEFFFFFFFFB8A2C193DC82D2746041221FFCF3A0ACB464902F71CBE5A3D81F30F8001093C0CE0476C0F0FFFFFFB8321793CD";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init0 = "06A7EA0BE79123FFB3AE0BF672B9B4E0952D84CCA330F0000811CCF3268DC1F37FFFFFFFCAD79285411C7C3C338C33FF76EAED86C42AB096E402380CB100F0000C22BC2967DA03357FFFFFFF0FB09285CDD05C10EF36B0FF3715466F096AA64B856CED10A701E0000CC1E3AD02AC97357FFFFF7C9C34DC058D12D6C2C486180F1FF57D87CD28012710732F182A8A7C80051CDF0FA056A358FFFFFFE3CBEB144536F7ED0F91567369FC829047FE9B4C703ED96CC5E28AFC800A355B8E80FCEAA1FFFFFFF713A78B26BCD8CB6F4368F27DDC4DFF70F0A6A8348875C00FD383C0800DDFDBCF87E48AF1FFFFFFFF521932E6CF01B9EDD07F29703C75592F8086EFC6";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N48
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3] (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3] = ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout )) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3] .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3] .lut_mask = 64'h0404040400000000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N57
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0 (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout  = ( !\PIXEL_GEN|Add1~9_sumout  & ( (\PIXEL_GEN|Add1~5_sumout  & !\PIXEL_GEN|Add1~1_sumout ) ) )

	.dataa(!\PIXEL_GEN|Add1~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PIXEL_GEN|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0 .lut_mask = 64'h5500550000000000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N51
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0 (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout  = ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0 .lut_mask = 64'h4444444400000000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init3 = "028873F300000000BC0100003FC7F8D3764403FFF972AE080CFBF0F0FFFF871B99E1F00F7536608E026BF3F400000000BC010000D5347DEC04C7803FF1738FB94453F0F0FFFF17DAC106F3F1208F1D0D42A2B3F400000000B80300010FCA9D88A9AB7FFF2111849D9691F0F0FFFF9FDB8DF0E3F0B8B6BF8DC3CE7EED00000000C78FFC3FE81A8FC16C9EEFE7182096A10C023FE33FFF0000DCC2048833F3BB10E17C739F00000000C78FFC3EECDBF536AC4EED5DC830734A2D442FC37FFF000102560F844B244202E77831BF000000000B0FF00ED8F4942390C694AF010FA13BE6792FC3FFFFC001013A365B8D0B7802361A31BF000000000B0FF00F22479BC8";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init2 = "6126AB537D0F92814D55CF47FFFFFE01801701BC08B26002B39331BF0000000038040001D0F286D7850A14281730E8B861C5DF47FFFFFFFEC8D7D71BE4C7BC82F33731BF0000000038040000C29031C2C3C77F9239202DE6DC48BE47FFFFFFFF48F704E0E0598DC2D23730BF0000000070F400000BFBC1223EE020328CFE7B7C20B5BCD5FFFFFFFF38E83B4837DF91C29396A0BF00000000F0F000006415C1EBC619FE4EB42E2312FF85BCB5FFFFFFC03C3C815FC7BAF1421FB6E09F00000000B07000002EE9823DF300CFF04780DB3ACBC98CB4FFFFFFFF3F2C784E17084C406833F08700000000B07000006D0E017EE300C73020817703DFA78D27FFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init1 = "1F237D1CCD0C794159D3F09F00000000B0F40001551B882873200F7F6CEC95370758C306FFFFFFFF3000CC22535770B15A0BF2910000000070F40000D81408787FC00FFF74037F04905CE30CFFFFFFFF38C84C46A3C273204025F210000000003C04F00E7004082E8FFF077C537F0124A33B8C0CFFFF00003721DC7DCE555ACCAE0CF210000000003C04F00FC8676C5E4FF80F7CBC84A450FA4E4CF3FFFF00001BDE4AF9582410C86FA2F210000000003D80FC39556DCF7E000FFFFF4D888EB5995D40F4FF7F00009A9BBD5E5803A58B6FA2F2100000000039801CA91ECD2DE1010F1C388EE94071705FFCE7DF14F814FA34D8F79C6CB30027A2D0DF00000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init0 = "3544309C237E72847FF1FFFFFFFFD733299F51B0DC373CECC63E3F8F50500D7EC0CE17E0000000003D45308AE53F7259BFFFFFFFFFFF58CDABA5D9A1EF3F3CF5072100A147FB76F6EDFE83FC000000003F0343D5453F63E09FFFFFFFFFFF0EC528B4D705C02BF9F53A9CDCEC975A9892A78A83FC000000002703F2598D1F63D29FFBFFFFFFFF03A6E75CD3638185F8C09BFD6ACF26233830900093FC00000000270D99007B07E0DB7FFEFFFFFFFF23CBF4BE7C9B8D35FF33E432932ECD6AAA30820CB3FC000000003F0DC8E9B300C0CD7EFEFFFFFFFF22A4387309BBE6498F319E2627DF99687F10BB8CB3FC000000003FED989E1FC0FC516FFFFFFFFFFFAC0B";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N54
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0 (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout  = ( !\PIXEL_GEN|Add1~1_sumout  & ( \PIXEL_GEN|Add1~9_sumout  & ( !\PIXEL_GEN|Add1~5_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PIXEL_GEN|Add1~5_sumout ),
	.datad(gnd),
	.datae(!\PIXEL_GEN|Add1~1_sumout ),
	.dataf(!\PIXEL_GEN|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0 .lut_mask = 64'h00000000F0F00000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N54
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0 (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0 .lut_mask = 64'h0000000088888888;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_bit_number = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_bit_number = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init3 = "6A97370E3C92408000A1BBCFB3E9D278FFFFFFFF9D92C0E9074D1DFCF98E5375BEDA77D748F4F7DECE13677E101F00000B7A3FC3700B431CFFFFFFFFB047812E77538BFB9F47194E3844C548AE3AC78C3B52EA061A4F00000F233FDB7105EC82FFFFFFFFADEB8CFBBEB7A0DD98DB4F88F704F71D6E3078E2D5255FFC70C3000F0ED9FFDC3C82CD96FFFFFFFF9D6502CF93A58611C003F399253E5012CB1B2C79307606EC4A77000F1BB3FFDC3CE05A0EFFFFFFFF06540CB8E6896F11DF64A239F27D16743148890569A57B466EB7003F3C6C7F0C6FD01DC1FFCEFFFF7B50CF8D7D7288EF5EFC7C3CCBEC03FBB377A9304CCD14E21786003F3A8DFF0CFCD2ADC0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init2 = "FFFFFFFF391EC3E39CFA9CEF81792A1CC735F66EF992E4BE378703E0EE14003F29EAC10D3A083C19FFDBFFFF2BCE407D93D2A53FD9E33FE0CBFDB4EB734DC89F3B310315069D003F45039F09FF078B50FF9FFFFFA260C9ED7B9B0F339F7947D13CCED569F20D97BF050880EAB9C6000F5400A109EFE8EF4CFF3FFFFFC009763A4829723D7120ADD07827CB0BE85838DB4D6B90A5371E000F5415408BFFEBACDAFF73FFFFD7393C2E044C5FA80011E6E7AC6107351866D1AE8FD5BD7FC231100042FF4CCB3F483857FFFFFFFF94AEF9AE34FFACDE73076F68A2DF8325CD6AE5266636FDCF1DC7D0004291C397A4F3B1421FFEFFF9DC1673F1ACE808DE920EB9FF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init1 = "3C9E90C7B97854916684FFFFFDB5A40E3E99B42B7FEFC0126B9637B52B40B30EB41200F0C380006034E0DBBF60B0106268CCFBFFB0CEA821ABB2BB8F7FF041A4F55934D5CBCF1F45B11D57F08100000F34C00F01E73BF1B84EFDF83FCCF6102DA826BB8F7FF02142143C34D542164557B15057F881000007B407FF0F741BB584117CF81FC41FE82DBD32BBB37FFC2010C74B303980246257315A57FC00000000B403837FACFFBF012CFB078136EA28303C92BB337FFF23270E4C3338B0DB9085A6D947FD00000000B403C0C9A4FC2DDA78F007C0FECDE8191970B332FFFF06FA0F8A333E3A42760A829356FC00000000B4003839DBF0C694F18307FF2FA24809";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init0 = "05C4B430FFFF245556FC3CFEE2A95F2C438150FC00000000B4C03C3F59E582C0790107FFBEE05A89895EB430FFFF2491CA0B3CFE1A2403FF45AD50F80000000084000C0184A50E847C39010731A2949D1130FF3FFFFFF5E893BCFEFC199F35C580105031000000008C000C016B306AD3560000FF303F399DCFF8FF3FFFFFF112087EFCFD19E2D0F580C2703300000000AC0000C1427C30F1A9F8FC00D871103D6958F3FFFFFFF817FA61FCFFFC828E94013A703300000000AC00003E8BFD84D5C8FCFC009B733679D958F3FFFFFF8CE6A47DFFFFF6584E5401B5703300000000BC0100005FC26CC83FB383FEBB73C60EC1BDF0F0FFFF8E085D9CF00F36F8D864";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N24
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 64'h404370734C4F7C7F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N29
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N24
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 64'h0000000100000000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N12
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3] (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3] = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout )) ) )

	.dataa(gnd),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3] .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3] .lut_mask = 64'h0000000C0000000C;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N30
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0 (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout  = ( !\PIXEL_GEN|Add1~9_sumout  & ( (\PIXEL_GEN|Add1~5_sumout  & \PIXEL_GEN|Add1~1_sumout ) ) )

	.dataa(!\PIXEL_GEN|Add1~5_sumout ),
	.datab(gnd),
	.datac(!\PIXEL_GEN|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0 .lut_mask = 64'h0505050500000000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N45
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0 (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout  = ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0 .lut_mask = 64'h1111111100000000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_first_bit_number = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_first_bit_number = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mem_init3 = "7C7EA7D8EC6FD350FD1193D2C3F03F1F43C7FF0F54B1CA0279FE085FEE79A65270C8878D7A8E0E965D9CF2806BA7C770FC9852F3C3F07FA0C3CFFFC36456B6228CD465E6070EAA3483C95FFA2CEBEE86146337606C22BD890D777D5F1BF0FFC000C23FFA4ADF00D34E66CAD5B3FFDA8743883DB1D48E9136311B7B59096BAD23CCA5C79F07F13F0F00E17F1FC643F9EE7AC8489CF7F6A9473424B8CA4E8EEE93FAB149879F91E8840CE5385C7FEE0C3100788CFBEC8891D39053028443FEEA411625DBAE8A96AF1515E048027355E8F4E4ED208C7FCE0C3D001E052242DE10F7CC15A5599949E8BC15E4071F9317D9AB73495B9A02E16730602C02CCFB810FC2";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mem_init2 = "70E1E5F53ECD9BB7AB35A09FF45E001145E4788B56D03AB5361E4D2787E251C370187C43F3830FFFF0F088214D2B2DEA55A0C061F5DC83BD44E3E57E74B6057262BE93ECCF098FF133FEAB8C0023FC0013FEC967F639200B1A7DB49DE9E0DF62C00142BAFD4A749C754747AE672D92465FF7BF15837D7C0E07FE41BB606F1D1B2FC8C4ADC32D2D975EC02A2495A3AD1ADB07A2767EAEA9778720FCA3E6836FC1B5B5EAF6F563FDDE6C319F5B716E99389A94802031F2D9A76E7102AF7FFFFF2D73FC4AF8DFFFC72BFF86BD24011741475E0C227DFAE6A7C95028C828916D6A8AE89056B980FF38142910FA2F5C259FAB61379DF0044607737DD7400DEDEB6919";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mem_init1 = "7C45DC0F8C01B92BC58A77AA80FF00FB5202AD451DE6B43E42A74004616404F41B6E65955BB8B6E96D1ADD1F1BDABC75FA709ADE703FF00F7C76FAE7DE3F38CBF8D9DD0FF13A93B4C75C8C8F6CBE2BD6F0315338501DC9CE6091B310703FF00F47D9CD20370CC6DC9CEC391C9A6C61EC1F6482BE63C2BBCC49515E218E3B0437C840A0C23F3FFFFE3FD9792AB79507929265141B2BC7BA1E31554FE26D157EC0CE913C61C401265598D864EB3F3FFFFE34A1CCB7B69520458103E329092078B91671B563FA348104BF19332A3F98D158637308D63F3FFFFEA9138FB993C3609DA69001D3E5BB6B2BEB62CB7AFAB2B4E87FC7722AF36AFCE2AE26DAADBF3FFF06";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mem_init0 = "5EC26B8E24E72B0204D8FB3B67291A72C6562A9D7AD97E0B931BD22B3FAF0A6990361989F03F3F01258E05EFF9D9514BCE2F83A4B56D77EFE74A6A83BC127B0CC0BD43CB6BC261EBE20C6CB2703F3F01BE385DE1EC46DC8F4400F3AF6A72ED8213F6DDDABB32F307231D23C51B08E93D845DFB2400FF3FFCA662D4796D96459AA06703C781136246E3F25A7E3618F3001A8DE1C406B984286050FDAC00FF3FFCCEFE5AE23A4D00E39BA0EF66D63551C99BF357136292F30F162DF1C437EA87B39C5F4432FFFFDE20CE1D7F8814560FA777DBFE782CB8EC62D6F15D7F85F8F98F60EA0083A8970A256E93149FFFFFFE9559237ABEE0965E088A341C9BA209632F";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N24
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3] (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w [3] = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout 
// )) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3] .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3] .lut_mask = 64'h0000000001010101;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N33
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2603w[3]~0 (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2603w[3]~0_combout  = ( \PIXEL_GEN|Add1~9_sumout  & ( (\PIXEL_GEN|Add1~5_sumout  & \PIXEL_GEN|Add1~1_sumout ) ) )

	.dataa(!\PIXEL_GEN|Add1~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PIXEL_GEN|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2603w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2603w[3]~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2603w[3]~0 .lut_mask = 64'h0000000000550055;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2603w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N15
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3]~0 (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3]~0_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3]~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3]~0 .lut_mask = 64'h0000000011111111;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N39
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w[3] (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3] = ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [13]) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w[3] .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w[3] .lut_mask = 64'h0000000044440000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N39
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0 (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout  = ( \PIXEL_GEN|Add1~1_sumout  & ( !\PIXEL_GEN|Add1~9_sumout  & ( !\PIXEL_GEN|Add1~5_sumout  ) ) )

	.dataa(!\PIXEL_GEN|Add1~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\PIXEL_GEN|Add1~1_sumout ),
	.dataf(!\PIXEL_GEN|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0 .lut_mask = 64'h0000AAAA00000000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N42
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0 (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout  = ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0 .lut_mask = 64'h5050505000000000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_first_bit_number = 3;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_first_bit_number = 3;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mem_init3 = "5E00FFBAAE871F001C183FFBB5CE415407F8CDF100000000001FC85F42139E27F03F77FEF161FAE54F00FFFD27801F8019CC3FD8F43CB00AC6C0C570000000001C3CF7AF842DBE07E00F79FEF8FF839A4F00FFFD5A401F001A34FE5B857440B27CC00B78000000001F38E30E0730FF0FE00FFEFCFFFF116C4E00FFFEC1300E001AC4FE94E1C071CE80871E6000005C101FE73D720FF0FF0FE007F83DFEF7E57C5E00FF9E0F9800003D7C1FCFF301D15E980FF2FE2000FC800318A052022D1F06C0017839F2F281565E00FFB7DC6C00003EA23FFADE014F5CA61EF1EA02F0FC41FE0F584CA0091F02D000803BF33E53FE5E008C34B853000039CEF197FF040A05";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mem_init2 = "AA3FF0CA00001FFF216F9862E8E1BF804000203AF31C1AD95E0018713CA9F8003031D501FF9D0C0B553FF6C400001F01FC43EF2F2BE23F804000803AFB1D737C5E33007BEADAFF80304F23FBFFFBB3976AA7B581FFFF04C3C9E733FE32900FC00000003AF3051A3C5C3300F3A22C8FE01110843FFFDFA7E93587B500FFFFF90D3F1870CBBE780FC00000003A7BFA741F5C330067D1D331F0012C7A0FFFAE2F841A433901F80F8C64F3F1006BCC1F0FC00000003A3FC0700F5C3301E4DFCCEC7800A78D2FDFC65F7C0D217900C0FE1F98E4008019C5D4FFC0010A80777F81F80F5C3F81D6C8E3931C002CA5D7FF17209C0698D500038FCFF80F83011CA3F9FCE0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mem_init1 = "0FFF8077FE4FDB015C3F81C0E1316DC68C2BF2B3FECF473C014CD300381D10F18FE3031FA04546FC0FFFC0F7F68970305C3F835CD1901666CE365DB3ED54CE1001A6DB038798FE3803E0001D413053FE0FFFC0E7F22340305C1F8330079089930F6C21A7EC93CC02C0525FF83F30738001E0000E400BAC7F0FFFE0EE7D6182FC4E0F83E408C00626F0EA8FA7FF5BE80FF02963CC6C1E7F80000100A515061A3F81FF801CB8AA01F84E0F840A086001DB30D4EFA7F827639F303D9C0CD8718000004300B567030CD180FFF01EB50401F85E0FCDB9096009ED8F68FFB7FFCE379FE0127826D39F0002003F00FC6203C281B03FF89F904F01F85E0FDE901B700C36";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mem_init0 = "E0909FA7FE1CD30FC61DA45DF9C00003801F00F8A801F1A0E01FFCD385F700F05C0FFDD0467000193C6387B7E027700F801E333CB803000F800380E87C0073583007DF964B2040705C0FFFB0C4F8001890838BB7FC4CD80F86392CFA7FFF100FC00000C87400014A18610FBC9788C0005C0FBB70E5BFE00E4C0385B7EB1A000FE7DBECFC7700000F000000068400F1FADEE0C7AC017FE0005C0F8F78E5BFF01C5C89E597DF4AC00FFF5BDBC003000003000020065780F82A62C062A940F2F0005E0F2CC0423DFC13DB61F5D3AA1EE007EAC0B10807030382000000055781FE10930023972AF9F0035E1F85C0427CFFEC1ED876F3EE3EE00D65B661800003C3C0";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_first_bit_number = 3;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_first_bit_number = 3;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mem_init3 = "2F8FCFA3F38C3FFFFFFF92FC000FFFFFFFFFFFF02E3870003020F066FF83DDFBFFF803AE97000E0DE600E341F0473FFFFFFF8EFC000FFFFFFFFFFFFC2C38400E380393B7FFC35405FC3FC3DB57C1C065E734CD86F01CC3FFFFFF8370000FFFFFFFFFFFFDEE70000802B73F96FFCAA2FCFC7FFFD97BF3E0CA4F9EC802E104F3FFFFFD9F70000FFFF0FFFFFFFF963007264486B92EFFFF40B23FFCFF5B9DFFF1D98F24D60607873FFFFFFDF273001FFFC0FFFFFFFF96606C0093BFF36FFFFE97411FFDFC5F1E7FF09298F6F03A0303CF0FFFFDCC33003FFFC0FFFFFFE2480D37074C0FFFFBE7F8A73C9E1FFC567CBFE02D7B0408FE0000F7CFFFFCC0B307FFFFFD";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mem_init2 = "FF1FFF8A982F71FF31CDFF9FE3FE1F8F8E1FFF567C5FC0D24783013E0000F9FCFFF8D4BC0FFFFFFFFF0F7F3F2614321F6F83FF95F1FC57D80F1FE7D7FF6FF858BDF94B5600007060FFFEE7BFFFFFFFFFFC013F60CB19469FC007FFF5F1F63DC7673FC3D77FAB88A73929E4D7A00047B13FFFE7AE7FFFFFFFF801F0FC20C79E0F860F8EDFF3EB7C2B173FFBDD31F90149273048430000000C1FFFE7FC3F83FFFF080ED91BC70CF3EE4D9FC675F3AF9C34D37F7BD931FE0592CC7D88D3000000C78FFFFDFFFFFFFFFF80700F180738FFFF434FCE61F3CF8C142BFF3BD971F2E2C59C48189F000000E077FFEE9FE3FF7F54FFC835E01F78FF3F4EA3FC46F3EC08D3";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mem_init1 = "CBFF3FD97CDB7B91BBF03F07000000003DFFB69FE3C15FC1C07C34032978FF3F5B48FCC5F39E01CA21FB3FD918CC3F7821727F07800000009F8FF40FFFC0C7070BDDF07F69FCEFFF51963CD0738801E98DF1BFD918065B52BDD0672B800000008707F50FFFF00139BEDC0380DBFFFFFF586900D27F5101ECC9F1BFC9BF03F82F1E81A73FC0000000C3E7F9CDFC78038EB7787C1FCBFFFDFF581660DC7E3301E6B2F1FFC9BB80B6EE1A81A55EC000000040FEC905FC781CFF3207E00FEFFFBFFF4C1CF854FF3F00E70E79FD89BE8A30E219CCF8ECC0000000401C7BF4FE002669397000176F7FBFCCA80F6E767CAC3003B17FFD893F2E1CEF1193FA9C40000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mem_init0 = "0E0793A5FF0387E801C0003FEFFFBFF1AC17BD3F7B087803C2BFFD897F599CFB3913F9EC000000000F73C164FFF91B0CFE00003FBFFF8FD5AC0BC2B1FD2078005FBFFC496F1F06497E20FFE8000000001E7C4107FE38D5017C00003CAFFFDFA44807F9463BE4F000205FFC494E72A90B28203F68000000000F3F6D4162563806006003FFAFFFF3445803FCB8BB0CF0002FDFFC4945328CE608200F68000000000F3F9D7C7F14007F0BA0FFFF37C3F2825803F6768C1BF000109FFC49693BB0E549FCE778000000000F3FE64BE5873F87F0FBFFFF60C1EE2B5801FF0B5BCFF800172E1F48773F40162F7CE730000000000F1FF103B401C003F837FFFF60C0ED61";
// synopsys translate_on

// Location: M10K_X76_Y2_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_first_bit_number = 4;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_first_bit_number = 4;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init3 = "000200070800FE079807CC7148020000C1C013FFFC9FFF07FC183E2FC718F9E678011EC00000F300000200030800FC00E400E8C290000000C0401BFFFCDFF83EC00E3729B730F019000113400000C200000000013800F8003B80F8C120000000C04027E7FC5FF0FC000383299E03E61E0001D0A000010000000000013C00F8000760F806C0000000C04057F7FE5FE1F00000E3E89C001980000070D000000000000000011C00F00007B0380C80000000C00067FEBF5FC7E0000039E970038E000000306800000000000000818C00D006000C0029000300006000A7FFFF2FCFFE00000898F0FCE0000002A01480000000000000838A00040E0077005200070000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init2 = "380F47FFFF2F0F9FC01F1E97BF1C00000007F01AC000000000000001C20000070000C08C000100003FFFC2FFFF971FFFFFFFFF5318E000000007300D6000400000000001C200000300006048000000008FFE80FC0FDB0FFFFFFFF7BB7E00000000042006A000000000000001CA0000030001D1D8000000007FF2FFFFF0581FFFFFFFFF4040000000000480034000000000000000CF0000010001EEDC000000003FFD1FFFFEE7FFFFFFFFFC410000000000078001A000000000000000C70000000000F318000000007FFEE0000E37F807FFFFC3E4000000000009C000D00000000000000043000000000030FC000000007FFEC00008470000007F985100000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init1 = "000AE00028000000000000004280000000200FCF000000007FF880E06EAB000001F0E76680000000001FC00014000000000000004A80000000003F37880000007FFD0FE23A2B0000039C344380000000001580000A000000000000006A80000000804CDDF80000007FE23FE1186500013C63F1824000000000118000050000000000000062C000000000C8E47E8000007FE6FFB453058001C63FE501A00000000039000002C8000000000000F2C00000000090FFD7000000FFD2FF164009803E71FFEACC60000000002E00000340000000000000B24000000001907F4FC000007FD47BBD8401C0EE1FFFE5FC900000000022000000A000000000000033200000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init0 = "0003100FF3E000007F9430840008FE31FFFFDBFCB0000000002A000000D000030000000011200000000FB000C9F000007F4800100C0AE63FFC1FB7F8C8000000003E0000006800070000000018200000001FF000F93C00007FB0060FC00131FFF83F6FF0D000000000340000003800070000000018240000007FF000985F00007F201C9C007A07EFF07E4FF8E400000000400000201A00180000000004B0000000FF60001EB78000FE205C700F857CEFF07D8DFDF800000000480000000D00000000000004B0002000FF6000071BF000FE21363011ED7FE5E07B01FFF600000000780000000680000000000004F000E001DF60000382FC00F94F9000EE017FC7";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_bit_number = 4;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_bit_number = 4;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init3 = "EFB501FFFC00000000380000000340000000000004F000E003BFC00001E13E00FB276018F0017FDFFFEA007FF9000000008800000000A0000000000004D8810007FFC0000079EB807DA100C700017FBFFFDC0007FE80000001A800000000D0000000000006488000CFFFC000001F37E079BC06F800007FFFFF9003FFFD80000001F800000000680000000000060802009FFF80000003FDF07488790000026FFF3F2002EFFE40000001580000000014000000000007080C019BFF00000000FE78E5BEFE000000AFFFFE4003FFFF8000000118000000001A0000000000030C00823FFF000000001F9FD97B00000002AFFFF99F07FFFF60000000F8000000000D00";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init2 = "00000000032C00847FFF000080000CE7500C000008826FFFB93F0FFFFF900000026A00000000068000000000032C0000FFFF0000C0000F3A50F8000003C06FFFB27F0FFF37B0000002A30000000003400000000003340801FFBF0000800003EF5BE0000003C077FFED7C0FEA3348000002E00000000000A00000000001180003FF3F0000000001F8B400C00001C058FFD9F81E803378000003400000000000D000000000138A000FFF7F000000000033000040300040183FB3F03C00C3E40000034000000000006800000000118C003FFFFF0002000000007FE000300000BD3F63F07C0001DC0000070000000000011400000000588C003FFFF6000200000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init1 = "FFFF0000F0002E3E47FCFC0001F60000044000000000001A0300008060CE303FFFF6000000000000FFFF0000F0003E7D80FCF80000F500000740000000000005014000C0E0CF007FFFF4000000000000FFFFF000E0001BFA00FCF8000CFA80000380000000000002800000C0404F01FFFFFC000000000000FFFFFC0000001FF5007CF8000CFA8000008000000000000140400000004403FFFFFC000000000000FFFFFF800000174C2CFFFF803CFD80000880000000000000A04003000024C7FFFFFC000000000000FFFFFFF04000172808FFFFC0FC7E40000EC00000000000005000030008354FFEFFF8000000000000FFFFFFFFF000035001FFFFFFFC3BA000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init0 = "1FC00000000000002800000000354FFCFFF8000000000000FFFFFFFFFC000B2809FCFFFFFC2D600011C00000000000001400000018154FFFFFF8000000000000FFFFFFFFFF00044C7C38FFFFF00F90001D800000000000009A0000001812DFFFFFF0000000000000FFFFFFFFFFCF07981E00FFFFF00FB0002D800000000000008D00000018139FFFFFF0000000000000FFFFFFFFFFFF0140080FFFFFF80148002300000000000000028000001CF03EFFFFF0000000000000FFFFFFFFFFFF05F0000FFFFFFA03F0002B000000000000000340000007E73CFFFFF0000000000000FFFFFFFFFFFF0A06003003FFFA03E4003F0000000000000000A0000007E7FC7F";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = "67F7FC330FE000000003CFFF37FFF7FFF000000000000000FFFFFC60CFC0FC0580000000000001687BE3FFE6F0FC0000400F8F3F93FFF7FFF020000000000000FFFFFCC07F00FC05400000000000016877C3FFE0F31F8000400F9D3FCBFFF39FF400000000000000FFFFF980FF00FC01C0000000000001E855E9F9FF0E60FF00800F3C3FE4FFF38FE400000000000000FFFFF300F800FF00E0000000000001E01BF8FEFFF8631FFF800F7E3FE27FF38FE000000000000000FFFF8601F800FF0260000000000001E41EFEFF0FFF9EF1FF801E7F5FD13FF0CFE000000000000000FFFF0C07F000FFC260000000000001D4157FFF80FFE0E73FE078FFFFE89FB0FF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = "C000000000000000FFFF1845E000FF0320000000000003D4063FFF80FFFF0EE1FFE1FFFFFC4F20FFC000000000000000FFFF31F40000CE2F20000000000003E007BCE000F9DFE1CEFF87EFFFFE2700FFD000000000000000FFFE70FC0000CE2D20000000000003E0015C803FE00FFE38000FFFFFFF1780DFD000000000000000FFFC80F8000000F13A000000000003A0019C3FCE001FFF009E0FFFFFFF89F067C000000000000000FFE100F0000000F139000000000003A0009C1FDE003FFFFF703FFFFFFF84F86FC000000000000000FFF3000000000378B90000000000078000E81FF8003FFFFF0038FEFFFFC27F6F80000000000000007FE60000000003F8";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = "BD00000000000340005D1FF0003FFFFF87E3003FFFE33F7F80000000000000007F8C000300000FF8D800000000000350006787F0063FD7FFFC1F18FF3FF8CE3F0000000000000000FF90000300001FF85C00000000000340002BD7F05FFF00F1F00067001FF0663F00000000000000007C33000F00000FFC5F000000000002800013FFF0FFFF0001E0000F187FFC333F00000000000000003847000F000003FC4F00000000000280001DFFE0FF000081C000006707FF9BFF000000000000000078C7000F000003FE27C0000000000280003BFF00FFFFFC070000000F39FE8D9E40000000000000003187000F000003FE27C0000000000280000CFF007FFF7C7F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = "00000000640C06FC0000000000000000230FE00F000000FE27C0000000001900000F7A007FFC3FFE000000001C61E27C00000000000000002607FA80000000FE37C0000000001D00000EF2007FFC3FF80000000001CE033C00000000000000000C03FFE0000000FE1760000000001B401801BA1CFEC03BF000000000003E61BC00000000000000001801FFE0000000FE1760000000000A4018015A1EFCC007F00000000000008FBD00000000000000003800FFC00000037C1160000000000AC03800B81F3F00CFE00000000000007C3F0000000000000000B000FFE0400003FC1160000000000AC03800AC1F1F00CFC00000000000000F3F0000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 4;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 4;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init3 = "FF60000000000000FFFFFFFFFFFE3AD1F00003FFF803F80074000000000000000058000007C7FC3FFF60000000000000FFFFFFFFFFFE72CC1E00003FF003F60044000000000000000028000007CCFD3FFF60000000000000FFFFFFFFFFF4F14F83E0003FE00179004000000000000000001400008FC4FFBFFF40000000000000FFFFFFFF1FE001400C1E00001800FA007400000000000000001A00001C1C7EFFFEC0000000000000FFFFFFFF1FE101400FC3E00008307C807800000000000000000D00001C387EFFFCC0000000000000FFFFFFFF3FE3010000FE1C0001003F40080000000000000000068040383878FFFCC0000000000000FFFFFFFFFFE60100";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init2 = "003FE7C001001E40B800000000000000000340A0707860FFFCC0000000000000FFFFFFFFFF0C0090000AF038003009A0F0000000000000000000A001F0F860FFFCC0000000000000FFFFFFFFFF1800D003C07F8F00000160D80000000000000000005001C1FE61FFFD80000000000000FFFFFFFFFE31C050000000207C000391180000000000000000002809C3FE61FFFD800000000000007FFFFFFFFE61C0580018007F072003F99C040000000000000000141F877F21FFFD800000000000007FFFFFFFF8C3805CF0000000003C01DC7C0000000000000000001ACF863F20FFFD000000000000007FFFFFFFF1C6805EE0000000FF8700663C00000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init1 = "00000D7F0E1F31FFFF000000000000007FFFFFFFE303805E000000000FF8E01AFC00000000000000000002BF1C0F31FFFF00020000000000FFFFFFFFE707004F0000000007FF3ED57800000000000000000001703C0F1BFFFF00020000000000FFFFFFFF8C07002FC000000003FF807B3200000000000000000000D0700F1BFFFE00020000000000FFFFFFFF0C67602FC000000000FE8E0A7F02000000000000000000B0F01F0FFFFE00020000000000FFFFFFFF187CC01700000000000E8FF007DF000000000000000300E9E03C0FFFFC00020000000000FFFFFFFE707C201700000000002803FDF8FF800000000000000401C9E0100FFFFC00000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init0 = "FFFFFFE0807E001700000000000007FBB8CFF0000000000000000335F98107FFFC00000000000000FFFFFFE1003F001780000000000000FA6390FF800000000000000334F8000EFFFC00000000000000FFFFFFE3003F001380000000000000F8A0130FF80000000000000E337C0406FFFC00000000000000FFFFFF86001F001B80000000000000F8A7C7383E0000000000003C713F1C86FFF800000000000000FFFFFE0C0307C01B00000000000000F867FC3D9FFC000000000078F88F1FC6FFF800000000000000FFFFFE1C0300C00B00000000000000F457FF8330FF0000000000E3FC6F9FE7FFF000000000000000FFFFFE300FC0FC050000000000000074";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N0
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 5;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 5;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init3 = "001FFFFFFFFFFFFF0000000000003CD00FFFFC0007FC0C001C000000000000000060000007F803C0001FFFFFFFFFFFFF0000000000007CCC01FFFFC00FFC04002C000000000000000030000007F002C0001FFFFFFFFFFFFF000000000000FE4F801FFFC01FFE82002800000000000000001800008FF80040003FFFFFFFFFFFFF000000000000FE400C01FFFFE7FF03002C00000000000000001C00001FE00100003FFFFFFFFFFFFF000000000001FE400FC01FFFF7CF81002800000000000000000E00001FC00100003FFFFFFFFFFFFF000000000003FE0000FE03FFFEFFC1805800000000000000000700403FC00700003FFFFFFFFFFFFF000000000007FE00";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init2 = "003FE03FFEFFE0805800000000000000000380A07F801F00003FFFFFFFFFFFFF00000000000FFF10000AF007FFCFF6C050000000000000000000C001FF001F00003FFFFFFFFFFFFF00000000001FFF1003C07F80FFFFFE40780000000000000000006001FE001E00007FFFFFFFFFFFFF00000000003E3F900000002003FFFC20B80000000000000000003009FC001E00007FFFFFFFFFFFFF00000000007E3F980018007F00DFFC20BC040000000000000000181FF8001E00007FFFFFFFFFFFFF0000000000FC7F9CF00000000003FE113C0000000000000000001CCFF8001F0000FFFFFFFFFFFFFF0000000001F97F9EE0000000FF80FF897C00000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init1 = "00000E7FF0000E0000FFFFFFFFFFFFFF0000000003FC7F9E000000000FF81FED7C000000000000000000033FE0000E0000FFFDFFFFFFFFFF0000000007F8FF8F0000000007FF0127F800000000000000000001BFC000040000FFFDFFFFFFFFFF000000000FF8FFCFC000000003FF8003B2000000000000000000009F8000040001FFFDFFFFFFFFFF000000000F989FCFC000000000FE8E02FF02000000000000000000DF0000000001FFFDFFFFFFFFFF000000001F833FE700000000000E8FF0FFDF000000000000000300CE0000000003FFFDFFFFFFFFFF000000007F83DFE700000000002803FC07FF800000000000000401EE0000000003FFFFFFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init0 = "00000000FF81FFE700000000000007F8383FF00000000000000003C60000000003FFFFFFFFFFFFFF00000001FFC0FFE780000000000000F97F8FFF8000000000000003C70000010003FFFFFFFFFFFFFF00000003FFC0FFE380000000000000FB3FF0FFF80000000000000FC38000010003FFFFFFFFFFFFFF00000007FFE0FFE380000000000000FB383F07FE0000000000003F81C000010007FFFFFFFFFFFFFF0000000FFCF83FE300000000000000FBB803FC7FFC00000000007F00F000010007FFFFFFFFFFFFFF0000001FFCFF3FF300000000000000F398007F0FFF0000000000FC00700000000FFFFFFFFFFFFFFF0000003FF03F03F90000000000000073";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_bit_number = 5;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_bit_number = 5;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init3 = "EFB9FE000600000000680000000380000000000007FFFF1FFC003FFFFE00FFFFFF758007F000FFDFFFF3FF8002000000005800000000C0000000000007DF7EFFF8003FFFFF801BFF794A003F0000FFBFFFEFFFF803000000005800000000E0000000000007CF7FFFF0003FFFFFE00FFF702801F80000FFFFFFDFFC000100000000580000000070000000000007CFFDFFE0007FFFFFFC03FF74D007000002EFFF3FBFFD100080000000F80000000018000000000007CFF3FFE000FFFFFFFF01FF76C1FE0000006FFFFF7FFC0000C0000000B8000000001C000000000003CFFF7FC000FFFFFFFFE07F6D87000000026FFFFEE0F8000040000001B8000000000E00";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init2 = "0000000003EFFF7F8000FFFF7FFFF01FC7FC000008822FFFBDC0F00000200000012A0000000007000000000003EFFFFF0000FFFF3FFFF0063FF8000003C02FFFBB80F000C820000001630000000003800000000003F7F7FE0040FFFF7FFFFC039BE0000003C037FFF683F015CC90000001600000000000C00000000001FBFFFC00C0FFFFFFFFFE073000C00001C038FFEE07E17FCC90000001C00000000000E00000000013FBFFF00080FFFFFFFFFFCC000040300040383FDC0FC3FF3C08000001C00000000000700000000011FFFFC00000FFFDFFFFFFFF0000003000009D3FBC0F83FFFE28000001800000000001180000000058FFFFC00001FFFDFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init1 = "00000000F0001E3F780303FFFE04000002C000000000001C0300008060FFCFC00001FFFFFFFFFFFF00000000F0000E7EFF0307FFFF06000002C0000000000006014000C0E0FFFF800003FFFFFFFFFFFF00000000E0000BFCFF0307FFF30300000680000000000003000000C0407FFE000003FFFFFFFFFFFF0000000000000FF9FF8307FFF3030000058000000000000180400000007CFC000003FFFFFFFFFFFF0000000000000FF7D300007FC30100000580000000000000C0400300003CF8000003FFFFFFFFFFFF0000000000000FCFF700003F0380800005C000000000000060000300083C70010007FFFFFFFFFFFF0000000000000F9FFE00000003C4C000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init0 = "05C000000000000030000000003C70030007FFFFFFFFFFFF00000000000007B7F603000003D240000BC000000000000018000000181C70000007FFFFFFFFFFFF000000000000037383C700000FF020000B800000000000009C000000181EE000000FFFFFFFFFFFFF00000000000000E7E1FF00000FF020001B800000000000008E000000181FE000000FFFFFFFFFFFFF00000000000001BFF7F0000007FE90001700000000000000030000001CFFC100000FFFFFFFFFFFFF000000000000060FFFF0000005FC180017000000000000000380000007F8C300000FFFFFFFFFFFFF0000000000000C01FFCFFC0005FC0800170000000000000000C0000007F80380";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init3 = "880003F0FFE000000003F000380000000FFFFFFFFFFFFFFF0000007F303F03F980000000000001678C00001E0FFC0000400FF0001C0000000FDFFFFFFFFFFFFF000000FF80FF03F940000000000001678400001FF0FF8000400FE0000C0000600FFFFFFFFFFFFFFF000001FF00FF03FDC0000000000001E7A6000000FE1FFF00800FC000070000701FFFFFFFFFFFFFFF000003FF07FF00FCE0000000000001EFE200000007E0FFFF800F8000038000701FFFFFFFFFFFFFFF000007FE07FF00FC60000000000001EFE3000000007E0FFF801F800001C000301FFFFFFFFFFFFFFF00000FF80FFF003C60000000000001CFE9800000001FE0FFE07F000000E00000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init2 = "3FFFFFFFFFFFFFFF00001FBA1FFF00FC20000000000003CFF8C000000000FE1FFFFE0000007000003FFFFFFFFFFFFFFF00003E0BFFFF31D020000000000003DFF8C0000000001FC1FFF80000003800003FFFFFFFFFFFFFFF00007F03FFFF31D220000000000003DFFE600000000001F8FFF00000001800203FFFFFFFFFFFFFFF0000FF07FFFFFF0E3A0000000000039FFE200000000000FF81F00000000E00183FFFFFFFFFFFFFFF0001FF0FFFFFFF0E390000000000039FFF20000000000000F0000000000700103FFFFFFFFFFFFFFF0003FFFFFFFFFC8739000000000007BFFF30000000000000FFF80000000380107FFFFFFFFFFFFFFF0007FFFFFFFFFC07";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = "3D0000000000033FFF90000000000000781F00000003C0007FFFFFFFFFFFFFFF000FFFFCFFFFF007180000000000033FFF880000000000000000F8000000F000FFFFFFFFFFFFFFFF001FFFFCFFFFE0079C0000000000033FFFCC00000000000000001F0000007800FFFFFFFFFFFFFFFF003CFFF0FFFFF0039F0000000000027FFFE4000000000000000000F800003C00FFFFFFFFFFFFFFFF0078FFF0FFFFFC038F0000000000027FFFE60000000000000000001F00001C00FFFFFFFFFFFFFFFF00F8FFF0FFFFFC01C7C000000000027FFFC200000000000000000000F8000E01FFFFFFFFFFFFFFFF01F8FFF0FFFFFC01C7C000000000027FFFF1000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = "000000001C000703FFFFFFFFFFFFFFFF03F01FF0FFFFFF01C7C00000000018FFFFF18000000000000000000003E00383FFFFFFFFFFFFFFFF07F8057FFFFFFF01C7C0000000001CFFFFF080000000000000000000003E03C3FFFFFFFFFFFFFFFF0FFC001FFFFFFF01E7600000000018FFE7FEC00000000000000000000001E1C3FFFFFFFFFFFFFFFF1FFE001FFFFFFF01E7600000000009FFE7FE6000000000000000000000007FC3FFFFFFFFFFFFFFFF3FFF003FFFFFFC83E1600000000009FFC7FF20000000000000000000000003C3FFFFFFFFFFFFFFFF3FFF001FBFFFFC03E1600000000009FFC7FF30000000000000000000000000C3FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y3_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_first_bit_number = 5;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_first_bit_number = 5;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init3 = "00020007CFFF01FFE0000000CFFFFFFF3FFFE40000E000FFFC1FC1D9B70000078000BF000000F30000020003CFFF03FFF80000019FFFFFFF3FFFEC0000E007FEC00FC8DFA700001E0000B3800000C20000000001FFFF07FFFC0000033FFFFFFF3FFFC80000600FFC0003FCDF7E0007E00000B0C00001000000000001FFFF07FFFF800002FFFFFFFF3FFF980000601FF00000FC1F9C001E00000130E00000000000000001FFFF0FFFFFC00004FFFFFFFF3FFFB80000603FE000003E1E3003F000000170700000000000000081FFFF2FF9FFF00019FFFCFFFF1FFF380000303FFE00000F0EF0FF0000000160188000000000000083FBFFFBF1FFF80033FFF8FFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init2 = "07F078000030FF9FC01F1F057FE000000001701CC000000000000001F3FFFFF8FFFF004FFFFEFFFF0000FD000018FFFFFFFFFF867F0000000001B00E6000400000000001F3FFFFFCFFFF80CFFFFFFFFF8000FF03F01CFFFFFFFFF7CA800000000002A0072000000000000001FBFFFFFCFFFFE31FFFFFFFFF000CFFFFFF9FFFFFFFFFFF7D80000000000280038000000000000000FFFFFFFEFFFFF21FFFFFFFFF7FFE000000BFFFFFFFFFFC0A0000000000028001C000000000000000FFFFFFFFFFFFFF1FFFFFFFFF7FFC1FFFF08FFFFFFFFFC00E000000000004C000E0000000000000007FFFFFFFFFFFFFFFFFFFFFFF7FFC3FFFF28FFFFFFFFF879A00000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init1 = "0005E00030000000000000007EFFFFFFFFDFF03FFFFFFFFF7FFC7FFF8B27FFFFFFF01FBB000000000005C000180000000000000076FFFFFFFFFFC00FFFFFFFFF7FF0FFFFAC27FFFFFF83FF7D00000000000F80000C0000000000000076FFFFFFFF7F8303FFFFFFFF7FF1FFFE5063FFFFFC1FFEFC80000000000B800006000000000000007EFFFFFFFFFF0703FFFFFFFF7FF5FFF96303FFFFC1FFF9FEC0000000000B00000308000000000000FEFFFFFFFFFF0F0037FFFFFFFFE1FFE4800BFFFE0FFFF33340000000001A00000380000000000000BE7FFFFFFFFE0F803FFFFFFF7FD3FFD60403FFE1FFFFF603200000000016000000C00000000000003F3FFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init0 = "FFFC0FF00FFFFFFF7FD3FF28000BFE0FFFFFEC03200000000016000000E00003000000001F3FFFFFFFF00FFF07FFFFFF7F87FEA00C09E1FFFC1FD807100000000016000000700007000000001F3FFFFFFFE00FFF00FFFFFF7F0FFB4FC0030FFFF83FB00F18000000001C000000300007000000001F3BFFFFFF800FFF603FFFFF7F1FE91C0006FFEFF07F70070800000000280000201C00180000000007BFFFFFFF001FFFE00FFFFFFF1F9670007CFCEFF07EF2020C00000000280000000E00000000000007BFFFDFFF001FFFF807FFFFFC1E58300FECFFE5E07DFE000400000000280000000700000000000007FFFF1FFE001FFFFC01FFFFFD3120001E00FFC7";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N6
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_first_bit_number = 6;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_first_bit_number = 6;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mem_init3 = "800000C00000000000000400000000000000000008000000FFF0001FFFFFDDE000000001FFFFFFFF000001800000000000000000000000000000000008000000FFC0001FFFFFD0F000000005FFFFFFFF000007000000000000000000000000000000000018000000FF80000FFFFFB0F000000007FFFFFFFF00001E000000000000000000000000000000000038000000FE01060FFFFF70F800000005FFFFFFFE00003C000000000000000100000000000000000038000000F8000C0FFFFF707C00000001FFFFFFFC0001F8000000000000000100000000000000000030000000E000000FFFFEE03E00000001FFFFFFF80000F000000000000000010000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mem_init2 = "00000000700000008002000FFFFCC01E00000001FFFFFFF8000CE00000000000000001000000000000000000F0000000007C000FFFFDC01F00000001FFFFFFF0000080000000000000000000000000000000001F000000003FF80007FFFF800F00000001FFFFFFF000F000000000000000000000000000000000000000000000FFF00103FFFB000F80000003FFFFFFE000C20000000000000000000000000000000007C000000000FFE00183FFF3000780000007FFFFFFC0038000000000000000000000000000000000000000000000FFF00183FFF60007C0000007FFFFFF80033C00000000000000000040000000000007C00000000000FFFC03A3FFEC0003";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mem_init1 = "E0000007FFFFFF00003800000000000000000040000000000000000000000000FFFF0323FFCC0003F0000007FFFFFF0000E0000000000000000000400000000007E0000000000000FFFFC323FFD80001F0000007FFFFFE0100E000000000000000000040000000004100000000000000FFFFFF21FFD00000F0000007FFFFFE0001C00000000000000000000000000001E000000000000000FFFFFF21FFB00000F8000007FFFFFC1001000000000000000000000000000000C000000000000000FFFFFFA0FF30000038000007FFFFCF80060000000000000000000000000001F00000000000000000FFFFFF80FF6000003C000007FFFFFFC00C00000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mem_init0 = "00000010000000000000000000000000FFFFFFC0FEC000001C000007FFFE46C00C00000000000000000000100000E0000000000000000000FFFFFFC8FCC000001E000007FFFFB400000000000000000000000010000000000000000000000001FFFFFFF8FD8000000F000007FFE6780070000000000000000000001001F800000000000000000003FFFFFFFCFF0000000F000007FFFDE800E0000000000000000000000000E000000000000000000003FFFFFFFC7300000007000007FF37D000800000000000000000000004F80000000000000000000004FFFFFFFE7700000007800007FFEFF00180000000000000000000000C40000000000000000000000C";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N9
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w[3] (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3] = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [14])) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w[3] .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w[3] .lut_mask = 64'h0000020200000202;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N51
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0 (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout  = ( \PIXEL_GEN|Add1~9_sumout  & ( (!\PIXEL_GEN|Add1~5_sumout  & \PIXEL_GEN|Add1~1_sumout ) ) )

	.dataa(!\PIXEL_GEN|Add1~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PIXEL_GEN|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0 .lut_mask = 64'h0000000000AA00AA;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N33
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0 (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout  = ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0 .lut_mask = 64'h0000000055550000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_first_bit_number = 6;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_first_bit_number = 6;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mem_init3 = "0000000000000000BB0017FFFFEF00007FBFFFFA00000000000000000380600000010000000000000000000000000000BC801BFFFF980000F7DFFFFA00000000000000010300800000010000000000000000000000000000BE601BFFFC700000E5EFFFFA00000000000100010300800000000000000000000000000000000000BF3009FF8FC00001F9F3FFFA00000000000100010302000000000000000000000000000000000000BF980DF738000003F07BFFF800000000000000010304000000000000000000000000000000000000BFCC0C07FF800003807CFFF80000000000040000030C000000000000000000000000000000130000BFE63C1E7FC00007";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mem_init2 = "803EFFF800000000000C0000003800000000000000000000000000000003E000BFF3FFFFFFC20007807F7FF800000000000C0000007000000000000000000000000000000000FF00BFF3FFFFFEFF000F003FBFF8000000000000000006E0000000000000000000000000000000007F80BF87FFFFF8FF001F0007DFF8000000000000000007C0000000000000000000000000000000C000FEBC1FE7FFFBFF801F0001EFFA00000000000000000780000000004000000000000000000000C0003F07FFE3FFE7FFC01E0200F3FA00000000000000000E00000000002000000000000000000000C000030FFFF1FFFFFFC03E03007BFA00000000000000000E000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mem_init1 = "000000000000000000000000008000003FFFF8FF7FFFE07E07803CF800000000004000000C000000000000000000000000000000008000003FFFFCFE7FFFE0FE07803EFA000000000000000008000000000000000000000000000000000000001FFF9EFFFFFFF0FF0F033F3A000000000000000000000000000010000000000000000000000000000F7FFFF9FFFFF1FFFFFFFFBA000000000180000000000000000010000000000000000000030000003FFFFFF3FFFFA1FFFFFFFFCA0000000003FA9FE380000000000010000000000000000000030000007FFFFFFFFFFFFFFFFFFFFF326FFFFF8083C000008000000000001000000000000000000003000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mem_init0 = "FFFFFF3FFFFFFBFFFFFFFE1FFFFFFFFFC00000000000000000000000000000000000000002000000FFFFFE3FFFFFFAE000000003FFFFFFFFC00000000000000000000000000000000000000002000000FFFFF83FFFFFFA6000000001FFFFFFFFC00000000000000000000000000000000000000000000000FFFFE03FFFFFF68000000000FFFFFFFFC00000000000000000000400000000000000000000000000FFFF803FFFFFF78000000000FFFFFFFF800000300000000000000400000000000000000008000000FFFF003FFFFFFFC000000000FFFFFFFF800000200000000000000400000000000000000008000000FFF8003FFFFFCFE000000001FFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_first_bit_number = 6;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_first_bit_number = 6;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mem_init3 = "FFFFFFFFF600000007C00005F97FA00300000000000000000000000C000000000000000000000010FFFFFFFFF600000003E00007FEFF0000000000000000000000000000000000000000000000000020FFFFFFFF8E00000003E0000413FF4000000000000000000000001C000000000000000000000000C0FFFFFFFF9F00000003F0000067FE800000000000000000000000C0000000000000000000000000C0FFFFFFFF9F80000001F000009FFE0000000000000000000000070000000000000000000000000380FFFFFFFF1FE0000000F800013FFD0003000000000000000000000006000000000000000000000300FFFFFFFF1FF0000000780005FFFA0003";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mem_init2 = "C00000000000000000000007000000000000000000000400FFFFFFFF1FF80000003C000FFFFA0007E00000000000000000000003800000000000000000000C00FFFFFFFE0FFE0000001C000BFFF4000FF00000000000003C00000C03800000000000000000003000FFFFFFFC0FFF8000001E001BFFFC001FF8000000000000F000078F03000000000000000000003000FFFFFFFC0FFFF000000F01FBFFE8007FFC00000000000380000FFF8300000000000000000000E000FFFFFFF80FFFFC00000F03FBFFE800FFFE0000000000000003FFFFE300000000000000000000C000FFFFFFF80FFFFF00000FDFFBFFD01FFFFF00000000000000007FFEE300000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mem_init1 = "0000000000010000FFFFFFF007FFFFC0000FFFFBFFA03FFFFF80000000000000701FFCE0000000000000000000030000FFFFFFF007FFFFE00007FFFBFFA03FFFFFC0000000000007FC1FFFE0800000000000000000040000FFFFFFE007FFFFF0000FFFFBFF403FFFFFE000000000007FFE1FFFE08000000000000000000C0000FFFFFFC003FFFFFE000FFFFBFF801FFFFFF000038000007FFFFFFF40C00000000000000000100000FFFFFFC003FFFFFF001FFFFBFE801FFFFFF0000300007FFFFFFFFF40C00000000000000000300000FFFFFFC003FFFFFF807FFFFBFE001FFFFFFC07C00000FFFDFFFFFF00C00000000000000000E00000FFFFFF8003FFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mem_init0 = "E0FFFFFBFD003FFFFFFE0F80003FFFFC7FFFFF00400000000000000000C00000FFFFFF0003FFFFFFFFFFFFFBFE18FFFFFFFF0C0047FFFFF07FFFFF10000000000000000001C00000FFFFFF0001FFFFFFFFFFFFFBFA33FFFFFFFE1001FFFFFFF03FFFFF30000000000000000003000000FFFFFE0001FFFFFFFFFFFFFBF4E7FFFFFFE01003FFFFFFF0FFFFFFF8300000000000000006000000FFFFFC0001FFFFFFFFFFFFFBFCF7FFFFFF803C3FFFFFFFFCFFFFDFF830000000000000000C000000FFFFFC0000FFFFFFFBFFFFFBE9FFFFFFF0003FFFFFFCFC7DFFFFFFF8300000000000000010000000FFFFF80000FFFFFFFEFFFFFBE9FFFFFE80003FFFFFFC3C3F";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_first_bit_number = 7;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_first_bit_number = 7;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mem_init3 = "FFFFFFFFF9FFFFFFF800000000FFC000000000000000000000000000000000000000000000000000FFFFFFFFF9FFFFFFFC00000001FFC000000000000000000000000000000000000000000000000000FFFFFFFFF1FFFFFFFC0000000FFF8000000000000000000000000000000000000000000000000000FFFFFFFFE0FFFFFFFC0000001FFF0000000000000000000000000000000000000000000000000000FFFFFFFFE07FFFFFFE0000007FFF0000000000000000000000000000000000000000000000000000FFFFFFFFE01FFFFFFF000000FFFE0000000000000000000000000000000000000000000000000000FFFFFFFFE00FFFFFFF800003FFFC0000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mem_init2 = "000000000000000000000000000000000000000000000000FFFFFFFFE007FFFFFFC00003FFFC0000000000000000000000000000000000000000000000000000FFFFFFFFF001FFFFFFE00007FFF80000000000000000000000000000000000000000000000000000FFFFFFFFF0007FFFFFE00007FFF00000000000000000000000000000000000000000000000000000FFFFFFFFF0000FFFFFF00007FFF00000000000000000000000000000000000000000000000000000FFFFFFFFF00003FFFFF00007FFF00000000000000000000000000000000000000000000000000000FFFFFFFFF00000FFFFF00007FFE0000000000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mem_init1 = "0000000000000000FFFFFFFFF800003FFFF00007FFC00000000000000000000000000000000000000000000000000000FFFFFFFFF800001FFFF80007FFC00000000000000000000000000000000000000000000000000000FFFFFFFFF800000FFFF00007FF800000000000000000000000000000000000000000000000000000FFFFFFFFFC000001FFF00007FF000000000000000000000000000000000000000000000000000000FFFFFFFFFC000000FFE00007FF000000000000000000000000000000000000000000000000000000FFFFFFFFFC0000007F800007FF000000000000000000000000000000000000000000000000000000FFFFFFFFFC000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mem_init0 = "1F000007FE000000000000000000000000000000000000000000000000000000FFFFFFFFFC00000000000007FC000000000000000000000000000000000000000000000000000000FFFFFFFFFE00000000000007FC000000000000000000000000000000000000000000000000000000FFFFFFFFFE00000000000007F8000000000000000000000000000000000000000000000000000000FFFFFFFFFE00000000000007F0000000000000000000000000000000000000000000000000000000FFFFFFFFFF00000004000007F0000000000000000000000000000000000000000000000000000000FFFFFFFFFF00000001000007F00000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = "AAB93FE28F5FE508CA99267E897EB76B5385C0FFFFFFFFFFE3C2DA42B5E6D391D08AFFFF0FF0DAE7E4FE6AC28B94F6579A077248D9BBBE445E67C07FFFFFFFFF0A60613083E450D4623BFF1D0CC39EAF2A2C5D743017805A8C5B0360DD09150E5017CC7FFFFFFFFF2A600BDF80E4721F4AB1FF9D0EC22E95DEC9138FDE9F55934872CCE09FC6911B0E97CC7FFFFFFFFF9BDA4A4EC4E632552AE0FF9D00008022B8E1870650F9111E2E2C83C0E770C4CE9C6CCC3FFFFFFFFFA393ED21C5EE248152C67F9F0000841AB505E50FF2E928A448539F29F37141D6FDD8CC3FFFFFFFFFA39CF099CDCEC475FBCA0F9FC0FF7F4EC80CC9A8BE7D39844089F7B4369612DB";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = "15F7CE3CFFFFFFFF9EBCC65ADDCCCC9ED91F0F9FC0FFDC0575F08491BB637F9126E189DC3F5B1374E977CE3CFFFFFFFFDFAEC7483C0CFC70D1740F9FC3FF11A28414660666324FA36408C5CA9E51B53207C4CE3CFFFFFFFFCEBA51433C1CB819E2E01F9FC3FF1E39C4BD683BB22D404863AA0336DBEFC56311CFCE38FFFFFFFF08552184F01C964528F13F8FFB3FEE93E503E86DF2504D833E70BDA9226B09898C45CE55FFFFFFFFAE93DA0CF03C0FC8C7F53F8FFB3FF16AE237261D940302CB229088E13645207740D49E55FFFFFFFF0EF77FAFF03019335B34390FFD3F3443E5080704F57FEEF369DB6E281106C1E6B9BC9655FFFFFFFF47B32C8FF03041A4";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = "9710200FFC3FBC80D944066869E75449001AD27ECEAA29F7653CB155FFFFFFFFBEB6418FF030CC64059A2F07FC3F85061493AE23F73FE117121BB7DB1E0DD6FEE53DB0D5FFFFFFFF80B6658FF030DC626B9E4B03FC3F799CBF935009EE012D54E4002546A06D25D2CDF5A0D5FFFFFFFF58DAE4F3FC308FAE631E4013FCBF21522042D8946CFFB978B8221F6A457C6004547100D6FFFFFFFF36C0FDF3FC30C237B9561003FCBFC51E9FE9F5C377019105E044001F26CA63F25E6108D6FFFFFFFFE2C1BCECFC3CCC7AD75D9843FF7858EFFF4DC313F141452B0330BCA74D85D882392C3456FFFFFFFF8239B5F2FC3DCC7EE7D9B843FF78C88A13704F03700F5AC3";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = "C2584E001769859CAF2A7456FFFFFFFF18970E72FC0DCF82A7C1BEC0FF70BBC948C75D07C030DCBC811C0F001D9F3DED1F9270D6FFFFFFFF48C00C4CFC0DEE4173C0FF40FF70F722EA4F02FF3832CBE357900FF6106537E53A8650D6FFFFFFFFC05D3C97BC0F3A7B4C667340FF70C5EF741C21D0FE32DB7D54327B20000D098F597ED0D6FFFFFFFF7D303DD23C0E397F2CEE7340FF32ABBD4AB4482C44B37FEA1E030386288038B1C57FD0D6FFFFFFFF14DC08358C0EA6B083EA7340FF37D771FDAC6F8A393D51384808730EBC93738E9546D0D0FFFFFFFF460FCE14CC0E453080EA7300FF3761EDD89CC6E71C3D5DE240087C3BC5620064658610D0FFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_bit_number = 8;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_bit_number = 8;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init3 = "6E54200CFFFFFFFFB2BCCFCE2FF8071C03ADCECE31E20A7499A8000300004E3FFE2FC333B907E9294E38200FFFFFFFFF497A0F3006BB6ACEBA414E80CE8C720557E20C030000523ECA4B8726270D028A8E1B701FFFFFFFFF7DC81330E4F78C37F799F1C7261A512171AC0C000000BAF3EAD907E9EB82D3F30184B11EFFFFFFFF906A0CCE1DE669F3973EAA386AD044810207CF9CC000F0FFB32FB928569E21A3B865CC00FFFFFFFF90BE0CCF914AB0440B5EC9E5FAC2B17F9383DFBC8000FC065557AA3A324AA7B97EBDC800FFFFFFFF9C8CCCC7AF16CA1E7E3D47B147704273153EE0BC00003F0129A9A8A93B63A25D8E57C840FFFFFFFF1CCCCCC38A79791D";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init2 = "1535B7A8DAF31D401FBE00B8000001FE998C516E5DF7EDC7C860C040FFFFFFFF6C4ACCC2AA553815823DF15C91A1350E74F2C0BB00000001482EFE45F4FD61E784B4CC70FFFFFFFF644ACCC7FE857C132A1771CCEEF06B44E97B80BB000000C04AE76E56D41BAC303BAACC70FFFFFFFF077ACC0F154872177F215B710392D73AEC5300E900000000466B8281022C7DF0169F9FF0FFFFFFFF877ECC1F6D8E657CF442086B30AF9BEEBA6700C90000003FC3877820B9F307B103E71FF0FFFFFFFF63BFCC4F27FE7D6F2578001A5295A8BB0C1800C8000000008F02C2881276E595ED2E0FE8FFFFFFFF63FFDC4E3C3393A1268FD823E4874469B91F00DF00000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init1 = "A7C1612B66CF2CF0C1CD2FF0FFFFFFFFE7BA3CB8A48ED56E0DD81880441D843C2B80FFFB00000000571F5B040CE436528B832F3CFFFFFFFF27BA3CFB4329B5415F3DDF00AAC72FA62FAA00F30000000040D32C5CB3AED8FDAECC67AD7FFFFFFF638A0C74401D74BFC2C0E7706C35D0D3DE3EFFF00000FFFF43FA636527D174D3D2DB66AD7FFFFFFF63880CE2323C923238C67F70736568CF4A3C03080000FF00FC0B247E8ABA80F1DAC7EEAD7FFFFFFF665D3CE4C2FA54B3B8FFF73FC2EE28A2F22F1FEF0080FF001E4F0F1E776C6AE0D055ECAD7FFFFFFF667DFF69B5A3A74A3C0FECD97E8EAD6E8A53E303272B000F9F2C7AA65BA810D19A7BECA9FFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init0 = "2BAB7D8F8C8D4D00FEB61FFC1FCFD63020C5A379F53894E045C057D470E1EEAFE518F91CFFFFFFFFE2ABFCCC0AA57C467E911FF0DFFFC815FA4E2BE64226307AFDA3FD39939CD5ABD1F23C80FFFFFFFF81A3AF4B0AE4DDEE6F3F7FF0DFFF910707D99AD90C5BA3F6C78F52D3CC79C91D322630C0FFFFFFFF18E371BD92CCDDDA6F0AFFF0CFF7C2E1CE215ECA968402EC7DE1C76E7BD219201EDD30C0FFFFFFFF4CE3F24E85F496C3880EFFFF0FF3434B188EB99EB3D4151F0F81512F608E904E28D570C0FFFFFFFF54E3304445F6B2FC0182FFFF0FF3457AA6C6D6761EA2941DD394671B0408F9E2DFFDF0D8FFFFFFFFEC4355B1D5F6B23AD0FBFFFF0FF08228";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_bit_number = 8;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_bit_number = 8;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init3 = "376FB8CF93E1237FC0740BF3B73A4ED7FFFFFFE0B6E124CDB7E438811B3035FAF4654A0CF435389FE2695F620BDCE43FB00A0FFCDB1E1A2EFFFFFFF0CADCE65FD57A331C996E952CD2EEFFBEC22DD49958FD1978B6FFF438F15E0FE45A8E4610FFFFFFFE7560902A71EAE97C1FF63C61E3FB363F7ED29D4F521C54CAB9D0F0007D490FE3DBF4454BFFFFFFFFDDA0EAA980707FF1056EE96081C0A3C57ED84AE4A56CEC4A2C66F0003E938F63DF4B2CE3FFFFFFFF4455A5DD695032F0BF89FAA4654EBC9A47071F3FD96184708D4B8C18187B83309C8BA10A1FCEFFFF2768FB2EAA106D9EE790017E9B6770DDCC2EA2C8FD2468CC84420C385538033007337E76";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init2 = "FFFFFFFF263FD958F90190529D0C5EBA42FDC164A8CED3BE43B1F173E0F43C3849653EF0F9481E7BFFAAFFFFA5DAC6C738E0A102627E9C19CC928540A053E8FF5C95F46487D6BE7800C4BCF11607DEB11F66FFFF51A45962368743CF1C6016C232145F7D2813934886775C8F8420FC38C0679CF19F9296FE1FC1FFFF658CB4F3BD597CD30C4CB788457A73C810AA31704D287BE29024FC38C18DFC71A0ECE33EFF8DFFFFD2D7592D8961EA42FCDEF7A51873E849BFCAFD6622AF8E14F8B9E0080104F231DF681A7FFF00FFFFD1148E0A10216B4D032848FE6CECB91C24FA8FC9ACCA6F2C5744B0084590FF6342533736FF81DF7F8C2B8E626ABA0D73E7D7B213";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init1 = "51D5BE9796877C2118B78DE0DFEAE20E41CA37CF80703C8E836CD94388DF8C5106457D053D87FF983977E081051382B4EA6804003F79012D4C79346B000FBDA59967CB23A6C28B099E8A6C2F7EFFFFF073A4009E1BC98EEB3381380EFAF9D10C2524F7AA000F59270F5BF8FC9CBE06FF9E6DEC277EFFFFF83FE84D955196D8C3D982380F9637010704CCF7B000035C03ACBFFC0E3F6C5653AE6EE827FFFFFFFF30F280FB95E743DA94F4F87ED70C908662E6F7300000DCDC8984E8C09AB233F3C999F025FFFFFFFF740629ADDB2B52F6071B783F9F37B0E226E4F7300000FA9E295240C2244F9271A7AEE226FFFFFFFF848460CEAA981179384738FF5F24B812";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init0 = "AA2BF4300000D976A88FC7577E8A7D9BA614E006FFFFFFFFFB1AFBA1C6CE79EE08B638FFC0CE68C72E0CF4300000D93C952FC77696C3BD5D88EBE447FFFFFFFFBD4AF247F0EC9EC81B78FE074E63EAF21D4CFC300000270E39ACF1CF7075E91EFF8BA30EFFFFFFFFAD4A83B08E723E6665D0FFFFFB4A9CD308777C70000008352B45E304FA5F808EFF1D030CFFFFFFFFC3CAF0F7A2BEBE7B0A4F0CC40417FD7F139533E0000087103AE203C0246F736CFFA6830FFFFFFFFF3BBB66E6882E0C37E3F30C02AA30109B1B8533C0000073E92B29E761257C126A6F2A230FFFFFFFFFBE3CE119203B3B9A49F27FCF62CB604A9B6200000000551425D7C377F2CA0FBB";
// synopsys translate_on

// Location: M10K_X76_Y6_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_first_bit_number = 8;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_first_bit_number = 8;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mem_init3 = "F3F57CDAD65C93D33F54341CBED080C0F3BBA1DF2C9D8B064AEF8D3038DAFB54FC07E6A75AD9BCC083353CCB325A52EE9728F10B0D4000E1D1B298A2E54B82494C5BD205EDB8EC99400305C4ABD9BF58030775246C3DF3A6CF207C7CED41006197C8C0E3EDABB473D49D86A0D08ED84EC5082AE27B05C0B8FF147221521926C4AEC1FFC3BC860401F3DD8ACF8F8A70E66BA28A502A3A6B0006E81F566438D173FF175271B7AEDD33B632F7BE8994C4019D76907599CFA49437B5F9259333C9C109003D6608EF90A57F3422E16F2DE726704BF2396EC3C6005FEA882AF739781A09C995088FB440060B41CA7409CE8C68FF3413D2D5F3BDB7BB6EF7230C99C400";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mem_init2 = "24B42B9C2030426F061C9FC0C7A4788012E26670EA09C7EBFFF83D7F4A51F8C1952A0497DD6E43C37A885D3D8CCA910AD900B4FB35605D300E430D808D46C9937FFF1FE0ED4538871B624F756906C3C3100214551E505638273FBA79608003F00F643754D2FEC8737FFF00015715380743E8B7A965A800000507C65C78D4CF340989AFE8C23F03F08D671CD1940E8E32FFFF80F172C038059BA35C3284EB0000687610F29ABF75A01E9C9D3BA127080F84C37C1DEDDE80F0FFFF8C0F74CB89063A156BB4C0C7C3C3BFF8401C8D53536F055B4E150E82C807C086452047CF0C70FFFFC3C6DA8E8F01176BA46A705F67C3F7F2A311127353999644A4EE52244002";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mem_init1 = "C142674B2F41720FFFFFF30F1F5BC7F47E0F8CE249EA6827C77D17999A27470F1AB94E3C5D48B003C105398C6A34340FFFFFFBF19F31C7F44295498A2BDCA83FA1E636A21997D1CDF52E743AF59DB00CE31B66D241E116CFFFFFFFF0DC62FCDFFBA09DA37D1CC7037FB16CCC6C8C0408D33CBD4D1487F00CE29DFC768088B3CFFFFFFF9169C17CDD852AFB4F04947E130BCB1B4DF3F4B4011EBBF4E08FCCF00CF08308F1D208780FFFFFFFE6D5650FA3D73E8C259A706A3C16AF08B3152CE6DCECBDC68606C0F80CFD88CA75DC49730FFFFFFFB72511CF23C43A2843A6DE623C36BE472B1B71F68B560B34D777DEF9FFF09383B0E0D0FD0F7FFFFFB7EC32EF24";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mem_init0 = "B217BF008704BFFFDFBB26AB3D9AF02B06CFE8EE1D6733FF9C1A0F14B7BAF10FBFFFFFF06F75EF1473AAC420B19333E795B88A3D8F5982BC61268C22D378120E9C0480C3144E73CCBFFFFE3EF34AEF151EF8E3745EBC3C245D4F6B29B1E3067E893AB6E33C97001CA8D865013FD7F0CCBFFFFC9DA076A157BFF579DF641B943358BD22012FEA1EAAE2CC902879A8037F3C72A6EFD9EE34BF7FFFFFDD9AF8F45E83B385ACC776DB803942B52A26E0831B4ADD5EEBD0CA037F22722BFB8FEAC8A5FFFFFFC8B4B8C35DE6BC1B38FF8FEF550B692DA81B71A174FDBC4AA091D0237FC647ABF36112914EFFFFFFC0BCC6A9C8DEF43EBC3E1D6172F9FCAD608B5359D4";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N6
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .lut_mask = 64'h530053F0530F53FF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_first_bit_number = 8;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_first_bit_number = 8;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mem_init3 = "6686B3E4649179BC629E1FD127E00FFF0FFF33C1C204BA07E19BF01DAF9722FF72F8F84BB1D7D0C92602E5AA5AF89D98630D40F0DA800FF18FFF3381CF1ACECCE53E219F0226FA0611C6BB0055401B8344760801BEE63E5A7C83A781658E3FC283F226FEF329E9240252A3CE4465A60E6A1F1C1AF588A3C78CD387F5F6949D05D0CAC303F80D3F0083F145585C22359E93BDE53F57FEBE4D08DFE1C1F9B44D725D82EF0B71BAE93F2318031298ED7CF103FF6460EE003E3AA36AF245B3B5C7EFC8C33A4A3C8647DEFB01E9D9B18180F9FB1C9DA581F6FCFD03FFC42A8601DD7C3875E37EF027004FAF02B6F41CADDB09930AEE0D98A202F4971FDFA8BA0603C2";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mem_init2 = "FFFF0C98A079D74BDFF79773773AFB1926FB9E34DB84AECED933D64967A28AA3C4BF9D133C9303C0FFFF8E3D6789E62C0993CD35C9AC19A630C4167AF4BD623427F4B4F590185FEE7B39A796FDBCF30E1FFEC954B82AA158F28A9F0552658DF6544EDB80F90E67F5A8FE12ABCD6CE7F5B50B130E114CF10EE7FF7604EBAEF57ED5FD8097BA94AE139F6F5BD2685073E4C4A9F3380002D34C3864A1A7E745215EC170830E75DEB6EA4CF3CA83D2D4B92CC031B2B95DF6C6E32F17045F43C3FF596727C9653773073B4AAE4D426A1232095B52877CF78C7F8D77A7C6BCBCC42E083C7A85B780F0D9C66E6F71D6A15A53042E30B30EE64EDB2F0E667B03E908502A";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mem_init1 = "8476CDB42FEB1553D889268280F8B899F30F30D4081BF2805135482C6346C46C9B5280B7834C10AA4136C094DF76372345C315FFF0FE06601A7A0B4FA68374CECD019A4E08B1D7BE7D08220AF2D162DD421268BD5A1A25B5E7C68B78F0FE031B1D2F05723E7A411FA2E758D50A2EC5560E4F90E7E37502C3DBC661BD7F0F0DE7C47F1D7CC0FF011EE72A77CC518EF5B999C932ED7AA5EF90B7FFB2734ACBF30B504603CB3CCF8BF1EE58F3A740FF8030DAD18C9B763FE59C7E8564F91C833125ABBF46B1EB6904C0DE9E40C3EC49138B20D3F7EF003F01FFBA87A7980D8E16152E933EFE2395452198A1996E900D3402A118C5EB9BDB1D2471DEE0A6803F6F07";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mem_init0 = "4130E8161FA4C3D446FC6467696A26355C585DA5834A046833E825E84F62056B0796F08880027080B448D8BAA53B9948B2586277EA603B0CA64ADBAB5E75462D7C68C8484BCC2176BBA304DF0040E0006046B5E36B27DD81150A0E78F779B26026A7BC84CEAEB70FD39ACA4B9F129B3D2040D4D503BEE03C6387FB87118DC5AB1F7DFA962AE260C8F973D1C0D57B038CF0FADE4ACEE202D43D061790070E203DFF958C7E7F05A82DB8682864AA9667827DAA4F7A1C9908FE6E822F5BC522D41769A0D7314E01E1D03ED95491A2B3C0E6EBEF38009F92AEF6585F8CD035B00AFE5DE1BC5996377591211DDBF6223083C591D88FA7B09CA7D452D39374C5692F74";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_first_bit_number = 10;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_first_bit_number = 10;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mem_init3 = "0000003C4E0098188CECC3C0B43F8000D3ECD883C3F388E6F3123E13EEA34DDFD0001F8C1FC000000000003E52002003541FC2967C7E0001F3C8ADC7C84B8138E18A81D373572011000043253FC001000000003F2281C0408040FFB2D87C0001F7E0DFFFC03D82C000467837C29B15E80001A035010701800000007222C1E000E8C07E756E310401F3E02BFCE1840D984073F834F0E9D7000100801A000307C0000700F212C0000CC60834D23E330401FFC8A3FCE16A130E00CFD6996BE9660000009BB4800087E0000700EA46C070F999DE1A5FEEC006009C03CBFCE89AB40783890D9C95188001000053F580008FE0000701EA50C070E319468E6ACD800400";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mem_init2 = "7E7E37E1F29FCFE3001FA37D599F000000004DCE66300FE00000007F9ED00000009F83EF19E14003CEFDDC24399D0FE0017FCE82D04000000002EE43F0C60FC00000000192C00000006FF4970107C0030B7E630540F73FF8073F0E03460000000002080EC8C68FC00000000106E00000039E556B940C0000380DA0F298A17FFC0FF8BFE0C00000000000102254C68F00000000F11BF000000385CD5C840C0000080DFECC003BFE1CF80998FB030000000004507080C0800000000C0058C0000082046FCA7C00C3C0FFFC4238EF56FC07F8365BA71BF80000000018F9D9640000000003C0C14000028003A00A780167C09FF64478C5A40807F7D29EAE39C00000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mem_init1 = "000578E68D0E400000000300A8420003000127EBF9C37FE01FE7AB7669EB4000C755C3963083000000067C62CF0E030000000300D4E300033F0E48247343BFF0D36E46EAAC58401F6A138990000000000002B801CDB001000000000032FD00001E18D975F8FEFFF094C9342879F9923B58060111A0000000000C3008440B000000000000262E80023E39F56968FC7FF012ACFC1E7C307F069CA9F3438C000000001C301CB974000000000006A9EE801E08E23E8CD7107FFC19E2F08E771C61B6CE83FFBC5C0000000011601C0964000000000007AAAE001E01059530FB307FFC599F5A9CEC9F02F1A2073DCBA83000000001C00E055A010000000007EEEF001F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mem_init0 = "0129E2F2CDFEFFFF3EB07E9B23AD8BE23F074D2D503800000004C003613E0100000000006ECA003F0F1503FEB4FDF3FFB7BC79672CD1D14C1F00ACA110000000001AFC0322AF03C0000000006600003F3F901B36CA11FC3FB678547BC766564FF900ED23160000000406FCC3007B80C0000000807724403F7362FD13ADBEFC3F3F5585C7BB08751F344BD401B05900000C1DD803C64245B80000001DE82843E0694CC78C1CB0EC6EFDA32FE4337572EF00C44DE1D6FD00000C2DD407602B200000000008C0A8EF82638EE3840F98C404BC9BDD80220F0720878709A147E000000067D40F60B2490000000000D130FE03227EE7800FD99FE63F37DB9E5FF70CC8";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_bit_number = 10;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_bit_number = 10;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init3 = "712203F3000000002DFF3FFFC3F8572329F8000E01FE1A0003F70FFCFFFF871865F5000083FA5F3C71B203F00000000024FDFFFFFFF843ED59E7000031FC3300399F03FCFFFF87FC319B00069739CF9EF1CA03E000000000307FFFFFFF90A63098A70000787E9D80001F03FFFFFFC734986C000FD5360EDFF1EA02E100000000A39FFFFFFEFF60B2FDB2E018179F870C6B78007F3FFF00014F8BD9BF0CCB4CEF905A03FF00000000A30FFFFFFEFCC176E115B780070F8060007C007F7FFF00017FC3E07B1CB7C4FD545807FF00000000A33F3FFFF8DB00A601F9E6FF00001E305AFC1F7FFFFFC000DF68C8113E87D2DDC45807BF00000000A33F3FFFFCC97AA7";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init2 = "0FC786A30000189054FC3F7FFFFFFE01CF6550337E1F11C7C4180FBF00000000E3BF3FFFFCD6FF85000C128D0C3F06F054FC3F7FFFFFFFFF87F784C7FE7F79C7C6C8038F00000000EBBF3FFFFFEAFEA00FFE708DD91FD76824FC7F7FFFFFFFFF873015073EFFF900FE8A038F000000008FBF3FFFFF93FF98C13FC0E9AD9E21D0D0FCFFFFFFFFFFFF8107250134FD0900FA2A000F000000008FBF3FFF9D26ED59787FC001AE83772DA9F8FFFFFFFFFFC080E027003DC30900FA8A000F00000000EFFE3FFFFE5CCDB0201FF007CAA0F9CE5A7FFFFFFFFFFFFF00E47F9EFBC36804FA5E000700000000EFFE3FFFF8B08388A00FF800C4B5E7728238FFFFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init1 = "0020752686037004FA5C000F00000000EFFFFFFFFBE0017600F8008003CB5A59F0ACFFFFFFFFFFFF200034444E014006F14C000300000000AFFFFFF1D4E0014D003C0000813ED7F518BCFFFFFFFFFFFF380FA1CA5EC3061FF2A0080280000000EFFFFFFBE9C7000DF000C003E00BB771777800FFFFFF0000380F687C5E03BA1FE8A0080280000000EFFFFFFD9BE4004878060003C0986B6403E000F7FFFF0000031F3C659E0FEA3FEFA0000280000000EFFEFFFF33E0000008000000C0900B9163F00010FF7F0000E3FFF899070F803FECA2000280000000EFFEFFDEC50020B61C0000C00100BC0DE0AF0000FFFFFFF0E3F3CF3CC38F943FA568000700000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init0 = "E7F7E2E67C01CCBB0006000000000EBA51AFC0000FE7FFFFFFF00311FE3C918F4A400603000000006FF7E1F07841FC670001000000000C3F63C81C18BF79FFFD3FF00616FF1C808E5EC0030F000000004FFFF0F27800DC6A00010000000010FC0F2F9B170CE01FF83FF002197FE3900C5F400F0F00000000CFFFF875F020DC7C00000000000011119FEC6D0680E007F003FF05FBBF42CE0051600F0F00000000DFFFFCF3E400D470000000000000303D098E77A77FF803FC30FF9D017EC7EE40AD680F0F00000000CFFFFF8B4400F07A810000000000304809A9FA767FFC03FE28FBB6117B0FE9E084C00F0700000000DFFFBF31C400F02F8000000000003063";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_bit_number = 10;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_bit_number = 10;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init3 = "150D88006BF000000003F40F0092568000000000D0647E0064ECE7C007D5C0E63C5AFBF630BA3B6005335800D4B20000006FF00360088A0000000000749D3CE6DA4D17C0009443216AA4241B3BD17CE08F49C0000A030000005AF01B6506220C00000000064C3F2E6C3D16810085F80F231621BCF7F9DCE08084C830A6C300000053F01CE7815F450000000025001730D4F9940001F9BF0E61577E6A0D78EEC84316E9B0090300000037701CE3C24BED0000000039400311ACD944010198F5D20A9C261EB81194FECCF08300CAA400000173FCFF63E292500000000003100FFBDD94480D19F1C1876939A0FF3FDCBDFEC6DC0001C3DC000001D3FCFFF8E0E3F5";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init2 = "00000000022407C2339048818001728E92374C661FFF89000CDC0001616800000194C1FF3EF030C400200000025383D8EEF1D8C1CC03834706E787E61FFFE9013104C0003308000001B403FE3FF809D400600000024183B58E99F00000FF0ED270DD3618DFFE66CF5A81E000F2CF000000C403FE0FEF6D8400C0000005E5432E3F1B600000F39FDFFE5B2430FFF2FFFF7587C303DA9E0000010603FE0FFF7DAE008C00001045831A7F1A418000F118C08D17CFF05FFAF3738A20CF030D06000000D701FE03F8D18B0000000010FD425EFF314582FF3F110EC7F23020F17B0D71E8C48F230D97000002C700FC81F1F877E001000018D5F23D7F2B238C1FF8002C";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init1 = "76192738F0E10E859080000000C70C0002810FF07FFFC004270100000089B4C3FE7A40F000780000317B666101C18D13D00700000C41800005A20FF4FFF0C04E1903000000858A47F86A40F0000000002C067367C3872D0E60070000184E000C05130FF5FFF0E066290300000094156FF86AC0F8000000002C03F32133EF623DB80100001C08500C03130FFFFFFCE032C2000000404133CFF867C0F8000000002FFC033129FF2D59FC000000DC04B00004390FFFFFFFE338B80000006068ED9E78E180F8000000002FFCF0312B8F15BE7F0300009C3C200105390FFFFFFFC7EDD60400000045FBFC30CD80F800000000AFFF9F0F2BDC3C0808400000DC16B001";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init0 = "0F000FFFFFFFE7C2A60007000035440C305580F800000000F4FF07C1EAC9A8C908B10000C02AA00090400FFFFFFFE741080707080026FD1D30F080B800000000B0FC0F80204D54D4F8330000C038180CC0600FFFFFFFF1E06B4C01007603A33E71C080F000000000A0FC0FC01F641E403C030000C119000C10600FFFFFFFF1C2B7BC0300F4452FFE718880F000000000ACFC0FF800CCD9779E070C00051C000005200FFFFFFFF8076B04030060F4ED1C711100F0000000002CFC9FF803F0DAFA0F030C02031CAA0008300FFFFFFF8C06F2C7000061E8EC98710700F0000000002DFF1FFEC3FFBA5F3FF8000E03DE203017710FFFFFFF8E08FBBF0000C3F77FF8";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init3 = "6093386A9FA000F731F028F81F1EBF6088C03F0000000000DFFF3F60E400F0918000000000003B2048F26335987800FF71F057F80E1EB64298803F80000000009FFF33780000F0D880000000000033CD70C1AC016536603FF0E3AF602D0E1C0015883F80000000009FFFFC980000F05F8000000000002380767FEE632AA0FFFC30C74CE0B2C69D0957083F80000000009FE1FB000000F053800000000000C18E31EEFE00AC65C12770C880C0DA73CD8F47903FC0000000009FE036010000E004000000000000C93E58ADFC007954C838309B30386DB3CEDE33203FC0000000009FE004830000C0202104000000006C18439AF80F3E006AC03FD6F03C3657CF4E";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init2 = "52383FC0000000009FC00B030000C00B8100000000006C882F4BE41EB83F1AA8FF94F01C382FC54872383FC0000000009EC017000000C18CC160000000002C80A16807FF002101A3CFD470031C57E7489A383FC0000000009FC06000000081CF53E0000000000291E0EB8FFF127878D59ED438038E9FC7C992383FC000000000268E00040000810EC10C00000000520DF30880FF03FF7C0CB5CB1C0CEC08C757E63E3F8000000000A06DC00C0000000B210800000000428BF9FC00FF07FFFFF0B600F0FE6C17FCDF643B2F8000000000003AF0000000003AE1080000000006FBFD9C07FF07FFFF8F5E54F40FF199FCD32C432F800000000000F7E00000000020";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init1 = "0108000000008479FC9A3FFF0FFFF7BFB42AC0F040803FAB88C30F800000000021EAC1000000004130800F0000008D99FC5B31BF07FFFFFF64073C2DF806D84E48C20F000000000023D7E10000000041D0800F0000002D0DFE487F9F0FFFFFFEE80038E7C07BA84680C20F000000000073AFC1F00000000023800F0000002C4FFC5ADF9E0FFF3FF110000CDAE77B564430C20F0000000000D35C01F000000000C1C01F0000000296FFB8C11E07FF1F63E0180032808F6A7D30C2070000000000ECB800FC000000005BC01F0000005F97F751F010014007E041C0000DEA29FA31D0C30F8000000000ADB801F00000000073C03F000000D92783659000000003D9";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = "818000001A0238ECD0C10F800000000002F100700000000003C03F000000E0AF804C1C00C000C7A2000000000C97F889C0610F000000000005E10040000000403BC07F000000E817804E9CF1F800CF4500000000004834B9E1710F000000000029C300000000007039E07F000000EB1F005194F1FF00FFC608000000001C74FBA7F10F0000000000C70300000000017065E07F000002E92F00F794FFFF80E6E8000000000000C948AFF00F00000000007A0E0000800007F0DDE47F000007EAAFF01C33FFFF006CB0000080011FC038FBAFF80F0000000000DBCE0000C00007F0FEE47F000007A8AFF00FD39EFF006C400003C0003540003F8FF80F0000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N48
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .lut_mask = 64'h000FFF0F33553355;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_bit_number = 11;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_bit_number = 11;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init3 = "8E13FFFFFFFFFFFF9FFFFFFFFFF8609AE7F8000E01FE32000DFFFFFFFFFFFFFFFC67000083FDE0C38E93FFFFFFFFFFFF9FFFFFFFFFF8775334E0000001FC10000DFFFFFFFFFFFFFFFF330006873E70610EA3FFFFFFFFFFFF8FFFFFFFFFF0F480759F0000007E1D0035FFFFFFFFFFFFF7FF18000FC73570200EA3FFFFFFFFFFFF1FFFFFFFFFFF83820369E018001F83800BFFFFFFFFFFFFFF7F89C13F0FCC33106C0FFFFFFFFFFFFF1FFFFFFFFFFF030600CC8F80000F870073FFFFFFFFFFFFFF7FC6E07B1FF8BB02A80FFFFFFFFFFFFF1FFFFFFFFFDC024600072DFF00001DC053FFFFFFFFFFFFFFFFE278F13FF8BD22380FFFFFFFFFFFFF1FFFFFFFFFCD7A87";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init2 = "00076D9F0000182067FFFFFFFFFFFFFFFFE128F37FE0BE38384FFFFFFFFFFFFF5FFFFFFFFFDBFE65000C0E5B003F016067FFFFFFFFFFFFFFFFF09CC7FF80DE383A4FFFFFFFFFFFFF5FFFFFFFFFF3FFA00FFE705B381FC15037FFFFFFFFFFFFFFFFF04B07FF005EFF020DFFFFFFFFFFFF3FFFFFFFFFE3FF40013FC0189B9EE1D817FFFFFFFFFFFFFFFFFF2301F7025EFF028DFFFFFFFFFFFF3FFFFFFFFDC6EDC0007FC0009A7FF778DFFFFFFFFFFFFFFFFFFF1F00FE3C5EFF028DFFFFFFFFFFFF5FFFFFFFFF9CCD80201FF0003993F9F18FFFFFFFFFFFFFFFFFFBF94CFC3C3FFB021DFFFFFFFFFFFF5FFFFFFFFF3083B0A00FF800C3931F4DCFFFFFFFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init1 = "FFFFF4ECF9FC2FFB021FFFFFFFFFFFFF5FFFFFFFFCE0013600F80080003836437F6FFFFFFFFFFFFFFFFFF27C71FE2FF9001FFFFFFFFFFFFF1FFFFFFFD8E00105003C00008001B2279F7FFFFFFFFFFFFFFFFFE1A661FC2FE0013FFFFFFFFFFFFF5FFFFFFFF1C70075F000C003E0007D3F97FFFFFFFFFFFFFFFFFF68E261FC17E00A3FFFFFFFFFFFFF5FFFFFFFE3E4004878060003C000092083FFFFFFFFFFFFFFFFFF3C1BE1F017C00E3FFFFFFFFFFFFF5FFFFFFFC3E0003008000000C000087C1FFFFFFFFFFFFFFFFFFFFFCFF8F017C00D3FFFFFFFFFFFFF5FFFFFFF050020301C0000C000003C07E3FFFFFFFFFFFFFFFFFFFCD73C7003C04C77FFFFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init0 = "5FFFFFFF7C01CC340006000000000E51FB9FFFFFFFFFFFFFFFFFFC1A01C30B708A7FFFFFFFFFFFFF5FFFFFFF7801FC6C0001000000000CD5C727FFFFFF7FFFFFFFFFF81B00E30B719AFFFFFFFFFFFFFF7FFFFFFC7800DC680001000000001016E0E77BEF0CFFFFFFFFFFFC1D801C0BF39A7FFFFFFFFFFFFF7FFFFFF9F000DC62000000000000101A801CE3FE80FFFFFFFFFFF9FCC03C05FF947FFFFFFFFFFFFF7FFFFFFBE400D46E000000000000303A7071F367FFFFFFFFFFFFE1FE413805BF247FFFFFFFFFFFFF7FFFFFF34400F06A010000000000307E407006C9FFFFFFFFFFFFC7EEA0F0041F0CFFFFFFFFFFFFFF7FFFFFC1C400F0320000000000003053";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 11;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 11;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init3 = "9860C7E67FFFFFFFFFFFCF07D0E1429F08FFFFFFFFFFFFFF7FFFFF80E400F09C0000000000003B5B28019C0C87FFFFFFFFFF9807E8E142BF08FFFFFFFFFFFFFF3FFFF3B80000F0DB00000000000033DA480003FEECF7FFFFFFFC309FF6F1E2FF01FFFFFFFFFFFFFF3FFFFF180000F05B00000000000023D6400001FC199FFFFFFFF8731F7B3963F643FFFFFFFFFFFFFF3FFFFC000000F054000000000000C1D4081001FF03DCC138FFF0FF3F3C8C3370D3FFFFFFFFFFFFFF3FFFF8010000E007800000000000C1D40F1203FF8033383FFFE3CFC79ECC3120D3FFFFFFFFFFFFFF3FFFF8830000C024A1000000000061E40E0707F0C1FF19C0FFE70FC3CF683030";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init2 = "F3FFFFFFFFFFFFFF3FFFF3030000C00C810000000000615421871BE047C0F998FFE70FE3C7B03830E3FFFFFFFFFFFFFF3FFFE7000000C00F816000000000216CA2C7F800FFDFFF90CFE78FFCE398183083FFFFFFFFFFFFFF3FFF80000000800F03E000000000036DE384F000ED8780337EE7C7FC71E838B183FFFFFFFFFFFFFF9FFF00040000800EC100000000004351F067FF00FC0083F393F3E3F01FF238FBA7FFFFFFFFFFFFFF1FFEC00C0000000A0100000000004353F863FF00F80000006E00FF001FFA037B27FFFFFFFFFFFFFFBFFCF0000000003B0100000000000753FC33F800F80000003FCC07F00E7D037B6FFFFFFFFFFFFFFFBFFBE00000000021";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init1 = "E100000000008791FC01C000F00008007819C0FFBF7CC0534FFFFFFFFFFFFFFF9FF3C1000000004120800F00000086F1FC38C040F8000000F800EBCE07F8E012CFFFFFFFFFFFFFFF9FE7E1000000004100800F0000002635FE248060F0000001F0001407FF80301A8FFFFFFFFFFFFFFFCFCFC1F000000000D3800F00000027B7FC282061F000C00F200003C9078098181FFFFFFFFFFFFFFF4F9C01F000000000F1C01F00000005E7FF863EE1F800E09FC000001600F08C201FFFFFFFFFFFFFFF5F3800FC0000000013C01F0000005DE7F7480FEFFEBFF81880000002D9CE03171FFFFFFFFFFFFFFF1E3801F0000000000BC03F000000DF47836B0FFFFFFFFC39";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init0 = "000000003603FD1A1FFFFFFFFFFFFFFFBCF10070000000007BC03F000000FE4F804183FF3FFF38630000000003B002FB1FFFFFFFFFFFFFFFB9E10040000000407BC07F000000F5D78048830E07FF30C6000000000024093B3FFFFFFFFFFFFFFF91C300000000007049E07F000000F5DF005A430E00FF00C80000000000032EA23FFFFFFFFFFFFFFFC70300000000017051E07F000002F6FF00FCA300007F01F000000000000059A13FFFFFFFFFFFFFFF7E0E0000800007F0F1E07F000007F7FFF0FC600000FF83C000000000000007C13FFFFFFFFFFFFFFF7E0E0000C00007F0F0E07F000007B5FFF0FF400000FF8380000000000A8000C53FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_bit_number = 11;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_bit_number = 11;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init3 = "070008000E0000000073FFFF3F732E8000000000F457FFFFE6E0A7FFFFF1101F3E552C2EF0BAF80007215800020000000043FFFF7FF896000000000074F7FFF9DC4147FFFFFD70DE756267B703FB3C000F49C000048000000062FFFF7FFE6E000000000004A7FF31700147FFFFFBB6F02409E37CF7F87C000084C000A40000000063FFFFFFFF774100000000062BFF3FE40147FFFE0753B1CE1BDD08FFF89E00008CE000084000000027FFFFFFFD1BE100000000026BFF1FCC21C7FFFE67240124E21E1EFFF15C00C1108000C9C0000000A3FFFFFFFD99C000000000025BFFFB1C64CFF3FE0FC380754BE0FFFFFDBC00C55C0001C180000000C3FFFFFFFFE6F4";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init2 = "00000000037BFFC33060CFFF7FFF7EF21BCC7C67FFFE7800081C000161B000000007FFFFFFFFF27C00200000032FFFC2E100DFFF3FFFFF12B100FFE7FFFE9801100400003320000000C7FFFFFFFFF9AC00600000030DFF858160FFFFFFFFFECF7321F7FFFFFEEECF00000000326800000147FFFFFFFFFC9C00C00000053DFF0B00E07FFFFFFFFFF73463E7FFFFFE17FF41000300122000000187FFFFFFFFFC6E008C000010ADFF1300E17FFFFFFFFFF3FEA00FFFFFF6E77382200F00010400000097FFFFFFF8DF23000000001095FE6E00C37FFFFF3FFFF147DFC03FF177EB7128C00F2001B200000097FFFFFFF1FF13E00100001895FE5C80C93FFFFFFFFFF3";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init1 = "C81E383FF0FF5E30A080000000C40000039FFFFFFFFFFF8DE701000000DE3C80018A7FFFFFFFFFFF8E83878101FFEC30800000000C4D000001BFFFFFFFFFFFCAF903000000DA0B80078A7FFFFFFFFFFF9FF87C7803FFA40860000000184B8000021FFFFFFFFFFFE45903000000C70660078AFFFFFFFFFFFF9FFC03C1C3FFD610F80000001C0F0000071FFFFFFFFFFFF3B8000000004F05C00782FFFFFFFFFFFF9FFFFC3E31FF1BC0FC000000DC074000043FFFFFFFFFFFF894000000004209818704FFFFFFFFFFFF9FFFFFC1CC0F0FC37F0300009C300000063FFFFFFFFFFFFC4A00000000669303CF04FFFFFFFFFFFF1FFFFFF033E03A0008400000DC312000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init0 = "023FFFFFFFFFFFFE26000700002614F3CF9CFFFFFFFFFFFF4FFFFFFE0D0E320808B00000C02810000D7FFFFFFFFFFF7F180707000034ACE2CF38FFFFFFFFFFFF0FFFFFFFC071B9ECF8300000C0381000017FFFFFFFFFFFFFE9CC0100701700C18E08FFFFFFFFFFFF1FFFFFFFE0870EC03C000000C118D8000D7FFFFFFFFFFFFF66FC0300F05200018E08FFFFFFFFFFFF1FFFFFFFFFF0F6AC1E070C00051C9000143FFFFFFFFFFFFFE17C030060F1C2038E01FFFFFFFFFFFF9FFFFFFFFFFF012A0F030C02031C3C00103FFFFFFFFFFFFFF3BF000061F2C3078E13FFFFFFFFFFFF9FFFFFFFFFFFC54AFFF8000E03DE1A00197FFFFFFFFFFFFFF89F0000C3F9C007";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_first_bit_number = 11;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_first_bit_number = 11;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mem_init3 = "0000003F57FF9FF828030C8BDBC07FFFB3FFF1FFFDDC77E1FF1BC1D5049C3C24E000253C1FC000000000003F6BFFFFFF22000D633381FFFEB3FFC1FFFE2C7F07FF8CCC14FE3FE01A0000A27C3FC001000000003F4BFE3FFFBA80014F6783FFFEB7FFAFFFFEEE7E3FFFC74CB1CA65E6F00000209C01070180000000737FFE1FFFE7A00114C1CFFBFEB3FFB7FFFE97FC7FBFF33C7081F41A000001C04E000307C0000700F35FFFFFFFF2900BBCC1CFFBFEBFFF77FFFE13F0FFFFFFE4B5070E780000011F2F800087E0000700E3BFFFFFFFF8140658113FF9FFBFFCCFFFFF73F3FFFFF716D7EC11000000019F1280008FE0000701E3A9FFFFFFFF330270327FFBFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mem_init2 = "C00CDFFFFF77C01FFFE07D2F012000000000BDC9E6300FE00000007FD8EFFFFFFF83C030E61EBFFCC28DDC3CFE07001FFE803FAAF68000000000BFC6F0C60FC000000001D8FFFFFFFFE0A138FEF83FFC8301C00240B30007F8C0E3ADB800000000035FC478C68FC00000000154FFFFFFFC798C877BF3FFFF7FFD5F0F06D50003F00760D38000000000005FE32CC68F00000000F14CFFFFFFFC7CC8177BF3FFFFB7FA9F3FF9C40003000785A00000000000031FF09CC0800000000C0043CFFFFFFDFC3AC183FF3C3FBFFEA3FFF3870000000EC56C0000000000041FF84F600000000003C04F4FFFFFFFFF921987FE983F3FFCC7FFD4BB00000831D59C80000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mem_init1 = "00067FFE2700400000000300024FFFFFFFFF31E0063C801F3FFC0CF9AFD140003F3368B08000000000077FFE1B00000000000300266FFFFFFFFE485E0C3C400F3FE8F9F71D434000195646D20000000000033FFFCB80000000000000247FFFFFFFF8AC1B8001000F3BE0FBF1E9CF0007CAADFC11C000000000013FFFC50800000000000034BFFFFFFFF94460A003800F3DE1FFCD973A80FEB667F841E0000000000D3FFF72BC000000000006B5BFFFFFFFE358FE200F80033F95F0E6C7169F8D5A7FF08C4000000000007FFFF93C000000000007B7FFFFFFFF06E1FEFE0F8003BFFDDE788C15FE5B61FF23CFF0000000001CFFFFFCD8010000000007F0FFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mem_init0 = "FF0DF3FE5D000000BF47FF01003586B6FFFF712F280000000014FFFFFC6E01000000000073DFFFFFFF1913FEA3410C003E97F8080CE54523FF009423600000000010FFFFFE2703C000000000789FFFFFFFE00BF7C4EE03C03EC761D8C7FDBC3FF9001C23280000000008FFFFFF1B80C000000080799BFFFFF38009F26D8903C0BE783D803CD28C3F3049E400030000000029FFFFFFC9C4380000001DFD4F7FFFE980A7FFFCB10BF13B5CA3E033258F2F00C70DE0370000000039FFFF7FEEE00000000008F5CFFFFFE300A3FFFFA7C3FB3EC6B1FFEAC9FFE0878089A0240000000003FFFF7F70790000000000F487FFFFE370A7FFFFCEC01F39875FFE3702FCC0";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N54
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_first_bit_number = 11;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_first_bit_number = 11;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mem_init3 = "BFFFF8FFF30040101F3FE87DCF05F2828302008303FFD00400E7C04EB3007000C0001F21C6E1F8DEBFFFF8FD8C0180601F9FE0FD815D71AC0700018180FFE00D0000DFE1400E7801C0001F21C6114E69BFFFFCCC768380201F9F0366AC81ABEC0710018780FFF0FFE000C44D01801C01C0200303609F2B2CBFFFFC5CC7FF00F03FCF33F41FF9AF0987700247803FF0FFE005FA4501C03E01C0300102611F03C5BFFFFFDE08FE00F00FCFF0DACD098E4FFFE00247E0001F7FF8E72C050010FFE3C0300002F306ECCEBFFFFFDF790F01F00FE7F858DEFDFE563FC001DFFF001FF403F0A00DA018FFFFC0380001F780DE8EBFFFFFFC48C701E003E71C7407327C2E";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mem_init2 = "CC0320DFFFC0FFE0FF67FF9CA04007FF007A00053BC0C631BFFFFFF9C8C7C1F001E30C57F7E53E4EEC07A6D7FFFFE007F0A032CFB400077F00FE00053FC01878BFFFFFFB0189F81801F3F009F8E9C030E21FE5977F87FCE72F3FF72A6507000000FF00073E339E38BFFFFFFD95FC7C0001F1E077F8FBC0A4011FE5003F0701F09018FFE0B187000000FF0003F9339FCCBFFFFFF5DDF11E0700FDE1FDFABB836E050FC5001FFC7F97EFFC33E563C0880001FFC00BF1DB3F4EBFFFEFE9D1FF8E0F810CFB39FEEB04EF1ECF810C3F00F8D81C0613F57B680F0000FFE00BE0CF274FBFFFEFFBD6FFE78F838C3E39FC1B090FBF7F8C0FFC30DBC7FF003F120C0A07E0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mem_init1 = "01FFE01780D51CF7BFFFCECBD66BF3FFC18C0E39FEC7100FF3BE041FF3FF480F0700FF120F3981E001FFE017843E10F9BFFFCFDFCC67F8FFC304B749FF784C07F3C810071F99F9F080003F12DFC0408000FFE017F8C3837BBFFFCEA7ED2FFC3FE30C96E9FC9A5C03FBE41A007E4C0FE040003E11DFFBE00000FFE017F87AC7FFBFEFE7F7C173FF0FF81BD9E9BFB69003FFF21C3FCBE3FFE00010FF3C8D7E1434045FF0273AF8FF0FBFF7EF4FE773FFC3BD77EDE9784F2007FFF906FC2C0FFFE0077FCC398FF70B028E0FC0243AE9FF0FBFFFCF7FE670FFF31FCFEC79F9C0CF87F0FE38CBE0F8FFC0070340399FFF0D81C701002FCB26FF0FBFFFCE1FF0783FF0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mem_init0 = "1E1FFE79CD501FFFC061F72C0701FF000103403D5FFFE460C100032ECFD6FF9FBFFFCCBFFBF85FF8307FD469D0A93FFF806034E2FF00F000000078EC8FFF8C201F80F84CDCF3FFFFBFFFCFFEFBBCEFFF79FFFB69D5D2F33F9FC13407FC00800000007C244FFF9EE60160785C3EB1FFFFBFFFFA5FFC38F8FF3CF9FB69D2ACFF3F30194871FFFF000000007C049FFFF98501E01C7CDB8C3FFFBE7FFDFFFD38F0FF26FDF5EB7DDCEFFC60E47421FCC700000000F80C27FF7BECC1E11C2C73CC3FFFB03FF0FFFD7DFE1C739FF4BDD7807FE3CB806931000300000000001E77FF1FE060630C895E803FFFB03FE3FFFDD8FFF8F7E7E2BD1C007F80240066F000070000";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_bit_number = 12;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_bit_number = 12;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init3 = "FFF3FFFFFFFFFFFF7FFFFFFFFFF87AF9E007FFF1FE01E800160000000000000003B8FFFF7C00FFFFFF73FFFFFFFFFFFF7FFFFFFFFFF87ABF0C1FFFFFFE03E600160000000000000000DCFFF978C0FFFFFF63FFFFFFFFFFFF7FFFFFFFFFF0F9FFF380FFFFFF81E4001E0000000000000800EFFFF038C8FFFFFF63FFFFFFFFFFFF7FFFFFFFFFFFFDFDFF181FE7FFE07900240000000000000080723EC0F030FFFFFFCFFFFFFFFFFFFF7FFFFFFFFFFFFD79FFC3807FFFF07A802C00000000000000803B1F84E0007FFFFFCFFFFFFFFFFFFF7FFFFFFFFFDFFC79FFFF1C00FFFFE1800C00000000000000001C870EC0007FFFFFCFFFFFFFFFFFFF7FFFFFFFFFCE8438";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init2 = "FFF8E380FFFFE6401800000000000000001E470C80007FFFFFCFFFFFFFFFFFFF3FFFFFFFFFDC00BAFFF3FE38FFC0FEC01800000000000000000F233800003FFFFDCFFFFFFFFFFFFF3FFFFFFFFFFC00FFF0018FC707E03E205800000000000000000F90F800003FFFFD8FFFFFFFFFFFFF7FFFFFFFFFFC005FFEC03FF878611E4078000000000000000000C8FE08003FFFFD8FFFFFFFFFFFFF7FFFFFFFFDF9125FFF803FFF8600089070000000000000000000E8FF00003FFFFD8FFFFFFFFFFFFF3FFFFFFFFFE3321FDFE00FFFF8700628B0000000000000000000023300001FFFFD1FFFFFFFFFFFFF3FFFFFFFFFCF7C1F5FF007FF3F8F0098B000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init1 = "0000091300001FFFFD1FFFFFFFFFFFFF3FFFFFFFFF1FFE99FF07FF7FFFF8F1A4001000000000000000000C8380001FFFFF1FFFFFFFFFFFFF7FFFFFFFDF1FFEAAFFC3FFFF7FFF8E0C600000000000000000001EC180001FFFFF3FFFFFFFFFFFFF3FFFFFFFFE38FFAA0FFF3FFC1FFFFCF868000000000000000000974180000FFFF63FFFFFFFFFFFFF3FFFFFFFFC1BFF9F87F9FFFC3FFFF71B7C000000000000000000C3A000000FFFF23FFFFFFFFFFFFF3FFFFFFFFC1FFFD7F7FFFFFF3FFFF7FF00000000000000000000001000000FFFF03FFFFFFFFFFFFF3FFFFFFFFAFFDFD7E3FFFF3FFFFFC3F3E0000000000000000000001800000FFFF07FFFFFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init0 = "3FFFFFFF83FE33D7FFF9FFFFFFFFF1E487800000000000000000001C000007FFF67FFFFFFFFFFFFF3FFFFFFF87FE0387FFFEFFFFFFFFF3E080E00000008000000000001C000007FFE6FFFFFFFFFFFFFF3FFFFFFF87FF2383FFFEFFFFFFFFEFE1401F0400F30000000000001E000007FFE67FFFFFFFFFFFFF3FFFFFFE0FFF238BFFFFFFFFFFFFEFE52003E0017F000000000001FF000003FFEC7FFFFFFFFFFFFF3FFFFFFC1BFF2B8BFFFFFFFFFFFFCFC5A0000F1800000000000001FF800003FFDC7FFFFFFFFFFFFF3FFFFFFCBBFF0F8FFEFFFFFFFFFFCF85900001C000000000000007FFC00003FFFCFFFFFFFFFFFFFF3FFFFFFE3BFF0FC7FFFFFFFFFFFFCF88";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init3 = "1000001E0000000000000FFFE00001FFF8FFFFFFFFFFFFFF3FFFFFFF1BFF0F65FFFFFFFFFFFFC488000000038000000000001FFFF00001FFF8FFFFFFFFFFFFFF7FFFF3C7FFFF0F21FFFFFFFFFFFFCC084C0000001C08000000003FFFF80001FFF1FFFFFFFFFFFFFF7FFFFFE7FFFF0FA1FFFFFFFFFFFFDC00440000000780000000007FFFFC0000FFB3FFFFFFFFFFFFFF7FFFFFFFFFFF0FAAFFFFFFFFFFFF3E0002000000003C3EC00000FFFFFF0000FF33FFFFFFFFFFFFFF7FFFFFFEFFFF1FFAFFFFFFFFFFFF3E0002000000000F07C00003FFFFFF0000FF33FFFFFFFFFFFFFF7FFFFF7CFFFF3FD9DEFFFFFFFFFF9E10030000000000F83F0007FFFFFF8000FF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init2 = "33FFFFFFFFFFFFFF7FFFFCFCFFFF3FF1FEFFFFFFFFFF9E3021000000000007870007FFFFFFC000FF23FFFFFFFFFFFFFF7FFFF8FFFFFF3FF1FE9FFFFFFFFFDE20A0800000000000703007FFFFFFE000FF43FFFFFFFFFFFFFF7FFFFFFFFFFF7FF17C1FFFFFFFFFFC21E0C000000000000F0107FFFFFFF0007E43FFFFFFFFFFFFFF7FFFFFFBFFFF7FF07EFFFFFFFFFFBC01F0400000000000007003FFFFFFFC003C67FFFFFFFFFFFFFF7FFF3FF3FFFFFFF4BEFFFFFFFFFFBC03F8400000000000001E00FFFFFFFC003CE7FFFFFFFFFFFFFF7FFF0FFFFFFFFFC4BEFFFFFFFFFFF803FC20000000000000003C07FFFFFE003CEFFFFFFFFFFFFFFF7FFC1FFFFFFFFFDE";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = "BEFFFFFFFFFF7841FC100000000000000007C0FFFFFF003CCFFFFFFFFFFFFFFF7FFC3EFFFFFFFFBE7F7FF0FFFFFF7841FC100000000000000000180FFFFF003DCFFFFFFFFFFFFFFF7FF81EFFFFFFFFBE5F7FF0FFFFFFD885FE0800000000000000000C07FFFFC03D8FFFFFFFFFFFFFFF3FF03E0FFFFFFFFF5C7FF0FFFFFFD887FC0C000000000000C000003807FFE03F1FFFFFFFFFFFFFFF3FE3FE0FFFFFFFFF5E3FE0FFFFFFF887FF840000000000000000000E00FFF01F1FFFFFFFFFFFFFFF3FC7FF03FFFFFFFFBC3FE0FFFFFFA087F74200000000000700000000380FFC0F1FFFFFFFFFFFFFFF7FC7FE0FFFFFFFFFAC3FC0FFFFFF20078362000000000006";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = "000000000E03FE061FFFFFFFFFFFFFFF7F0EFF8FFFFFFFFFAC3FC0FFFFFF010F804100000000001C00000000007003071FFFFFFFFFFFFFFF7E1EFFBFFFFFFFBFAC3F80FFFFFF0317804800000000003800000000001C01C73FFFFFFFFFFFFFFF7E3CFFFFFFFFFF8F9E1F80FFFFFF031F0058800000000030000000000000E0C63FFFFFFFFFFFFFFF38FCFFFFFFFFFE8F961F80FFFFFD023F00FCC0000000000000000000000039C43FFFFFFFFFFFFFFF81F1FFFF7FFFF80F161F80FFFFF8023FF0FC40000000000000000000000000043FFFFFFFFFFFFFFF81F1FFFF3FFFF80F171F80FFFFF8403FF0FF60000000000000000000000000003FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_bit_number = 12;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_bit_number = 12;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init3 = "F8F5F7FFF6000000002C0000C00C417FFFFFFFFF08C7FFFFE71F67FFFFF3B000FD2CB01E0F4787FFF8CAA7FFF9000000001C0000800721FFFFFFFFFF8847FFFFDFBEC7FFFFFCD800B13E9870FC0683FFF09E3FFFFA000000001D00008001B1FFFFFFFFFFF857FF3F7FFEC7FFFFFF9A00F07A1F03080643FFFF2B3FFF59800000001C0000000098BEFFFFFFFFF853FF3FFBFEC7FFFFFFCA80A70C3CF70006C1FFFF531FFFF6000000005800000000EC1EFFFFFFFFFC13FF1FF3FEC7FFFFFFE14052BE01E1000F83FF3EAF7FFF36400000005C00000000623FFFFFFFFFFC03FFFBE3FBCFFFFFFFC0D003781F00000323FF3963FFFE3EA00000007C000000001B0B";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init2 = "FFFFFFFFFC23FFC3CFFFCFFFFFFF7E5604038398000167FFF2E3FFFE9E60000000B8000000000C83FFDFFFFFFC23FFC31FFFDFFFFFFFFF3568FF00180001E7FEE5FBFFFFCC90000000B80000000006C3FF9FFFFFFC21FF867FFFFFFFFFFFFEC593FE080000018130EBFFFFFFCDA000000038000000000323FF3FFFFFFA11FF0CFFFF7FFFFFFFFFF0B07C18000001900096FFFCFFEDD8000000780000000003B1FF73FFFFEF11FF1CFFFF7FFFFFFFFFF3003FF0000001708C2DDFF0FFFEE0000001680000000720CCFFFFFFFFEF01FE71FFFF7FFFFF3FFFFF381FFFC00E80788E773FF0DFFE6C000001680000000E00E41FFEFFFFE701FE63FFF73FFFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init1 = "3FE03FC00F00E9CE3F7FFFFFFF320000016000000000007618FEFFFFFF083CFFFFF67FFFFFFFFFFF7FFC07FEFE004BCDFFFFFFFFF3B40000034000000000003306FCFFFFFF080BFFFFF67FFFFFFFFFFF7FFF807FFC007BF29FFFFFFFE7B1000002E000000000001886FCFFFFFF0C079FFFF6FFFFFFFFFFFF7FFFFC01FC0029E507FFFFFFE3F2800002E000000000000CC7FFFFFFFF84063FFFFEFFFFFFFFFFFF7FFFFFC03E00E02A03FFFFFF23F9800001C000000000000723FFFFFFFF850E7FFFFCFFFFFFFFFFFF7FFFFFFE0FF0E41480FCFFFF63CE400001C000000000000391FFFFFFFF811CFFFFFCFFFFFFFFFFFF7FFFFFFFC3FFDDAFF7BFFFFF23CE8000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init0 = "05C0000000000001C9FFF8FFFFC19BFFFFECFFFFFFFFFFFF3FFFFFFFF00FDD57F74FFFFF3FD760000780000000000080EFF8F8FFFFC133FFFFC8FFFFFFFFFFFF7FFFFFFFFF81F07307CFFFFF3FC780000B800000000000001233FEFF8FE23FFFFFF8FFFFFFFFFFFF7FFFFFFFFFF805BFC3FFFFFF3EE7B0000B800000000000001B03FCFF0FA23FFFFFF8FFFFFFFFFFFF7FFFFFFFFFFF0F1FE1F8F3FFFAE3C80003C00000000000001D83FCFF9F03FFFFFFF1FFFFFFFFFFFF7FFFFFFFFFFFFDE5F0FCF3FDFCE3D80007C00000000000000CC0FFFF9E01FFFFFFF3FFFFFFFFFFFF7FFFFFFFFFFFFA460007FFF1FC21E40006800000000000000720FFFF3C00FFFF";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_first_bit_number = 12;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_first_bit_number = 12;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mem_init3 = "FFFFFFC037FF9FF83000004E000000008C0015FFFE9FFFE000E3FF0BEF7FFC07000059C3E03FFFFFFFFFFFC013FFFFFF040000FC800000008C0019FFFF4FFF000070FF0B54FFE01C00005C43C03FFEFFFFFFFFC013FFFFFF830000F800000000880027FFFF4FFE0000387FAA6DFC070000009F23FEF8FE7FFFFFFF8C23FFFFFFE0C000FA000000008C0017FFFF27FC00000C3FEA7FFC1C000000BF91FFFCF83FFFF8FF0C33FFFFFFF120006100000000800067FFFFA3F0000000076A1F0F8000000060C87FFF781FFFF8FF1C13FFFFFFF81801E0000000008000AFFFFFA3F0000000E729BC1E0000000060E47FFF701FFFF8FE1C15FFFFFFFF04010400000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mem_init2 = "C00C5FFFFFA7C0000000018B41C000000001423219CFF01FFFFFFF8004FFFFFFFF8301E000000000C28D9C3CFFD70000000000C9370000000001403B0F39F03FFFFFFFFE04FFFFFFFFE0C2C0000000008301800040DB000000001C27800000000001E0388739703FFFFFFFFE80FFFFFFFFF81380000000007FFF7FFFFF59000000001FF1000000000002E01C433970FFFFFFFF0E88FFFFFFFFFC2410000000008001FFFFF9E0000000007C76000000000002E00F233F7FFFFFFFF3FF88CFFFFFFFFC0B4000000000FFF91C00021000000001C302000000000001E007909FFFFFFFFFFC3F844FFFFFFFFF82B800000000FFFE380023880000000FB3D500000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mem_init1 = "00018001C8FFBFFFFFFFFCFFC54FFFFFFFFF3C4800000000FFF170003888400000F0D8EA0000000000018001ECFFFFFFFFFFFCFFC16FFFFFFFFE742A00000000FFF40000798840000731C06D800000000005C000327FFFFFFFFFFFFFC17FFFFFFFF8C40A80000000FFE800011E040000399C016F800000000007C00039F7FFFFFFFFFFFFC13FFFFFFFF98C6560000000FFD4003458C500018DE002BE400000000007C0000CC3FFFFFFFFFFF9403FFFFFFFE388FD50000000FFF40F0E78E1007CC600057320000000000B80000643FFFFFFFFFFF8423FFFFFFF0711FE56000000FFBC21BAF3E001C8E000CA3060000000000B00000367FEFFFFFFFFF8023FFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mem_init0 = "FF0E13FE37000000FFD0007AFFC07E6E000096D0900000000003000003B1FEFFFFFFFFFF811FFFFFFF1EF3FEAAC10000FF9005EFF300CCE000FF2BDCA80000000007000001C8FC3FFFFFFFFF815FFFFFFFFFFBF7C2A00000FF0084273801720006FF53DCD80000000017000000EC7F3FFFFFFF7F805FFFFFF3FFF9F3ECD80000FEC0DCFFC03B7C00CFB67BFFE40000000016000000323BC7FFFFFFE2000F7FFFE9FF67FFFC640800FC401E1FCCE18010FF39721FEC0000000016000080131FFFFFFFFFF7088FFFFFE3FF63FFFF95C000F9C076001A35801F787AF65FF2000000002C0000800C86FFFFFFFFFF0887FFFFE38F67FFFFC54000FB863001F0FF833F";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N24
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .lut_mask = 64'h028A46CE139B57DF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init3 = "E0000001FFFFFFFFFFFFF00000000000070000000000000000000000000000060000000000000007F00000007FFFFFFFFFFFE00000000000070000000000000000000C00000000020000000000000007B000000003FFFFFFFFFFC000000000000E000000000000000000000000000002000000000000000FB8000000007FFFFFFFFF8000000000000C000000000000000000000000000003000000000000000FFC0000000003FFFFFFFF0000000000000C000000000000000000000000000003000000000000000FFC0000000000FFFFFFFC0000000000000C000000000000000000000000000001000000000000000FFC000000000007FFFFF8000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init2 = "0C000000000000000000000000000001000000000000000FDE0000000000007FFFF80000000000001C000000000000000000000000000001000000000000001F5F0000000000000FFFF80000000000003C000000000000000000000000000001800000000000001E1F00000000000000FFF80000000000003C000000000000000000000000000000800000000000003E0F800000000000000FFC00000000000018000000000000000000000000000000C00000000000003C078000000000000001FF00000000000018000000000000000000000000000000C00000000000003C03C00000000000000003F8000000000010000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init1 = "C00000000000003E03E000000000000000003F000000000030000000000000000000000000000000400000000000003E03E0000000000000000007F00000000030000000000000000000000000000000600000000000007A01F0000000000000000003F80000000070000000000000000000000000000000600000000000007803F000000000000000000007F8000000E00000000000000000000000000000006000000000000078007800000000000000000001FF000000E0000000000000000000000000000000200000000000007808BC0000000000000000000007F00000E000000000000000000000000000000030000000000000F87C9C000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init0 = "0000000001FC0001E000000000000000000000000000000030000000000000F07FBE00000000000000000000000FFC00E000000000000000000000000000000030000000000000E87FB7000000000000000000000003FE00C000000000000000000000000000000010000000000000E0FFA70000000000000000000000001F01C000000000000000000000000000000018000000000001C0FF030000000000000000000000000603C000000000000000000000000000000018000000000001C00F038000000000000000000000000003C000000000000000000000000000000018000000000003C00F008000000000000000000000000003C000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_bit_number = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_bit_number = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init3 = "0006000004000000001FFFFFFFFF8000000000000038000018001800000F7000FAF6C001FFFE8000000C000002000000003FFFFFFFFFC0000000000000380000200038000003C800FACB000FFFFE80000010000003000000003FFFFFFFFFC00000000000003800C08000380000007600F7AC00FFFFFEC0000030000001000000003FFFFFFFFFE00000000000003C00C00000380000003980F85003FFFFFE40000060000000800000003FFFFFFFFFF00000000000003C00E00000380000001CC06BC1FFFFFFFF400000C0000000800000003FFFFFFFFFFC0000000000003C00040000300000003FB05587FFFFFFFF60000180000000C00000003FFFFFFFFFFC00";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init2 = "00000000001C003C00003000000081CE77FFFFFFFFFF20000300000000400000007FFFFFFFFFFF0000000000001C003C00002000000000F3EFFFFFFFFFFFA0000600000000200000007FFFFFFFFFFF0000000000001E0078000000000000013CD3FFFFFFFFFFA0000C0000000030000000FFFFFFFFFFFFC000000000000E00F0000080000000000F307FFFFFFFFFB000180000000010000000FFFFFFFFFFFFC000000000000E00E0000080000000000C003FFFFFFFFFD000300000000008000000FFFFFFFFFFFFF000000000000E01800000800000C00000001FFFFFFFFFD800400000000008000000FFFFFFFFFFFFF800000000000E01800000C00000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init1 = "00003FFFFFFFD800C00000000004000000FFFFFFFFFFFFF8000000000007C3000001800000000000000007FFFFFFD801000000000006000000FFFFFFFFFFFFFC000000000007F40000018000000000000000007FFFFFE803000000000002000001FFFFFFFFFFFFFF000000000003F800000100000000000000000001FFFFE806000000000003000001FFFFFFFFFFFFFF000000000003F8000001000000000000000000003FFFE80C000000000001000003FFFFFFFFFFFFFFC00000000003F0000003000000000000000000000FFFEC18000000000000800003FFFFFFFFFFFFFFE00000000003E00000030000000000000000000003FFF430000000000000C000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init0 = "03FFFFFFFFFFFFFFF00000000003E000000300000000000000000000000FF460000000000000400003FFFFFFFFFFFFFFF00000000003C0000007000000000000000000000001F480000000000000200007FFFFFFFFFFFFFFFC0000000001C00000070000000000000000000000000300000000000000200007FFFFFFFFFFFFFFFC0000000001C0000007000000000000000000000000000000000000000010000FFFFFFFFFFFFFFFFE00000000000000000E00000000000000000000000001E000000000000010000FFFFFFFFFFFFFFFFF00000000000000000C00000000000000000000000003BE00000000000008000FFFFFFFFFFFFFFFFFC0000000000000";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_bit_number = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_bit_number = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init3 = "000C0000000000000000000000078307E000000000000C000FFFFFFFFFFFFFFFFFC0000000000000000C0000000000000000000000078300FC000000000004000FFFFFFFFFFFFFFFFFE0000000000000001C00000000000000000000000F01000F800000000006000FFFFFFFFFFFFFFFFFF0000000000000001C000000000000000000000000010000F80000000002001FFFFFFFFFFFFFFFFFFC00000000000000300000000000000000000000000180003F8000000003001FFFFFFFFFFFFFFFFFFC000000000000003000000000000000000000002000800000FC00000001003FFFFFFFFFFFFFFFFFFF000000000000003000000000000000000000003000C0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init2 = "00001F80000000803FFFFFFFFFFFFFFFFFFF800000000000003000000000000000000000002000C0000001F8000000803FFFFFFFFFFFFFFFFFFFC00000000000003000000000000000000000000000C00000003F000000403FFFFFFFFFFFFFFFFFFFE000000000000070000000000000000000000000006000000007F80000603FFFFFFFFFFFFFFFFFFFF0000000000000700000000000000000000002000060000000007E0000203FFFFFFFFFFFFFFFFFFFF00000000000007000000000000000000000000000200000000007F000307FFFFFFFFFFFFFFFFFFFFC000000000000E0000000000000000000000000002000000000007F00107FFFFFFFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init1 = "FFFFFE000000000000E00000000000000000000000000020000000000007F008FFFFFFFFFFFFFFFFFFFFFF000000000000E000000000000000000000200000300000000000007E08FFFFFFFFFFFFFFFFFFFFFF000000000000C0000000000000000000000000003000000000000003FCFFFFFFFFFFFFFFFFFFFFFF800000000001C0000000000000000000000000001000000000000000FCFFFFFFFFFFFFFFFFFFFFFFC00000000001C000000000000000000000000000180000000000000000FFFFFFFFFFFFFFFFFFFFFFE00000000003C0000000000000000000000000001800000000000000001FFFFFFFFFFFFFFFFFFFFFE0000000000380000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init0 = "00000000000000180000000000000003007FFFFFFFFFFFFFFFFFFFE000000000018000000000000000000000000000080000000000000003001FFFFFFFFFFFFFFFFFFFE0000000000100000000000000000000000000000C00000000000000038000FFFFFFFFFFFFFFFFFFE0000000000180000000000000000000000000000C0000000000000003C0001FFFFFFFFFFFFFFFFE00000000000380000000000000000000000000000C0000000000000003C00000FFFFFFFFFFFFFFFE00000000000380000000000000000000000000000C0000000000000003E000003FFFFFFFFFFFFFF80000000000030000000000000000000000000000040000000000000007";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_first_bit_number = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_first_bit_number = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mem_init3 = "0000000038006007C0000031400000007FFFE60000E0001FFFFC00F1980003F800003E0000000000000000003C000000F8000002800000007FFFEE00007000FFFFFF00F1F8001FE000003F8000000000000000003C0000007C000005000000007FFFC800007001FFFFFF80511003F80000007FC000000000000000001C0000001F00000A000000007FFFD800003803FFFFFFC011E003E00000007FE000000000000000000C0000000FC00014000000007FFFB800003C0FFFFFFFF81020F000000000FFF000000000000000000C00000007E00028000000007FFF3000003C0FFFFFFFF81143E000000000FFF800000000000000000E00000000F800D000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mem_init2 = "3FF3600000383FFFFFFFFE123E0000000000FFFC00000000000000000F000000007C00A0000000003D72E3C30018FFFFFFFFFF11880000000000FFFC00000000000000000F000000001F0140000000007CFEFFFFBF1CFFFFFFFFFFD1000000000000FFFF00000000000000000F0000000007E28000000000FFFE7FFFFF9EFFFFFFFFFFF2000000000001FFFF8000000000000000070000000003F11000000000FFFD000006BFFFFFFFFFFC04000000000001FFFFC000000000000000073000000003F6C000000000FFFDFFFFFCAFFFFFFFFFC0F4000000000003FFFFE00000000000000003B0000000007E7800000000FFFBFFFFFAC7FFFFFFFF8FE600000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mem_init1 = "0003FFFFF00000000000000003B000000000C3D800000000FFFAFFFFCD07BFFFFFF038C3000000000003FFFFF00000000000000003900000000183E600000000FFF7FFFFAE07BFFFFF0FC081000000000003FFFFFC0000000000000003800000000703F980000000FFFFFFFE5003FFFFF87C0181000000000003FFFFFE0000000000000003C000000006039CE0000000FFEBFFF96003FFFF83E00300800000000003FFFFFF0000000000000003C00000001C070330000000FFDBFFF48003FFFC3E000600400000000007FFFFFF8000000000000001C0000000F80E01CE000000FFE3FFD30003FFC7E0000C00400000000007FFFFFF8000000000000001C00000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mem_init0 = "00F00C01F3000000FFAFFFAC0003FE1E0000180020000000000FFFFFFFC000000000000000E0000000E00C0159C10000FF2FFEB00003C3E00000300030000000000FFFFFFFF000000000000000E00000000004083E600000FF7FF94000030E000000600010000000000FFFFFFFF000000000000000E000000C00060C13B80000FFBFE9000006FC000000800008000000000FFFFFFFFC00000000000000F080001600180003EC0800FEBFD400001C80000001800008000000000FFFFFFFFC000000000000007000001C001C000073C000FD3F580005FC80000003000004000000001FFFFFFFFF000000000000007800001C001800003CC000FE78A0000FFE8000";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N6
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 .lut_mask = 64'h535300F053530FFF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_first_bit_number = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_first_bit_number = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mem_init3 = "800004B0FFE000000000000000000000000000000A000000800E002FFFFFBFE00000000C0F200E0000001920FFF000000000000000000000000000000A0000008030001FFFFF5FE00000000007E00FE000006681F87C00000000090000000000000000001800000380E0001FFFFFFFF00000000003F00FE00000CC01F87F00000000090000000000000000003800000F83800027FFFEBFF00000000C41F80FE000021E01F81F800000000D000000000000000000340003F087000027FFFF7FF80000000C60F80FE0000CF001FC1FE00000000500000000000000000034000FE01C000027FFFCBFFC0000001C003C0FF000306803FC1FF8000000040000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mem_init2 = "0000000070003E803000002BFFF8FFFE0000000C003F1FF0006E9003F81DFC000000000000000000000000006807F800C000000BFFFBFFFE00000000001F9FC00103A003E003FF0000000000000000000000003F1810000000000007FFF4FFFF00000000000FF88006330003C083FFC000000200000000000000000073F0000078000007FFEEFFFF000000000007C00018168003FFFD2FF0000002400000000000003F9C00000000FC000007FFEBFFFF800000000003E10031080007BFFC03F8000003400000000000000030040000007F000001FFF7FFFF800000000001F081C03E00077FFF07FC0000014000000000001F8E00000000007FC00009FFCBFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mem_init1 = "C00000080000FE033030000E7FFF07FF800001400000000000003800000000007FE0000BFF8FFFFFE000000003003F0C0068000E0FFF01FFC00001400000000107C6000000000000FFF8000AFFFFFFFFF800000003801E1980D0000E0FFF00FFC000000000000007C0180000000000007FFC000AFF1FFFFFFC00000000800C6001A0000F3FFF0000180000000000001FE7000000000000007FFF0001FFEFFFFFFE000000010007C00120000EBFFF00003F000080000000601C000000000000007FFFC001FEBFFFFFFE00000003B306000E80001EFFFF00001F0000B000000FE380000000000000007FFFE0027F7FFFFFFE00000003C03A000C00001FFFFF80F8";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mem_init0 = "03C000D00000201C00000000000000007FFFF8027CBFFFFFFF000000030067000A00001FFFFFEFFE01F000500003F38000000000000000027FFFFF0278BFFFFFFF8000000301F7800000001EFFBFFFFE03F9005000F00E000000000000000005FFFFFF80BDFFFFFFFF80000020019EC02800003EFC01FFC01CFF005003F1C000000000000000000AFFFFFFC0B2FFFFFFFF8000001039C301D000003EF801FFC03C03C000000700000000000000000014FFFFFFF067FFFFFFFFC000000021B933A0000038F000FFE07C01E027F1C000000000000000000028FFFFFFF84FFFFFFFFFC0000000A7B87300000038FC007FFA7C01F024070000000000000000000050";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_first_bit_number = 15;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_first_bit_number = 15;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mem_init3 = "FFFFFFFFF00000000000000000FFC00000000000000000000000000000000000000000000000001FFFFFFFFFF00000000000000000FF800000000000000000000000000000000000000000000000003FFFFFFFFFC00000000000000007FF000000000000000000000000000000000000000000000000007FFFFFFFFF80000000000000000FFF00000000000000000000000000000000000000000000000000FFFFFFFFFF80000000000000003FFF00000000000000000000000000000000000000000000000001FFFFFFFFFF80000000000000007FFE00000000000000000000000000000000000000000000000003FFFFFFFFFF0000000000000003FFFC0000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mem_init2 = "0000000000000000000000000000000000000000000007FFFFFFFFFF0000000000000003FFFC0000000000000000000000000000000000000000000000000FFFFFFFFFFE0000000000000007FFF80000000000000000000000000000000000000000000000001FFFFFFFFFFE0000000000000007FFF00000000000000000000000000000000000000000000000003FFFFFFFFFFC0000000000000007FFF00000000000000000000000000000000000000000000000007FFFFFFFFFFC0000000000000007FFF0000000000000000000000000000000000000000000000000FFFFFFFFFFF80000000000000007FFE0000000000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mem_init1 = "000000000001FFFFFFFFFFF00000000000000007FFC0000000000000000000000000000000000000000000000003FFFFFFFFFFF00000000000000007FFC0000000000000000000000000000000000000000000000007FFFFFFFFFFF00000000000000007FF8000000000000000000000000000000000000000000000000FFFFFFFFFFFC00000000000000007FF0000000000000000000000000000000000000000000000001FFFFFFFFFFFC00000000000000007FF0000000000000000000000000000000000000000000000003FFFFFFFFFFF800000000000000007FF0000000000000000000000000000000000000000000000007FFFFFFFFFFF8000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mem_init0 = "00000007FE000000000000000000000000000000000000000000000000EFFFFFFFFFFF000000000000000007FC000000000000000000000000000000000000000000000001FFFFFFFFFFFF000000000000000007FC000000000000000000000000000000000000000000000003FFFFFFFFFFFE000000000000000007F8000000000000000000000000000000000000000000000007FFFFFFFFFFFE000000000000000007F000000000000000000000000000000000000000000000000FFFFFFFFFFFFC000000000000000007F000000000000000000000000000000000000000000000001FFFFFFFFFFFFC000000000000000007F00000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_first_bit_number = 15;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_first_bit_number = 15;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .mem_init3 = "0001FFFFFFFFFFFF7C0007FFFFE00000003FFFFC000000000000FFFF81FFC000000000000000000000003FFFFFFFFFFF7F0007FFFFC00000001FFFFC000000000001FFFF81FF80000000000000000000000003FFFFFFFFFF7F0003FFFF000000000FFFFC000000000001FFFF83FF000000000000000000000000007FFFFFFFFF7FC003FFC00000000007FFFC000000000003FFFF83FE0000000000000000000000000003FFFFFFFF7FC003FF800000000003FFFC000000000003FFFF83FC00000000000000000000000000007FFFFFFF7FE003C0000000000001FFFC000000000007FFFF83F8000000000000000000000000000003FFFFFF3FF0010000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .mem_init2 = "0000FFFC000000000007FFFF83F0000000000000000000000000000000FFFFFF7FF800000000000000007FFC00000000000FFFFF87E000000000000000000000000000000000FFFF7FF800000000000000003FFC00000000000FFFFF87E0000000000000000000000000000000000FFF7FC000000000000000001FFC00000000000FFFFF87800000000000000000000000000000000000FF3E0000000000000000000FFC00000000001FFFFF8F800000000000000000000000000000000000070000000000000000000007FC00000000001FFFFF8E000000000000000000000000000000000000010000000000000000000003FC00000000001FFFFF8C000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .mem_init1 = "000000000000000000000000000000000000000000000000000001FC00000000007FFFFF8C000000000000000000000000000000000000000000000000000000000000FC00000000007FFFFF800000000000000000000000000000000000000000000000000000000000007C00000000007FFFFF800000000000000000000000000000000000000000000000000000000000003C00000000007FFFFF800000000000000000000000000000000000000000000000000000000000001C0000000001FFFFFF800000000000000000000000000000000000000000000000000000000000000800000000000000030000000000000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .mem_init0 = "0000007FFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000007FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000037FFFFFF800000000000000000000000000000000000000000000000000000000000000000000001F7FFFFFF000000000000000000000000000000000000000000000000000000000000000000000003F7FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000FF7FFFFFE0000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_first_bit_number = 15;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_first_bit_number = 15;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mem_init3 = "0000000000000000000000000000000000000000000000000001FFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000007FFFDFFFFF0000000000000000000000000000000000000000000000000000000000000000000000FFFFDFFFFF0000000000000000000000000000000000000000000000000000000000000000000003FFFFDFFFFF0000000000000000000000000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mem_init2 = "00000000000000000FFFFFDFFFFE000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000FFFFFFF7FFF00000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000FFFFFFF7FFE000000000000000000000000000000000000000000000000000000000000000000000FFFFFFF7FFC000000000000000000000000000000000000000000000000000000000000000000000FFFFFFF7FFC000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFDFF00000000000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mem_init0 = "00000000000000000000000000000000FFFFFFFDFF0000000000000000001800000000000000000000000000000000000000000000000000FFFFFFFDFE0000000000000000003800000000000000000000000000000000000000000000000000FFFFFFFFFC000000000000000000F000000000000000000000000000000000000000000000000001FFFFFFFFFC000000000000000003F000000000000000000000000000000000000000000000000003FFFFFFFFF800000000000000000FE000000000000000000000000000000000000000000000000007FFFFFFFFF000000000000000001FC00000000000000000000000000000000000000000000000000F";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_first_bit_number = 16;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_first_bit_number = 16;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mem_init3 = "E48669D9BB5E4443EC914B1DCFE0FF00FFC0CC31AE5656FF2E81BB75E7E2BA7C7206B87C7E28EDEBC400755BAD574867EC915C1CDA80FF00FFC0CCF960192E8A082C3ECC00689F61113F3EA7EAA01008E376693AE953EAA5FF7FD66D718EFF00FF01D921E8DBA9235C2D9C88C5FA90732E00623F8AFFE8402E5CE4B2DE8A777A3F37E94B000CFF00FF00BAA7E85B20918FD85A11D7FF90E8F4C0DD3517A763861143F9C8A1B09BA0D0E7F0DB98F280FFFFF09B9EDB787C31C3888DA4BFBB91E674FEC06BA309285F3688143591C4BC7600E3486E818E00FFFFF03BCAED19AD6A474A9FECE9D922325101AEDF995E14EB71EE3EF21F7FAFF108E09AE33D8900FF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mem_init2 = "FFFFFB1A2A451F0A7788AF6379DA3B52B8FC729F491CA32B15B83FA5684DF5DDFB40D85832F300FFFFFFF93EF5752A2CA84C313A277A9CF70FC3007C55A9750FA127562D9ED5A01E44C5DC9D823CF0F11FFFFF4B24B9EF7C0C886F50BDD50A1137432CDA44A59FBAB1D0EE6743CD10B3AAF179A6E712F0F11FFF382C0333BB79F5A8956896E5F028882CA52CD7E0421F9CED49EF80002D8D6FFBEB1A66BA20A14171B09163264F2D32D3F9F1EED745B80CB4A5EBEE06D442034E145903C0E0EB73282E9B368CC647CA1990C2D2810135C4E8E03CF99982FD57B5DBEEE77C51D41A4D1D1903F03E2B03E0DC4C76A56C015DED9430E7BEE823AE597C54C7D66BEB";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mem_init1 = "DA7BD2E6F097EF200B8C156203F8416A8A68258EF07B928CAC0ABB2D87AEFF741D911F88AF0C13422939CEEE01884F0E3ED1D28B0F1EF81FE62D7E055B0364AC4EC6F231F769DB46FA7219369DED6338D01DFCEF8C65D3BF1FE72C560F0EFC046F04B03EC3F2413EDE93DF2AA5DDC8A6C11F9013CAF103254DFFECEEAF68F531BABFC9F33F01FEF933EE8680BC01B0C716F94EE2455CD270F933F28AABAEF2F9357F889A64E454E5DEC01860BF017FC06A3A78828AFFE3138C728766A35C8EE95FD8A24A9A4504E94F21C19E383B7DAAEA711CD0FFF1FFFF9A5D40F0F58E4AD2DBAB21C0EC5A46DEAC91E790EF1104E593AF80A617D3FA4AB29ADBA97FFD3F07";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mem_init0 = "714CDE0CFFA4A10F4F14DBD924A421C57B72037B8A66FC6A3C2FD0A7D364AE9D589108CF700270700C273A17F9A45220CC6861C9E672349B123BFDC40F99FA2DFD4F3C07F63E93969DC15DD2F000E0F00EE5C59774E7792596CA0DC6F97B8D4612DDBFC38F61B30F763D3E008C087E3571F0C713C0409FC34CC40AD0A16C41BC6097F8A835421BACCF0ED2E0533D018E0CDD36003C0A6A851C1EF1BCC0F05FC23017752E7334004112ED979B412E05175E1644E3260809CF3DA5C7017FB2BB4A47CF6BE641FE9E2FD111AC99492BBB351415C9FC5E12DC0B2B21196A403B01CF8E5F870F03558E299A12E89D21CF8C307109BCFD815F1FDE2D2C6C8F84A95C89";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_first_bit_number = 16;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_first_bit_number = 16;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mem_init3 = "F8877F1D5DB74C00465D355033BFEE82C84C1C19A125D786C102FE24C62323E7C00155457938BB1D5C0DE89DD8A588784BD1BC5133DF020AF1AAB71622C5658574D75667E6504B93C0115A9708944F155C09A7E844BBF00F2EA501A1B83FCA39BE790168A5A85648B007F998FE370997C430421044F31A7A3909417B39DD12E7F4665B27B9CEF33C7D13C81E08DC21D019DF203905E5786CCC38D1233C50BA85281350B5677574F6561B7F0E227FBE49600314CBE3F11295F1606A3E5EC53992FD58312E0A2D8E0F4A53A05D82636077A0406DA5B61FC3C8878F1677FF3557B982A8F857056E0787DFCEA185C6EB4C5BCE5240F111AC6104D340501337D9E951";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mem_init2 = "4CFAFE17D04C1F84A6E17FAAC98302518FA74C31C44621F8CE520006A8894131E4CF4B07CEDBA6E8DFE4F8C9229FDAEA4F7C1542D5403F658B31FC76C726EC694EC32A64A78F46194C311A29613983B5669A0960D34C66BC36DC137D9C2D25548339C9A71ECFF3E94CC389D3D45103000EE1E4D1DC72239D405D4AD63B684CA90D502917D0238622033C2FF47539731F4CC3431475318C05AB9FE5E1DA7F14E3AE717013086CD386F7EEF5147F668B9E037CFB717C519DC54CC29088FE65ED1C42E8EA09D3D81F503856201CAC046381B301274A5DD3DFDA047ED31B2E1B67B1CCC21319901B3C8183778FD9B7E3E48862D6D874E4C277FB1236708FB164F5F7";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mem_init1 = "1C8060A9CCBC7A29CCC26131B7AE2C4E2BC701155FE9DEC7B1D12087991AEE771CFAE69555D2A14F1C8025F94D81DDE24CC261C94FE68425EBB82FD59F81D49F9024179A769545BB8F3116718C55F2763F8025286D8388846CCAE923EDAEE97DFFE75F31C76E25FCCBB5BD1DECCFCBD5296DDF23064146273BC0ABE6C07B4A0E03031E8909212D88600A2E29479CFF02A26887F7C7B5498F100F5B401335BB105C195665B1D88000630119A4DF4412A7495E1701BE7056823BA38D54935C608D0000C0A49B99C3118D73D2872ED3000036C217BB785FB04D5EC96B917F7858D06B4382953F1180FB003C33CC492CD99D84F8ABE487F10000F6404647D726520F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mem_init0 = "695287CBFC33578ACE4C0AD4A0690E22203C922BCB7467DADE3F1B5967670000F4475DE517EEAB90B3D81501D97FE007412479B5A642CDDCDFFFBC05B77CEDE11542528B09D30000ECC5042246D0D8529D0DCEA7BF1A23C93743653955C16A3CBFC3803ACD96019FB651BA9527F60000EB89D02D46BB682733D909C3FDBEA2E9B855AEAD57110CBF7BC3463427FF4FD4EB0CAD76E7210000F980E0D1914E9A578EE5119FFD15D3B0D2FFA094F637BFBAF3C7FBE8EBC79DD5A444049528DB00004C0BEC33B300D8F05557C06DE55C6F6550247D852415FC70F38F4339B4D41426553F7BCEDCB5000004475813B5D363145538815DFF00A2255333B59B9F36FC28";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_first_bit_number = 17;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_first_bit_number = 17;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .mem_init3 = "F4F807F6837F53F330020E4F835A952C0415CC7F9BADF1B87E3711CEED4BE5FCA31BD8000C0FE05DB76D7DBAFF73C6E567B895C0A05B828984E762BE42B410C58A039FDAF230B35267439DFC01308379B8CC356FFFF6D646816F4DD67F84F12DE1D9257863C89B2421678CEF6E793963B0B5DFFD7F80900223A0C1FDFFE4BCF80082867EB5B4AB097047467CC3821425DF8BFD6C09C44EE3E2A67140BC3B0E807F7DAC6FBFE9869D69F30304B9674EA6EB1AF67D8132A1C7F77D25740D9AE3F3B102F9423C2218000FF180541BE6E0C32D50065421277F126E51EF3F602CE920DF65483AC556221036080A420F1DF8303FE1FF374D68829B539BC24C781A578F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .mem_init2 = "67B54A7AC37C4DE3A6E25DBA909EF810F70B0F430F04E0303FE1C33DEDE93DC0DDF6F250E048525A57DA03BD16036785D9F3177F1642B4F0F37BBF4103F801FC00FF00F9F2F35066822B8A77308B30F72CFC5DBC7C6C078165E1FDFF9AFD1CC073C0BBC083FC03FC007E8A6CA9C788FEC616091BA6345FFDBCD0473C7C635F9F81527F8E05A5A4F331E939E0FFFC7FFC3F80341DECAAF7D4CD4195F3B2D21283DA1E377849023F8BA57D5E3E72036AB330F67DF05550FFFD17E8F311A1E91F7B4C00A8701D55550A0218E5FDE28D4030E4A38DF76C6AB0B3D09FB2000200FCF097E83FE07D0DAD8E1E1A6B23FBAEA120EF667BFD267343080E772DD31F49B10F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .mem_init1 = "F0A9860007007CF083FC0001AD7978AF49ED9AEB8A308C517C98A5FFAC7CB39F65460666D33A735C33FBDE0087000FC0BFC0EFC086EDFA25B6FB727A00CCD7084462B2BFF4009C0F0CE41AEA4E6F7E74375A2800C30007C0EA0080F1A3D2B436597B4393F903CD8CEF488BD85500C7002A126A06B4094E03B895AF0C0000000000859C0E804020C07A08A4E3ACD5297D15B779891502BC801966DFD1695EC353B8E7925C00000000055A80FFF448BF7432B7AD238E2B9B1C92AB5488B21D7101C7CC09DEDC5BC1DE7831345E7F0040007AE0BFC015432EF461D1360A4EC10F6CC374319E5E187C9DEF3FC059EA56CCDF2874987E040000005AE083C07DF80748";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .mem_init0 = "7673F20DB40D507E124A34882997C0DE8CA21AEAA772E59B3E93F43A4000000005C07C3C3F6D80D0591024AF94BDA85A3F49EE0D3FEE7EFEC280FDA8DC56FF42628148AB3000000000C03CC099DE833D257462DF1D81452CA1BB2754582ED06EA8A23D16CB4D2C5C7C5546521C00000000F8FC027E7F0E043DD0BC37298C72F8E19C5BE44CF0F75E981F2224E016793CBD771BC91C00000000FF7C03EE7B07F763822336315BADAD19FC79F3CACF030215874CF12A8B1168BD0695AEE00FF00E0000803C3C7FC1031CE11EF91D4ED553028FFADFDC3327C288C5D8292D04B5F29E4E3E0CE01FF00E0000C03FC7F1F402071C12012698163D628F35A9061C5E19";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_first_bit_number = 17;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_first_bit_number = 17;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mem_init3 = "AC002E5C0FB2800214A0B0D445D7FD604971F0E3BEF6794606CC1E011AEE0D78E018DE78486CF1244C00A6E7C568300206DAB17EA9FEC6AB1690673EB6DAB6094F6FDBD4B312CB64E0CCFCEF1D7AC3DE4C8439B3E39B0E14DB88BD6560379B8A2DAB1416DCEEB9893C045CA5C530DE9D60EC15975F8BB9D36C8458EAB5F2090C3FB39A7BF0C7DF8D83C8D922F87B201EBFB95A13B2BCBF1400F6134B121DEFAA6488686E58A94AECFB505C63A09D37355ECB8E36133522852765EE4B6C17C8F100F6D8AFE7A8722926898029E3369AE851F5FBEB6C5AE3AF27AC9B42E5447B8FB61D34BB0089C69920F94E5EAFF72538A68B10199FC098090449112C3CDA22A9";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mem_init2 = "B2989BA2BDB7E3B0BC1944FBC767A9DE70DE0FAE4A1D7504A68BA1EE2B4513EE506947339479891B302FE174FC5A1E2294F277493E76B00274CE7F27578D1347268B858EFCCC4C06BA3ADEDD777D3FE7B1D0F6369A95F7750750B7E4E15709D844C7B0018FC0A696248B07055CCA7E1979CDE121BD60AF714762F8164983748FD30D603C27108FE8C1C3904E0B5A7C71248B4F0C3855EEE138B40F9DD5E7F38162EFDF70A082A22252E8E30B6C7CF34B81B3605DD2EA3747248BCC987C82CA6E383B6D7BFD85C17E9D1CE0FCD0A80C48E15A703B2673E23C81B13165F1AB4C06A48BC8690E2CECB15810ECF7EFEB147F10DF2B3AF8CB4CE74B099117495F62C8";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mem_init1 = "D13811E281E1BCC8A48BDA8EBBCD592819064779BFC97B475296033863BF269A384D4499BAFC9F64513C13FE9CF066B62489C9E060D33EE60BD2BFADA7837D07733A7E3DD0DAF4EA70F883F6564D6B92723C130A64B6F9B72084C0713034BC99036F719BAFAA4D77DC919ECE485FF368F996DB378C6154204000137D47C150032B40498609FA9606E84178C3DEC5E6A8260D3419741D706B3071A5D6431E9A55C6D33447D89880003B407F3C793EEDE2C2CE2BA97E93AE49C21AD6485B8323E9E73CDD89ABF93A003C0EC45E9A8F000056805A8DFDFD05270B6BFE15FD94B31B4BC814AE64DFF363E73C61835862C1E1FF15ED7CB60F000076832A0716414F5F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mem_init0 = "A6967505FF4437C100B346997FCF73C3EF3C90ED25CF2DF2E1FE035905E50000B383ADBB81602735852EFF89FBCED9B3F2BC1C2D73018DDFCF3D4D92A4CFA0C6C7C3D85D65B600008B06CF0E913C8126B41FE6A9785081C3A9E50887D606D37F9F01450806CEB1410AC10B1141910000A8031151AB1175DD0BF0679B6C0C41CF86FDF06AFBEE088F1B013CE29AB7BEDB51F4135C4FD100003008C6ACE2EC9EAD97C07E936A790B63F20F513E1EF5B39A3301C7668097BB8B4C719EB59E010000680E481ABA1F415E4A75B507EBE031B51DD7592D0316F0103301C2A4BD0BAC8CB4BFD0FA070D0000580BAC7AB028EDA4F6BCB12DEDA36399BDBEBAA82009FFE3";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_first_bit_number = 18;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_first_bit_number = 18;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mem_init3 = "5C0F864443BC061F80FE9701C01F000E00000C0EF6EB31C9635739117C0FC45171FF86714E8003999071D698BC7D0E1B80FCB780057F000E00000C061F4E6AB5585D102D03E7B8580F011D1A25610C4F1C855763C9164DC383F83AA2877F0002000FC3184758F32CB90E76BB3FF73B4A18007999D04CD0261230C6DB400E27C62FF066A3FFFF0000000FC3E7E085BCBC3050CADE3FFE056E333F8899C82CD320223ED31F001349DCFFE008E3FF0C0000000083A768F964D497180BD00FFAF794B301CC596544D0437A3002688EC04A70FFE01EE2FE0000000000033C651B196A5B90C5D3F778D91DB000DBAAFBE2D8BBE97906E60FC1D900F7E01FA7C201FC00";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mem_init2 = "00000FDE7A52A8805858C693FB7EDA9918FCB1AD49021D68D6CA8DB91FF1EA3EC0C003B7C07FFC000000FEDF671EF1009C04AE2A79FC169A18FF33CED395E3C47207F1204FFAF3AE83C73ABF007FFC0E0000FC8542347ED8B549BDB4CDFB0EFA68FE338C505744B5F7525DFFCFF33F5187FF2CBC03FDFE0E00003E3BA16B018CA666FF6CC3F6BF3968DC43B58DA18A58B0FF433E7FFF073A5FC4BA50BFFFBF9F1E018DF9F36E0F87D49BFBD253B04E61B4CCC3BD9C444A697905EF0FFC3F006A5BD4CEF8FFFFFF3804002707FFCCCFCFD627C3DA73A45C229BCFE7FD782CD678D8A34BEEFC0FE090C39C893A363CE0073126D174D304089FEF34C3D67BD8FC2D";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mem_init1 = "85876EFF9CB11729F3420E88FC07FE8C88FCA0BA3C01003FEF3618D6A80C00DFE01343CAC3BFFC2C02073EBFB2E6BACE5373FBCCF001BFE39B30E77A59FFC0C785B9D8E04F9880CC8E01BE44C3D3FC130C033CA3BE9F04F561987AD0F0018FF852BB6518E07B4F0653DE91E277F0E33C9900804B8F0FFC140F812CA30799AD5BB2EE7B78C000BFE0D58DC6787E66CF0072C57FF915C0E37E90807E1EEF7E8CCA488108A38315ED7E948DBD884000FFF1F587C0366F3C0C2A5FDCFCF96500337E98F321FF31A5FCC9F89F00E2DDE599E0EB11C9240000FE0116B1C5D7F178EC5634CFE0F2940357EBCE79CD698772FE0C375F80C2803272E4F0B0C9E40000D0F9";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mem_init0 = "33B30D4A38DB5502FF1860705C07E1CC428CCD27C6BEFE0684DFD0C282570CF58A0CC9BE0FFDC08FB445D8490078571C7FC0107EBE0DF018E3C30CD0F63AFF034D1FF88283030137D3D1ED4E0FFFC00FF016E183075AC898C00A007E270DB3778FC04E24AF11B7C132EDF881B302BBCC153B3FF03FFFC000F0E7D50BB804754E4005055F6FFF338A5FC03D4FFB3C03C1A52DFC817983EEF3C2F53A123FFF800078E0F56CFBEB07FCB41FEF7F8FF3F733B3C0317F83F701F0928D3C917393E9887C2D3363BFCF000038F80AD678B823FB78FB09844EFF3FE646807066E45303F052B73C9513DFFB9C5464F4C3DF81000F00CFFDDCA61787DD9DF807438AF73257";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_first_bit_number = 18;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_first_bit_number = 18;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mem_init3 = "3300F1B40A3E0FFD0AA540BE079DCCD0CA7FCF4EC1986139F65F824941D30F0C1FF8D8D901B23B769300691487A43FFD068F4C14E7BF659FDC83D76FC1BC38FE7720408F2BCCCB071F3CF05965FEFC1193007013FA27FE18FD2307ED1447BF461392F3EF0390FFF9C0F84C2ED4303F9D9F1C18B623A37CC1B30010189B5FF808C8AD2D7197FE4E99B0B33C2F07FBDFEFC12DFE1C883C00FCFF0E1C216231BF2AB304301EFA91B9080B095F32925C828AADB33EAFFC30C278C6DC0648A749EF8FFF0E1F6272DA7A95B10470196B94F90C0A22F0397D7F5F4D168C3A2FE67C9F8F5B2E06DEAD52E980FF070FCD724DE6153104E0155925180E0DAD02AADD7BF542";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mem_init2 = "8A783E6F813C0340557189F1B08B4FDEFF010FAA3EA130493104C00EAF1C63FF4D8CE195AC3D5F33741F22EDE099E3B330016530CBEA4006FF01FF223731E047B104C079277017FF065DA17586A9EEB5D4CC4E6FCAFC27ACD634B9BB34278E20C7007F247FE47647B304C04A0F592BF9876F639DCD31A481AB63554FA7FF6970E150D2AA86348FECC2007F65FFDC3771B30480BE8942A4E1C7462371EC33A15F115C5B4FE0FFC9153BB1229596C5FCCC82301F6ADE6E46F1B30403D05FD8A58047F20427EFE006618021684300CE20AF4192230BE59E7DFF86300F76FF09BEB03304075085D2A53E67EA86AFFFB48ED0C1C16281009197EA930F82C01F3ABE3F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mem_init1 = "DE380FEA7ECA3F0833040620BB11A44FA7E27379EBCF5E683F7978800287495C2FCFD7ECEED24F9C5E3C0FCA7E81AB86B30404D15CEC12B7B7F99005C7D5F2E8C0957481E534D133FFFC83A23F5F97F17C3C0F26E6DEF487B3000582DBCF2AAE5F68D8A7C73756180CD20ACE67487C7119F8FBEBD78D71207C000B2CC5C26803B08004086D67D4D4B03EAC37BF67EA8C217ABD8393767E73F07FEE7581E54D66382D0DDC890E8000B080076A036309346C2F9B75FF5A42CC05F0B76B88A0DCF1E03CCE28AB7CA296C3FCCDB947D900009900204B3FA206492C762D5DFED214DC74CD47B79D608383E03C126C38E56ED9C3FEE45411C50000990030D329BE4396";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mem_init0 = "74EF764DFC1F204CFF7D2330298FFC03E03C7302B0C5A7F37FFF0671B4170000D8002E87A05F2027ADFEA3C99B32907BFC81EF395B8071DFC03CFE96E1C5898087C326064B120000E003193EBE4D07CAD2FF5F29BFDF30335E74E090E70103FF8000FE1C49C4813CB2C1F57E00CB0000C007DF0198C983E875F0C3FBFDDE7F0F6FC3A14CE3FE0F7F0400C01AD1F517A84BFCFC4F14910000D004C6398C64E1C8C180CE0BEBB37BBF0FF1D8FB1EF5BC7A0C000314CAF5018ED07CFC7618FE0000800618C3B744BE61C2C78F23E7D6613ABF34FF590017FFF00C00024B63FDE33422C4C15226FD00009006B043B29C91C58718B06FF6BDE32B7F522E44C001FFE0";
// synopsys translate_on

// Location: M10K_X69_Y3_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_first_bit_number = 18;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_first_bit_number = 18;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .mem_init3 = "07FB2FFB7FFE040FB40250CE4E8F911251163FF84D9EED27E4FEF9F7607BF00C3CEDB800FC00006084B3D47CFFFE101CCF1E433C3CBF85A4352E1C79B288F022DE45C0E76BC85033F8D2FC0000C0FF8787AF0D3FFFF5303DAC11855B3C3B7BB85E3B193F1330F9D69A5CE7F2658933127F19BC008000EFFE5FC6016BFFF9AC857A23036F41AAD6366F898A3BE37CF3C7C12E26FDBB9618E3FED68403403FFE8000810E653FF0BF7B3BF003E2C373BB8ACF3D7C3AA1FCE7F98D94F3B43DC2A4F3BFCA8C01C03FF800000EFD73B1EFDF3F075002431A5951FF4EE070F820F0E73E6DF6C930F4E968F039CEFD01F01DF800001EFC4F32BC3919C21EE0CCC054F0C7";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .mem_init2 = "26EC35FA1CF043FCCAC6C51E856548F0F8CA7800F004E000001EC3C2325C8B8095D57EF34085A641F712027FB70C607B71FB8B3E624C40F0FC3CF800FC000000000000FFA147159E0AD50853587D34BD5F84807FA00F007FB78EAE2E3BC370C0FC00F8007C00000000000A0C0ED06850F50C745EFBB2835FC72792F8A003807FBB46AFC7DBE19803FE213A00000000003F803E1D0A3A67F532204210497DB1C6E73C7FFEE103C07B52B376CE06055043FF3CFE0000000001FFE8FF119F2B49048500B1DEBA82A9573EE059FA138D800F0B0D9A2A6A978043FF3041C002000300FFE83FE0EE396CCF500C762AF1C01053FF86FDF93FFF830703D3E506BFA480CF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .mem_init1 = "FF1065C007000300FFFC0001AF3E383188CC0B64C0DEE993FF9E1E7ABFFCC3800EC6EF3A7BD4C09FFC498DC087000000FFC01000771EFC7D9A93D685891200CBC70D687C6AFCE0001C14F486EC48C1BFF849B9C0C3000000EA807F015071B8099B66CA700831903B8FFC511BA903F8005EDFE4D8CAFFC13C7F0E5ECC0000000000807FF000CB303FE49796B2DDE349B59B4B787C96FE40FFA5B60EEFA136C07C7F1E529C0000000000057F00F370B0F85A8AB5E8D237CEAC9E4CAAB553E301E0271A06D4C601C0FC3FF8F09E00004000051F008073E031F8EB6EFADB25C0DD4F8EC791BA70E600E0EFC7075B5735CCFD6FFCC89E00000000051F03C07D583F70";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .mem_init0 = "5E1CE1A273EC46B9E1F3EF0204CF3C812BFD27D4B95EE67CFF086BDAC0000000003F803FCD4FFFE0AF18FA152FB36DF9C0F1DF4B36C200812B0C04545B9EFFFDE30827CBF0000000003FC0CF4B7D7FC054A34B176070451140431FFF77CD30814CC1C3E758C13C63E18C9583FC00000000070003821F01FE33FF17D0CF7030EBFF9FC758CFE3307EE05E2347D8087843818E3802FC00000000008003865B000F20EB6EBBC023C59A180004852A0FCFFFA3E0CFAA9DE8018781FE0523E000000E00000000FC5F00FF3C43527F9C365E2E017006932A32E03F459FCD6EA288860D80BEF001E000000E00000000FF510B0157AFEB0B3E9F8B5F617033FB7C004079";
// synopsys translate_on

// Location: M10K_X5_Y1_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_first_bit_number = 23;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_first_bit_number = 23;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mem_init3 = "000000003FFFFFFFFC00003FFFFFFFFF00000000000000000000000FFF0000000000000000000000000000003FFFFFFFFE00007FFFFFFFFF00000000000000000000000FFF0000000000000000000000000000001FFFFFFFFF80007FFFFFFFFF00000000000000000000000FFE0000000000000000000000000000001FFFFFFFFFE0007FFFFFFFFF00000000000000000000000FF80000000000000000000000000000001FFFFFFFFFF8007FFFFFFFFF00000000000000000000000FE00000000000000000000000000000000FFFFFFFFFFE007FFFFFFFFF00000000000000000000000F800000000000000000000000000000000FFFFFFFFFFF00FFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mem_init2 = "00000000000000000000000F800000000000000000000000000000000FFFFFFFFFFF80FFFFFFFFFF00000000000000000000000F000000000000000000000000000000000FFFFFFFFFFFE1FFFFFFFFFF000000000000000000000006000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF7FFC000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFCFE0000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFFF000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mem_init1 = "00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF800000001FFFE000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF000000001FFFE000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF000000001FFE0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFE000000001FE00000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFE000000000E000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000001FFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mem_init0 = "FFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFC00000000000000";
// synopsys translate_on

// Location: M10K_X5_Y2_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_bit_number = 23;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_bit_number = 23;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init3 = "FFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFF0000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init2 = "000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init1 = "0000000000000FFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFF00000000000000000000000000000000800000000000000000000000000003FFFFFFFFFFFFFFFFFF00000000000000000000000000000001C00000000000000000000000000001FFFFFFFFFFFFFFFFFF00000000000000000000000000000001E00000000000000000000000000001FFFFFFFFFFFFFFFFFF00000000000000000000000000000001";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_first_bit_number = 23;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_first_bit_number = 23;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init3 = "0000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init2 = "00000000003FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF40000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init0 = "0000000000000000000000000003FFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000FFFF";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 23;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 23;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init3 = "E00000000000000000000000000000FFFFFFFFFFFFFFFFFF00000000000000000000000000000001F00000000000000000000000000000FFFFFFFFFFFFFFFFFF00000000000000000000000000000003F00000000000000000000000000000FFFFFFFFFFFFFFFFFF00000000000000000000000000000003F80000000000000000000000000000FFFFFFFFFFFFFFFFFF00000000000000000000000000000007FC0000000000000000000000000000FFFFFFFFFFFFFFFFFF00000000000000000000000000000007FC00000000000000000000000000007FFFFFFFFFFFFFFFFF00000000000000000000000000000007FC00000000000000000000000000007F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init2 = "FFFFFFFFFFFFFFFF00000000000000000000000000000007FE00000000000000000000000000007FFFFFFFFFFFFFFFFF00000000000000000000000000000007FF00000000000000000000000000007FFFFFFFFFFFFFFFFF00000000000000000000000000000007FF00000000000000000000000000003FFFFFFFFFFFFFFFFF0000000000000000000000000000000FFF80000000000000000000000000003FFFFFFFFFFFFFFFFF0000000000000000000000000000000FFF80000000000000000000000000001FFFFFFFFFFFFFFFFF0000000000000000000000000000000FFFC0000000000000000000000000001FFFFFFFFFFFFFFFFF0000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init1 = "000000000000001FFFE0000000000000000000000000001FFFFFFFFFFFFFFFFF0000000000000000000000000000001FFFF0000000000000000000000000001FFFFFFFFFFFFFFFFF0000000000000000000000000000001FFFF0000000000000000000000000001FFFFFFFFFFFFFFFFF0000000000000000000000000000001FFFF0000000000000000000000000000FFFFFFFFFFFFFFFFF0000000000000000000000000000003FFFF8000000000000000000000000000FFFFFFFFFFFFFFFFF0000000000000000000000000000003FFFFC000000000000000000000000000FFFFFFFFFFFFFFFFF0000000000000000000000000000003FFFFC000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init0 = "000000000000000FFFFFFFFFFFFFFFFF0000000000000000000000000000007FFFFE000000000000000000000000000FFFFFFFFFFFFFFFFF0000000000000000000000000000007FFFFF000000000000000000000000000FFFFFFFFFFFFFFFFF0000000000000000000000000000007FFFFF000000000000000000000000000FFFFFFFFFFFFFFFFF0000000000000000000000000000007FFFFF800000000000000000000000000FFFFFFFFFFFFFFFFF0000000000000000000000000000007FFFFFC00000000000000000000000000FFFFFFFFFFFFFFFFF000000000000000000000000000000FFFFFFC00000000000000000000000000FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N30
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_first_bit_number = 23;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_first_bit_number = 23;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mem_init3 = "0000000030000000001FFFE000FFFFFFC00000FFFFFFFFFFFFFFFFFFF800000000000000FFFFFFFF0000000000000000000FFFE000FFFFFF800000FFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFF0000000000000000000FFFC007FFFFFF000000FFFFFFFFFFFFFFFF0E0000000000000000FFFFF7FF00000000000000000007FFC00FFFFFFE000001FFFFFFFFFFFFFFF8060000000000000000FFFFFFFF00000000000000000007FFE07FFFFFFE000001FFFFFFFFFFFFFF000F0000000000000001FFFFDFFF00000000000000000003FFE0FFFFFFFE000001FFFFFFFFFFFFF0000FE000000000000001FFFFFFFF00000000000000000003FFC3FFFFFFFC";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mem_init2 = "000003FFFFFFFFFFFF800007F800000000000001FFFFFFFF00000000000000000001FFC7FFFFFFF0000003FFFFFFFFFFFE000007FC00000000000001FFFFFFFF00000000000000000000FFCFFFFFFFE0000003FFFFFFFFFF80000007FF00000000000003FFFFFFFF00000000000000000000FFFFFFFFFFC0000003FFFFFFFFFC00000003FFC0000000000003FFFFFFFF000000000000000000007FFFFFFFFF80000007FFFFFFFFC000000003FFF0000000000003FFF7FFFF000000000000000000003FFFFFFFFF80000007FFFFFFFE0000000003FFF8000000000003FFFFFFFF000000000000000000003FFFFFFFFF00000007FFFFFFC00000000003FFFE0000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mem_init1 = "00000007FFFFFFFF000000000000000000003FCFFFFFFC0000000FFFFFFE000000000001FFFF800000000007FFFFFFFF000000000000000000003FCFFFFFF80000000FFFFFE0000000000001FFFFE00000000007FF7FFFFF000000000000000000001FCFFFFFF00000000FFFFF00000000000000FFFFF80000000007FFFFFFFF000000000000000000000FCFFFFFF00000000FFFE000000000000000FFFFFC000000000FFFFFFFFF0000000000000000000007CFFFFFE00000000FFF0000000000000000FFFFFF000000000FFFFFFFFF0000000000000000000007EFFFFFC00000001FF00000000000000000FFFFFF800000000FFFFFFFFF0000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mem_init0 = "000003FFFFFF800000000F800000000000000000FFFFFFE00000000FFFFFFFFF0000000000000000000001FFFFFE0000000000000000000000000000FFFFFFF80000001FFFFFFFFF0000000000000000000001DFFFFC00000000000000000000000000007FFFFFFE0000001FFFFFFFFF0000000000000000000000CFFFF800000000000000000000000000007FFFFFFF8000003FFFFFFFFF0000000000000000000000CFFFF000000000000000000000000000007FFFFFFFE000003FFFFFFFFF0000000000000000000000CFFFE000000000000000000000000000003FFFFFFFF000003FFFFFFFFF00000000000000000000000FFFC000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2603w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,vcc,vcc,vcc}),
	.portaaddr({\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_address_width = 8;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_data_width = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_first_bit_number = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_last_address = 255;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_address_width = 8;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_data_width = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_first_bit_number = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_last_address = 255;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .mem_init2 = "000000000200003000030000300001000000000000000000000000000000000000000000000000000000000000000000000000001000020000100001000000000000000000000000100003000060000A0000D0000F0000F0000F0000F0000F0000F0000F0000F0000E0000B00009000070000600007000080000800008000080";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .mem_init1 = "00080000800008000080000800008000080000800007000070000600005000050000500005000050000500004000040000300005000070000A0000E0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000E0000B0000B0000D0000E0000E0000E0000F0000E0000E0000E0000E0000E0000E0000E0000E0000E0000E0000E0000E0000E0000E0000E0000E0000E0000E0000E0000E0000D0000D0000C0000B0000A0000900008000070000600005000050000500005000050000500004000040000400004000040000500005000080000C0000E0000E0000E0000E0000E0000F0000F0000F000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .mem_init0 = "0F0000F0000F0000F0000F0000F0000E0000A00007000030000200002000050000A0000C0000D0000E0000E0000E0000E0000F0000F0000F0000F0000F0000F0000E0000C0000A000090000800008000080000800008000080000800008000090000900009000090000800008000080000800008000080000800008000090000A0000C0000E0000F0000E0000E0000E0000F0000E0000E0000F0000F0000E0000E0000E0000E0000F0000F0000F0000F0000E0000E0000E0000E0000E0000E0000E0000E0000F0000F0000E0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000E0000E0000E0000E0000E0000E0000E";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_first_bit_number = 23;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_first_bit_number = 23;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .mem_init3 = "FFFFFFFFFFFFFFFF00000001FFF1FF80003FFFFFFFFFFFFF8001FFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000003FFE1FE00001FFFFFFFFFFFFFE003FFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000003FF01FC00000FFFFFFFFFFFFFF003FFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000003E001E0000007FFFFFFFFFFFFFE07FFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000001000000000003FFFFFFFFFFFFFF0FFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000001FFFFFFFFFFFFFF8FFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .mem_init2 = "0000FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFF000000000000000000003FFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFF000000000000000000001FFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FF000000000000000000000FFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FF0000000000000000000007FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000070000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .mem_init0 = "0000003FFFFFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFC0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFC03FFFCFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFF817FFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFF00FFFFFFFE01FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003FFFFFF00FFFFFFFE00FFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFE007FFFFFFE007FFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y6_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_first_bit_number = 23;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_first_bit_number = 23;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mem_init3 = "FFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFC007FFFFFFE003FFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFC007FFFFFFE001FFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFF8003FFFFFFE000FFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000030000000FFFFF0001FFFFFFE0007FFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000F0000000FFFFF0001FFFFFFE0003FFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000FF0000000FFFFF0000FFFFFFE0001FFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mem_init2 = "FFFFFFFFF80007FF00000007FFFE0000FFFFFFE0000FFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFF00000007FFFC0000FFFFFFE00007FFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFF00000007FFFC00007FFFFFE00003FFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFF00000003FFF800003FFFFFE00001FFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8CFFFFFF00000003FFF000001FFFFFE00000FFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFF00000003FFF000000FFFFFE000007FF7FFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFF00000003FFF00000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mem_init1 = "0FFFFFE000003FFFFFFE001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFFFFF00000001FFE0000007FFFFE000001FFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000FFFFFFF00000001FFC0000003FFFFE000000FFFFFF8001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00001FFFFFFF00000001FFC0000001FFFFE0000007FFFFF0001FFFFFFFFFFFFFFFFFFFFFFFFFFFE000001FFFFFFF00000000FF80000001FFFFE0000007FFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFFFFF00000000FF00000000FFFFE0000007FFFFC0003FFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFFF00000000FF00000000FFFFE000000FFFFF80003FFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mem_init0 = "FFFFFFFFFFFFFFFF000000003FFFFFFF00000000FF000000007FFFE000003FFFFF00007FFFFFFFFFFFFFFFFFFFFFFFF0000000003FFFFFF700000000FE000000007FFFE000003FFFFE00007FFFFFFFFFFFFFFFFFFFFFFF00000000003FFFFFFF000000007C000000003FFFE00001FFFFFC00007FFFFFFFFFFFFFFFFFFFFFE000000000003FFFFFFF000000007C000000003FFFE00003FFFFF800007FFFFFFFFFFFFFFFFFFFFF0000000000007FFFFFFF0000000078000000003FFFE0000FFFFFF00000FFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFF0000000030000000001FFFE0001FFFFFE00000FFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N54
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a191~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 .lut_mask = 64'h444403CF777703CF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N48
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71_combout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72 .lut_mask = 64'h0C002EAA1D553FFF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N0
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N50
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_first_bit_number = 22;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_first_bit_number = 22;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mem_init3 = "000000004800000003E0001F817FCFFF3FFFFF00007F8000003F001E07FFFFFFFFFFFFFF0000003F000000007000000001F0001F03FFCFFE7FFFFF00007FC000801F00007FFFFFFFFFFFFFFF0000007F000000000000000001F0003E09FF9FFCFFFFFF00007F0006000000F1FFFFFFFFFFFFFFFF000008FF000000000000000001F8003E37FF3FF9FFFFFE0000040000000007F9FFFFFFFFFFFFFFFF000001FF0000000001C0000000F8001C9FFF3FF1FFFFFE00000000000000FC10FFFFFFFFFFFFFFFE000023FF0000000007E0000000FC001F3FFFFFE1FFFFFE0018000000000FC0101FFFFFFFFFFFFFFE000007FF0000000007F80000007C003DFFFEFFC3";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mem_init2 = "FFFFFC007E000000007E000907FFFFFFFFFFFFFE00000FFF0000000007FE0000003E003BFFFCFF8FFFFFFC021F00000001E00009E3FFFFFFFFFFFFFE00001FFF0000000007FF8000001F0033FFFEFF1FFFFFFC000503C0007F000009F8FFFFFFFFFFFFFC00003FFF0000000007FFC000001F0003FFFFFE3FFFFFFC0000008003F000000DFC3FFFFFFFFFFFFC00007FFF0000000007FFF000000F8003FFFBFC7FFFFFF8000000003F0000000DFF0FFFFFFFFFFFFC0008FFFF0000000007FFF800000FC003FFFBF87FFFFFF800000001F000000005FFC7FFFFFFFFFFFC0001FFFF0000000007FFFE000007C003FFFFF0FFFFFFF80000003F0000000004FFF1FFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mem_init1 = "FFFFFFF80003FFFF0000000007FFFF800007C033FFEFE3FFFFFFF0000001F00000000006FFFC7FFFFFFFFFF80007FFFF0000000003FFFFC00007C033FFCFC7FFFFFFF000001F000000000002FFFE1FFFFFFFFFF8008FFFFF0000000001FFFFF00003E033FFCF8FFFFFFFF00000F80000000000037FFF87FFFFFFFFF8001FFFFF0000000000FFFFFF0000F033FF9F0FFFFFFFF0001F800000000000037FFFE3FFFFFFFFF0003FFFFF0000000000FFFFFF80007833FF3E1FFFFFFFF000FC000000000000017FFFF0FFFFFFFFF0007FFFFF0000000000FFFFFFC0007813FF3C3FFFFFFFE00FC0000000000000017FFFFC7FFFFFFFF000FFFFFF0000000000FFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mem_init0 = "C0003C03FF387FFFFFFFF07E00000000000000017FFFFF1FFFFFFFF001FFFFFF0000000000FFFFFFF0001E03FC71FFFFFFFFFFC000000000000000013FFFFFC7FFFFFFE003FFFFFF0000000000FFFFFFF8001E23FC63FFFFFFFFFE000000000000000001BFFFFFE1FFFFFFE007FFFFFF0000000000FFFFFFFC001F33FC07FFFFFFFC10000000000000000000BFFFFFF87FFFFFC00FFFFFFF0000000000FFFFFFFE000733F80FFFFFFFE0000000000000000000009FFFFFFE1FFFFFC01FFFFFFF0000000000FFFFFFFF800733F01FFFFFFC0038000000000000000000DFFFFFFF8FFFFFC03FFFFFFF00000000007FFFFFFFE007F3F03FFFFFE0003C0000000000";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_first_bit_number = 22;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_first_bit_number = 22;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .mem_init3 = "FFFFFFFFFFFFFFFF00000002FFEE007FFCFFFFFCFFFFFFFC7FFEFFFF45FFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000005FF1E01FFFFEFFFFCFFFFFFFF1FFDFFFF45FFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000005F8FE03FFFF77FFFCFFFFFFFF8FFDFFFF4FFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000041E0E1FFFFFFBFFFCFFFFFFFFE1FBFFFF4BFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000006E007FFFFFFCDFFFCFFFFFFFFF8F3FFFF4BFF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFEFFFCFFFFFFFFFE77FFFF43FE00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .mem_init2 = "FFFF7FFCFFFFFFFFFF0FFFFF57FC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF001800000001FFFFFFFDBFFCFFFFFFFFFF9FFFFF57F800000000FFFFFFFFFFFFFFFFFFFFFFCCFFFF0000000000007FFFFFFFDFFCFFFFFFFFFFFFFFFF77F000000000FFFFFFFFFFFFFFFFFFFFFFDB0FFF0000000000003FFFFFFF6FFCFFFFFFFFFFFFFFFF77E000000000FFFFFFFFFFFFFFFFFFFFFFD078FF0000000000001FFFFFFF37FCFFFFFFFFFFFFFFFF3FC000000000FFFFFFFFFFFFFFFFFFFFFFF0071F0000000000000FFFFFFFFBFEFFFFFFFFFFFFFFFF2F8000000000FFFFFFFFFFFFFFFFFFFFFFA000780000000000000FFFFFFFFDFEFFFFFFFFFFFFFFFF0F000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .mem_init1 = "0000FFFFFFFFFFFFFFFFFFFFFFA0000700000000000007FFFFFFFEFCFFFFFFFFFFFFFFFF0E00000000007FFFFFFFFFFFFFFFFFFFFFA0000000000000000003FFFFFFFF7CFFFFFFFFFFFFFFFF9C00000000007FFFFFFFFFFFFFFFFFFFFF00000000800000000001FFFFFFFF3CFFFFFFFFFFFFFFFFB000000000003FFFFFFFFFFFFFFFFFFFFF40000003E00000000001FFFFFFFFBCFFFFFFFFFFFFFFFFC000000000003FFFFFFFFFFFFFFFFFFFFF40000001400000000001FFFFFFFFDCFFFFFFFFFFFFFFFFC000000000003FFFFFFFFFFFFFFFFFFFFF80000000000007C3FF3FFFFFFFFFEC7FFFFFFFFFFFFFFFC000000000003FFFFFFFFFFFFFFFFFFFFF800000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .mem_init0 = "0000004000001BFFFFFFFFE000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFE800000000000FFFFFFFBFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFE8000000000007FFFFFFBFC0003007F00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFE8000000000005FFFFFF7E80000001FC0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFC0000000000005FFFFFFBF00000001FE0000000000000320000000000000FFFFFFFFFFFFFFFFFFFFD0000000000000FFFFFE1F00000001FF0000000000000E60000000000000FFFFFFFFFFFFFFFFFFFFD0000000000002FFFFFD1F80000001FF8000000";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_first_bit_number = 22;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_first_bit_number = 22;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mem_init3 = "000003CE0000000000000FFFFFFFFFFFFFFFFFFFFD0000000000002FFFFFA0F80000001E3C0000000000079E0000000000000FFFFFFFFFFFFFFFFFFFFA00000000000037FFFFA0F80000001E1E00000000001F3C00000000000007FFFFFFFFFFFFFFFFFFFA00003F00000017FFFF407C0000001E0F00000000007E7C00000000000007FFFFFFFFFFFFFFFFFFFA0001FC00000017FFFFC03E0000001E078000000001FCFC00000000000007FFFFFFFFFFFFFFFFFFF2000FF000000017FFFE803E0000001E03C000000003F9F800000000000003FFFFFFFFFFFFFFFFFFF600FF0000000007FFFE003F0000001E01E00000000FF3F800000000000003FFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mem_init2 = "FFFFFFFFF40FF8000000000BFFFD001F0000001E00F00000003FE7F800000000000003FFFFFFFFFFFFFFFFFFF6FF00000000000BFFFE000F0000001F0078000000FFCFF800000000000003FFFFFFFFFFFFFFFFFFE7F000000000000BFFFA000F8000001F003C000001FF9FF000000000000003FFFFFFFFFFFFFFFFFF8700000000000007FFF40007C000001E001E00000FFF3FF000000000000001FFFFFFFFFFFFFFFFE07300000000000005FFFC0007E000001E001F00001FFE7FF000000000000001FFFFFFFFFFFFFFFF87F800000000000005FFE80007F000001E000780087FFCFFF000000000000000FFFFFFFFFFFFFFF03FF000000000000005FFE00003";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mem_init1 = "F000001E0007C000FFF9FFE000000000000000FFFFFFFFFFFFFF83FFF000000000000002FFD00003F800001E0001E003FFF3FFE000004000000000FFFFFFFFFFFFF07FFFF000000000000002FFA00001FC00001E0000F00FFFE7FFE000007000000000FFFFFFFFFFFFC3FFFFE000000000000002FFA00001FE00001E0000783FFFCFFFE000004000000000FFFFFFFFFFF81FFFFFE000000000000003FF400000FE00001E0000387FFF9FFFC0000000000000007FFFFFFFFFC3FFFFFFE0000000000000017FC000007F00001E000019FFFF3FFFC000000000E000007FFFFFFFF83FFFFFFFC0000000000000017E8000007F00001E000031FFFE7FFFC000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mem_init0 = "C000003FFFFFFFE0FFFFFFFFC0000000000000017C0000003F80001E00005FFFFCFFFF80000000004000003FFFFFFC0FFFFFFFFFC0000008000000007D0000001F80001E0000FFFFF9FFFF80000000000000003FFFFFE0FFFFFFFFFFC000000100000000BA0000000FC0001E00027BFFF3FFFF80000000000000003FFFFE1FFFFFFFFFFFC000000300000000B80000000FC0001E000CF3FFE7FFFF80000000000000003FFFF0FFFFFFFFFFFF8000000700000000B40000000FC0001E0017F7FFCFFFFF00003000000000001FFE0FFFFFFFFFFFFF8000000F000000004800000007E0001E006FC7FF9FFFFF00007E00000030001FF87FFFFFFFFFFFFF8000001F";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N54
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a190~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67 .lut_mask = 64'h404C434F707C737F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y13_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_first_bit_number = 22;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_first_bit_number = 22;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mem_init3 = "000000005FFFFFFFC3FFFFC07FFFFFFF00000000007FFFFFFFF803F3F0FFFFFC00003E0000000000000000004FFFFFFFF1FFFF80FFFFFFFF00000000007FFFFFFFFC03F3E0FFFFF000003E0000000000000000006FFFFFFFF87FFF81FFFFFFFF00000000003FFFFFFFFF81F3C1FFFE0000003F0000000000000000002FFFFFFFFF1FFF83FFFFFFFF00000000003FFFFFFFFFE9F3C7FFF00000007F8000000000000000002FFFFFFFFF87FF87FFFFFFFF00000000001FFFFFFFFFF8F39FFF000000007FC000000000000000003FFFFFFFFFE1FF8FFFFFFFFF00000000001FFFFFFFFFFFF37FFC000000007FF0000000000000000037FFFFFFFFF0FF1FFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mem_init2 = "00000000000FFFFFFFFFFFF77F80000000007FF8000000000000000017FFFFFFFFFE7F3FFFFFFFFF00000000000FFFFFFFFFFFD2FC0000000000FFFC000000000000000017FFFFFFFFFF1E7FFFFFFFFF00000000003FFFFFFFFFFFD9800000000000FFFC000000000000000013FFFFFFFFFF81FFFFFFFFFFFFFC0000001FFFFFFFFFFFFE000000000000FFFE000000000000000013FFFFFFFFFFE3FFFFFFFFFF80020000010FFFFFFFFFFBF8000000000000FFFF00000000000000001BFFFFFFFFFFF3FFFFFFFFFF7FFA0000010E000301FFFFF0000000000001FFFFC0000000000000000BFFFFFFFFFFFFFFFFFFFFFF7FF20000000E00000FFFFFC000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mem_init1 = "0001FFFFE00000000000000009FFFFFFFFFFFFFFFFFFFFFF7FF40000000E0001FFFFFF00000000000001FFFFF0000000000000000DFFFFFFFFFFE7FFFFFFFFFF7FEC0000000E0001FFFFF200000000000001FFFFF80000000000000005FFFFFFFFFFC7FFFFFFFFFF7FE800000006001FFFF00000000000000003FFFFFC0000000000000004FFFFFFFFFF8FFFFFFFFFFF7FD00000000601FFFFC00000000000000003FFFFFC0000000000000004FFFFFFFFFF0FFFFFFFFFFF7F90000000031FFFFF000000000000000003FFFFFF0000000000000006FFFFFFFFFE0FFFFFFFFFFF7FA000000003FFFFF0000000000000000003FFFFFF0000000000000002FFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mem_init0 = "FFF80FFFFFFFFFFF7F0000000003FFFF00000000000000000007FFFFFF80000000000000037FFFFFFFF00FFFFFFFFFFF7F4000000001FFE000000000000000000007FFFFFFC0000000000000037FFFFFFFE00FFFFFFFFFFF7E8000000001FFC000000000000000000007FFFFFFF0000000000000017FFFFFFFC01FFFFFFFFFFF7E8000000001FE000000000000000000000FFFFFFFF8000000000000017FFFFFFF801FFFFFFFFFFF7C0000000001E0000000000000000000000FFFFFFFFC000000000000013FFFFFFF801FFFFFFFFFFF7D000000001500000000000000000000000FFFFFFFFE000000000000013FFFFFFF003FFFFFFFFFFF7A00000007FC0000";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_bit_number = 22;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_bit_number = 22;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init3 = "001FFFFFFFFFFFFF0000000000000000000000000000000007FFFFFFFFFFFFFFFFC0000000070000001FFFFFFFFFFFFF000000000000000000000000000000000FFFFFFFFFFFFFFFFFC00000000F8000001FFFFFFFFFFFFF000000000000000000000000000000000FFFFFFFFFFFFFFFFFE00000000F8000001FFFFFFFFFFFFF000000000000000000000000000000000FFFFFFFFFFFFFFFFFF00000001F8000003FFFFFFFFFFFFF000000000000000000000000000000000FFFFFFFFFFFFFFFFFF80000003FC000003FFFFFFFFFFFFF000000000000000000000000000000001FFFFFFFFFFFFFFFFFFC0000007FC000003FFFFFFFFFFFFF0000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init2 = "00000000000000001FFFFFFFFFFFFFFFFFFF000001FFC000003FFFFFFFFFFFFF000000000000000000000000000000001FFFFFFFFFFFFFFFFFFF800003FFC000007FFFFFFFFFFFFF000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFC00007FFE000007FFFFFFFFFFFFF000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFE0000FFFE000007FFFFFFFFFFFFF000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFF0001FFFE00000FFFFFFFFFFFFFF000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFF8003FFFF00000FFFFFFFFFFFFFF000000000000000000000000000000007FFFFFFFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init1 = "FFFFFC007FFFF00000FFFFFFFFFFFFFF000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFE00FFFFF00000FFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF00FFFFF00001FFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFC1FFFFF80001FFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFE1FFFFF80001FFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFF00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init0 = "00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFF00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFF00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFF000000000000000000000000000000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFF000000000000000000000000000000063FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFF000000000000000000000000000000061FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFF0000000000000000000000000000000E";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 22;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 22;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init3 = "1FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFF0000000000000000000000000000000E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFF0000000000000000000000000000000C0FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFF0000000000000000000000000000000C07FFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFF0000000000000000000000000000001803FFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFF0000000000000000000000000000001803FFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFF0000000000000000000000000000001803FFFFFFFFFFFFFFFFFFFFFFFFFFFF80";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init2 = "1FFFFFFFFFFFFFFF0000000000000000000000000000003801FFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFF0000000000000000000000000000003800FFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFF0000000000000000000000000000003800FFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFF00000000000000000000000000000030007FFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFF00000000000000000000000000000030007FFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFF00000000000000000000000000000070003FFFFFFFFFFFFFF80FFFFFFFFFFFE07FFFFFFFFFFFFFFF0000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init1 = "0000000000000060001FFFFFFFFFFFFFF001FFFFFFFFFFE07FFFFFFFFFFFFFFF00000000000000000000000000000060000FFFFFFFFFFFFFF0001FFFFFFFFFE0FFFFFFFFFFFFFFFF000000000000000000000000000000E0000FFFFFFFFFFFFFE00003FFFFFFFFE0FFFFFFFFFFFFFFFF000000000000000000000000000000E0000FFFFFFFFFFFFFC000001FFFFFFFF0FFFFFFFFFFFFFFFF000000000000000000000000000000C00007FFFFFFFFFFFF80000007FFFFFFF0FFFFFFFFFFFFFFFF000000000000000000000000000000C00003FFFFFFFFFFFF000000003FFFFFF0FFFFFFFFFFFFFFFF000000000000000000000000000000C00003FFFFFFFFFFFE";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init0 = "0000000007FFFFF1FFFFFFFFFFFFFFFF000000000000000000000000000001800001FFFFFFFFFFFC00000000003FFFF1FFFFFFFFFFFFFFFF000000000000000000000000000001800000FFFFFFFFFFF800000000000FFFF1FFFFFFFFFFFFFFFF000000000000000000000000000001800000FFFFFFFFFFF00000000000007FF1FFFFFFFFFFFFFFFF0000000000000000000000000000038000007FFFFFFFFFE00000000000000FF1FFFFFFFFFFFFFFFF0000000000000000000000000000038000003FFFFFFFFFC000000000000001F3FFFFFFFFFFFFFFFF0000000000000000000000000000030000003FFFFFFFFFC000000000000000F3FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_first_bit_number = 22;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_first_bit_number = 22;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init3 = "0000000000000000000FFFFFFFFF00000000000001BFFFFFFE003FFFFFFFFFFF700000007FFC00000000000000000000001FFFFFFFFF80000000000000BFFFFFF8003FFFFFFFFFFF74000001FFFC00000000000000000000001FFFFFFFFF800000000000009FFFFFF0003FFFFFFFFFFF6C00007FFFFC00000000000000000000001FFFFFFFFFE0000000000000DFFFFFE0007FFFFFFFFFFF680001FFFFFC00000000000000000000001FFFFFFFFFF00000000000005FFFFFE0007FFFFFFFFFFF6C001FFFFFFC00000000000000000000003FFFFFFFFFF80000000000004FFFFFC0007FFFFFFFFFFF5801FFFFFFFC00000000000000000000003FFFFFFFFFFC00";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init2 = "00000000004FFFFF0000FFFFFFFFFFFF2003FFFFFFFC00000000000000000000003FFFFFFFFFFC0000000000006FFFFF0000FFFFFFFFFFFFA03FFFFFFFFC00000000000000000000003FFFFFFFFFFF00000000000027FFFE0000FFFFFFFFFFFFC01FFFFFFFFE00000000000000000000007FFFFFFFFFFF80000000000027FFF80000FFFFFFFFFFFF000FFFFFFFFF00000000000000000000007FFFFFFFFFFFC0000000000037FFF00001FFFFFFFFFFFF0007FFFFFFFF0000000000000000000000FFFFFFFFFFFFC0000000000017FFE00001FFFFFFFFFFFF000001FFFFFF0000000000000000000000FFFFFFFFFFFFF0000000000017FFC00001FFFFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init1 = "0000007FFFFF0000000000000000000000FFFFFFFFFFFFF8000000000013FF800003FFFFFFFFFFFF0000000FFFFF0000000000000000000000FFFFFFFFFFFFFC000000000013FF000003FFFFFFFFFFFF00000000FFFF0000000000000000000000FFFFFFFFFFFFFE00000000001BFE000003FFFFFFFFFFFF0000000007FF8000000000000000000001FFFFFFFFFFFFFF000000000009FE000003FFFFFFFFFFFF0000000001FFC000000000000000000001FFFFFFFFFFFFFF800000000009F8000003FFFFFFFFFFFF00000000000FC000000000000000000001FFFFFFFFFFFFFFC0000000000DF0000007FFFFFFFFFFFF00000000000780000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init0 = "01FFFFFFFFFFFFFFE00000000005E0000007FFFFFFFFFFFF0000000000008000000000000000000003FFFFFFFFFFFFFFE0000000000480000007FFFFFFFFFFFF0000000000000100000000000000000003FFFFFFFFFFFFFFF800000000060000000FFFFFFFFFFFFF0000000000000000000000000000000003FFFFFFFFFFFFFFFC00000000060000000FFFFFFFFFFFFF0000000000000000000000000000000007FFFFFFFFFFFFFFFC00000000070000000FFFFFFFFFFFFF0000000000000000000000000000000007FFFFFFFFFFFFFFFE00000000030000000FFFFFFFFFFFFF0000000000000000000000000000000007FFFFFFFFFFFFFFFF80000000070000";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N27
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N30
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67_combout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69 .lut_mask = 64'h300035553AAA3FFF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N32
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_first_bit_number = 21;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_first_bit_number = 21;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init3 = "0078000018000000003000000000C0000000000002CFFFFFF1804FFFFFE0FFFFEAFC001F8003E00000F000000C000000002000000000600000000000018FFFFFE700CFFFFFF87FFFE6F800FE0003F00000E000000C0000000020000000007000000000000127FFFFCE00CFFFFFFF1FFFBBC00F800003F000038000000E0000000020000000001800000000000167FFFF98009FFFFFFF03FF97C03E000003F00003800000070000000060000000000C000000000001C7FFFF90009FFFFFFFA3FF8A03E0000003F00007000000070000000040000000000600000000000197FFFF3001BFFFFFFFF07F340600000003F8000C000000038000000040000000000300";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init2 = "000000000093FFFEE0013FFFFFFFF87F707C00000003F800180000000180000000C00000000003800000000000A3FFF0C0017FFFFFFFFE0780C000000003F8007000000000C0000000C00000000000C000000000006BFFC180017FFFFFFFFF8721E000000001FC00F000000000C00000008000000000006000000000004BFFC700037FFFFFFFFFCFCFF000000000FC01E000000000E00000008000000000002000000000005BFFCE0002FFFFFFFFFFFECFF800000000FC018000000000700000000000000000003800000000007BFF9C0006FFFFFFFFFFFF7FFFFE000000FC0380000000003000000100000000000008000000000079FF380006FFFFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init1 = "E1FFFF800000FC07000000000010000001000000000000060000000000643E700004FFFFFFFFFFFF800FFFF00000FC0C000000000018000003000000000000030000000000643CC00004FFFFFFFFFFFF8001FFFF0000FE3C0000000000080000030000000000000180000000006C3DC0000CFFFFFFFFFFFF00003FFFF8007E7800000000000400000200000000000000C0000000003A3100000CFFFFFFFFFFFF000000FFFE003E70000000000004000002000000000000006000000000120700000CFFFFFFFFFFFF0000001FFFF03FE0000000000006000002000000000000003000000000160E000009FFFFFFFFFFFF80000003FFF87FC00000000000020000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init0 = "060000000000000018000000001C18000019FFFFFFFFFFFFC00000003FFF7FC0000000000000000004000000000000001C000000001970000019FFFFFFFFFFFF800000001FFFFE800000000000008000040000000000000006000000001AE0000011FFFFFFFFFFFF8000000001FFFF0000000000000080000C0000000000000003000000000A00000013FFFFFFFFFFFF800000000007FE000000000000008000080000000000000003800000000B00000033FFFFFFFFFFFF000000000001FC000000000000002000080000000000000001C00000001D00000037FFFFFFFFFFFF0000000000000000000000000000300008000000000000000060000000190000";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_first_bit_number = 21;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_first_bit_number = 21;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mem_init3 = "00000001E7FFFFFE33C7C9C0BFFFFFFF00000000038FFFE00007FCF7CEFFFFE3F0004180000000000000000197FFFFFF89FFC181FFFFFFFF000000000187FF800003FCF7DCFFFC0F000041C00000000000000001B7FFFFFFE67FE382FFFFFFFF0000000001C7F80000007E77E1FFE1F80000C0C00000000000000000E7FFFFFFE0DFF38DFFFFFFFF0000000001C3F8000000163787FA0F0000008060000000000000000047FFFFFFFF67978BFFFFFFFF0000000001E3FC00000007171FF0F00000008038000000000000000057FFFFFFFF198FB7FFFFFFFF0000000000E3F80000000017FC0380000000800C00000000000000005FFFFFFFFFCCFF2FFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mem_init2 = "0000000000F1F00000000002787C000000008006000000000000000079FFFFFFFFE17F7FFFFFFFFF0003000000F1F0000000002583C00000000100030000000000000000E1FFFFFFFFF89EBFFFFFFFFFFFFE000000C3FFFCE0E000297E00000000010003000000000000000065FFFFFFFFFE62FFFFFFFFFF3C03000001E7FFFFFFFC0001E000000000010001C00000000000000064FFFFFFFFFF11FFFFFFFFFFFFFB00000EF7FFFFFFFF84040000000000030000E0000000000000002CFFFFFFFFFF8DFFFFFFFFFF3FE300007ED6000301FF80080000000000020000300000000000000018FFFFFFFFFF80FFFFFFFFFF3FE800003E1600000FFC003800000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mem_init1 = "000200001800000000000000127FFFFFFFFFC03FFFFFFFFF3FE6000038160001FFC000C000000000000200000C00000000000000167FFFFFFFFF981FFFFFFFFFFFF80003C0160001F8000D84000000000002000006000000000000001E7FFFFFFFFF391FFFFFFFFFFFC40003C01A001FE00FFF0200000000000400000300000000000000197FFFFFFFFE73C7FFFFFFFFFFB8001E001A01FE003FFE0300000000000400000380000000000000193FFFFFFFF893F87FFFFFFFFF48003C001F1FE000FFF801800000000004000000C00000000000000A3FFFFFFFF193FC3FFFFFFFFF5000F0000DFC000FF9F00180000000000C000000C0000000000000043FFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mem_init0 = "FFE717FF0FFFFFFFFEA001E00004F000FF00E0008000000000080000007000000000000005BFFFFFFFCE37FF87FFFFFFBE200F000006601FF0008000C000000000080000003800000000000005BFFFFFFF9837FFE0FFFFFFBDE03E000002003F000080006000000000080000000800000000000007BFFFFFFF3067FFF07FFFFFFD40F800001E01FE8007000020000000001000000006000000000000061FFFFFFF7067FFFC1FFFFFFA80F00003FE1FF0000C000000000000001000000003000000000000025FFFFFFE406FFFFF0FFFFFF88780000FEAFF800038000010000000001000000001800000000000025FFFFFFCC04FFFFF83FFFFF59F00007803F000";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_bit_number = 21;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_bit_number = 21;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init3 = "0027FFFFFFFFFFFF00000000000000000000000000003000080000000000000000300000003900000027FFFFFFFFFFFF00000000000000000000000000003000100000000000000000380000007180000067FFFFFFFFFFFF000000000000000000000000000008001000000000000000001C000000F180000067FFFFFFFFFFFF000000000000000000000000000008001000000000000000000E000001E18000004FFFFFFFFFFFFF0000000000000000000000000000000030000000000000000007000007C1C00000CFFFFFFFFFFFFF000000000000000000000000000000002000000000000000000300000781C00000CFFFFFFFFFFFFF0000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init2 = "00000000000002002000000000000000000080000E01C00000CFFFFFFFFFFFFF000000000000000000000000000002002000000000000000000060001C11C000009FFFFFFFFFFFFF00000000000000000000000006000000400000000000000000003000387CE000019FFFFFFFFFFFFF00000000000000000000000001C0008040000000000000000000180070786000019FFFFFFFFFFFFF000000000000000000000000000000C0400000000000000000000C00E0706000013FFFFFFFFFFFFF0000000000000000000000000001C040C00000000000000000000601C0007000013FFFFFFFFFFFFF000000000000000000000000000080608000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init1 = "0000030180007000033FFFFFFFFFFFFF000000000000000000000000000003F080000000000000000000018700007000077FFFFFFFFFFFFF000000000000000000000000000001780000000000000000000000EF00017000067FFFFFFFFFFFFF0000000000000000000000000000003D00000000000000000000003E00037800067FFFFFFFFFFFFF0000000000000000000000000000001D00000000000000000000001E0007F800067FFFFFFFFFFFFF00000000000000000000000000000007000000000000000000000000000FF800047FFFFFFFFFFFFF80000000000000000000000000000006000000000000000000000000003FF800047FFFFFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init0 = "8000000000000000000000000000000500000000000000000000001000C3FC000CFFFFFFFFFFFFFFC000000000000000000000000000000580000000000000000000003E0081FC000DFFFFFFFFFFFFFF80000000000000000000000000000007C0000800000000000000003F00001C0009FFFFFFFFFFFFFF8000000000000000000000000000000F60000000000000000000007F00001C0019FFFFFFFFFFFFFF8000000000000000000000000000000A3000007C00000000000005FFC0000E0019FFFFFFFFFFFFFF8000000000000000000000000000001A1900000000000000000007FFE0000E0019FFFFFFFFFFFFFF00000000000000080000000000000012";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 21;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 21;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init3 = "1BF0000000000000000007FFF000070031FFFFFFFFFFFFFF000000000000000800000000000000160FF380000000000000007FFFF800070033FFFFFFFFFFFFFF000000000000000800000000000000140EEF0000000000000000CFFFFC00070031FFFFFFFFFFFFFF000000000000000C000000000000003C07FFC000000000000000FFFFFE00070073FFFFFFFFFFFFFF0000000000000008000000000000006803FC8000000000000001FFFFFF00070067FFFFFFFFFFFFFF0000000000000000000000000000006803B00000C00000000003FFFFFF00038067FFFFFFFFFFFFFF00000000000000000000000000000068038300004000001C0003FFFFFF801380";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init2 = "67FFFFFFFFFFFFFF00000000000000000000000000000048018000000000000E0003FFFFFFC0118047FFFFFFFFFFFFFF0000000000000000000000000000005800C00000000000000003FFFFFFE01180C7FFFFFFFFFFFFFF0000000000000000000000000000005800C0000E000300000001FFFFFFF801C0CFFFFFFFFFFFFFFF000000000000000000000000000000500060000E00000000000FFFFFFFFC03C19FFFFFFFFFFFFFFF000000000000000000000000000000F00070000E000000000001FFFFFFFE03E19FFFFFFFFFFFFFFF000000000000000000000000000000B00030000A0000000007F0FFFFFFFF03E19FFFFFFFFFFFFFFF0000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init1 = "00000000000000A000180002001800000E1E00FFFFFF01E19FFFFFFFFFFFFFFF000000000000000000000000000001A00008000000C000F00C03E0FFFFFFC0611FFFFFFFFFFFFFFF00000000000000000000000000000120000C000001FC00F01C003C07FFFFE0213FFFFFFFFFFFFFFF00000000000000000000000000000160000E000000000080380003E1FFFFF0313FFFFFFFFFFFFFFF0000000000000000800000000000014000060000000000007000003803FFF8333FFFFFFFFFFFFFFF000000000000000080000000000003400002000000000000C0000007C1FFFC337FFFFFFFFFFFFFFF200000000000000000000000000003C00003000000000001";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init0 = "80000000F81FFC327FFFFFFFFFFFFFFF200000000000000000000000000002800001800000000003000000000FC7FE327FFFFFFFFFFFFFFF2000000000000000000000000000068000008000000000070000000000707F727FFFFFFFFFFFFFFF000000000000000000000000000006800000F0000000000E00000000000F87F27FFFFFFFFFFFFFFF0000000000000000000000000000058000007000F8000018000000000000F0727FFFFFFFFFFFFFFF0000000000000000000000000000058000003006FE0040380000000000000E347FFFFFFFFFFFFFFF000000000000000020000000000005000000310EFF00E23000000000000007347FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N18
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 .lut_mask = 64'h0055FF550F330F33;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_first_bit_number = 21;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_first_bit_number = 21;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mem_init3 = "00000CAEFFF00000000007FFFFFFFFFFFFFFFFFFF88000008003E047FFFFFF380000001DCC0000000000195EFFF80000000007FFFFFFFFFFFFFFFFFFEF80007F8007815FFFFF4F1800000019E6000000000066BCFFFF000000000BFFFFFFFFFFFFFFFFFFF50001C7001F017FFFFFEF9C00000019F300000000039D6DFFFF800000000BFFFFFFFFFFFFFFFFFFF5000E3C00FF012BFFFEBFCE00000019F980000000067A8DFFFFE00000000BFFFFFFFFFFFFFFFFFFE800F3F000F0002BFFFF7FCE00000019FCC00000000DF599FFFFF000000005FFFFFFFFFFFFFFFFFFEC0F0F0001E00013FFFCBFC700000019FE6000000037EB1BFFFFFC00000005FFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mem_init2 = "FFFFFFFFE7F1F8000780001DFFF8BFE700000019FF300000004FD65BFFFFFF00000005FFFFFFFFFFFFFFFFFFC50F000000000019FFFBFFF300000018FF980000033FAEDBFFFFFFC0000005FFFFFFFFFFFFFFFFFF97F0000060000011FFF4FFF180000018FFCC00000EFF5A13FFFFFFE0000001FFFFFFFFFFFFFFFFF047000000C000001DFFEEFFF8C0000019FFE6000013FEBC13FFFFFFFC000002FFFFFFFFFFFFFFFF9C730000000000000FFFEBFFF8E0000019FFE3000067F97037FFFFFFFF000002FFFFFFFFFFFFFFF867F80000000000000AFFF7FFF8F0000019FFF980099FFAF437FFFFFFFF800003FFFFFFFFFFFFFF8C3FF000000000000008FFCBFFFC";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mem_init1 = "70000019FFF8C0033FF5F067FFFFFFFFE000017FFFFFFFFFFFF863FFF0000000000000077F8BFFFC78000019FFFE600CFFEB006FFFFFBFFFF000017FFFFFFFFFFFCC7F1FF0000000000000077FFFFFFE3C000019FFFF3013FFD6016FFFFF8FFFFC00007FFFFFFFFFE033E01DE0000000000000047F0FFFFE1E000019FFFF984FFFA800EFFFFFBFFFFF00003FFFFFFFFFC61F8000E0000000000000057FEFFFFF0E000019FFFFC8BFFF5843CFFFFFFFFFFFC000BFFFFFFFF033E30000E000000000000007FEBFFFFF87000019FFFFEA7FFEBC07DFFFFFFFFF1FE000BFFFFFFFE73FF0000DC000000000000006FF7FFFFF87000019FFFFD6FFFD6C07DFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mem_init0 = "3FF800FFFFFFF81880E0000FC0000000000000003EBFFFFFC3800019FFFE00FFFAC0079FFFFFFFFFBFFE007FFFFFE30F80000001C000000B0000000138BFFFFFE3800019FFFF5CFFE58003BFFFFFFFFFFFFF805FFFFC1CFF00000001C000000200000001DDFFFFFFF1C00019FFF4B43FEB00C1BFFFFFFFFFFFFFC05FFFF11FF180000001C00000050000000112FFFFFFF1C00019FFF5FD3FD700C1BFFFFFFFFFFFFFE01FFE0CF800400000018000000B0000000007FFFFFFF1C00019FF79CB3FAFC0C13FFFCFFFFFFFFFF02FF98FDC000704F67B8000001700000000FFFFFFFFF8E00019FFA7FBCF5F80033FFF81FFFFFFCFF82F067878200207F83F8000002F";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_first_bit_number = 21;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_first_bit_number = 21;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .mem_init3 = "FF07FFFFFFFFFFFF7C000007FF8E0078035FFFFF7FFFFFC370037FFFFEFFE8000007FFFFFFFFFFFFFFC0FFFFFFFFFFFF3E000000FE9E01F0403FFFFF7FFFFFF09804FFFFFFFFD0000005FFFFFFFFFFFFFFFFFFFFFFFFFFFF3F00038806C603C0009FFFFF7FFFFFF86E07FBFFF5FFA0000005FFFFFFFFFFFFFFFFFEFFFFFFFFFF3780039F99F21FF0000FFFFF3FFFFFFE1989FFFFF1FF40000005FFFFFFFFFFFFFFFFFF9FFFFFFFFF0080039ADC0BFC700036FFFF7FFFFFFF06D7FFFFFDFE80000005FFFFFFFFFFFFFFFFFF8FFFFFFFFF00200387FE0CE0000003FFFF7FFFFFFF817BFFFFF5FD00000002FFFFFFFFFFFFFFFFFFFFFFFFFFFF007001003E040000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .mem_init2 = "0001FFFF7FFFFFFFF097FFFFE1FA00000002FFFFFFFFFFFFFFFFFFFFC1E07FFF20640000F80601800002FFFF7FFFFFFFFE6FFFFFE9F400000003FFFFFFFFFFFFFFFFFFFFFFAD3FFF317C0001F007830000007FFF7FFFFFFFFE3FFFFFCFE8000000017FFFFFFFFFFFFFFFFFFFFF1531FF3F800007E00FC0000000BFFF7FFFFFFFFE3FFFFFDFD0000000017FFFFFFFFFFFFFFFFFFFFF8F893F3F00380FC00FE0080000DBFF7FFFFFFFFE7FFFFF97A0000000017FFFFFFFFFFFFFFFFFFFFEA81B6030001C07800FF00000000FFD7FFFFFFFFCFFFFDFA740000000007FFFFFFFFFFFFFFFFFFFFFF0039B20000C170001F000000007FD7FFFFFFFFCFFFFFF86800000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .mem_init1 = "00003FFFFFFFFFFFFFFFFFFFFE50001B800007380700F820000003FF7FFFFFFFF9FFFFFF9D0000000000BFFFFFFFFFFFFFFFFFFFFE000003CF0C03F00600FC30000001FF3FFFFFFFF3FFFFFF620000000000BFFFFFFFFFFFFFFFFFFFFEA00000FF7C01C000007E000000007F3FFFFFFFE3FFFFFF4C0000000000FFFFFFFFFFFFFFFFFFFFFEE00000FC1E01C000003E000000001F3FFFFFFFC7FFFFFF3800000000007FFFFFFFFFFFFFFFFFFFFE200000FEBFC00000003E7061F0004F0C00FE000FFFFFFFA000000000005FFFFFFFFFFFFFFFFFFFFEC00000FFFFE0783C00C0FFFFFFFF238000000003F8FFA00000000000005FFFFFFFFFFFFFFFFFFFFEC00000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .mem_init0 = "FFFFC0DFFFFFE6FFFFFFFFE0FFFFFFFFFFFFFFFFC000000000001FFFFFFFFFFFFFFFFFFFFF000000F0E0015FFFFFFEFFFFFFFFFE4FFFFFFFF00000000000000000002FFFFFFFFFFFFFFFFFFFFD000000E00003DFFFFFF0FC0003007F00000F000000000C3C00000000002FFFFFFFFFFFFFFFFFFFFC000000C00003BFFFFFE4680000001FC00000000000003C7E00000000003FFFFFFFFFFFFFFFFFFFFA80000080001F8FFFFFEC700000001C60000000000000CA7F00000000001FFFFFFFFFFFFFFFFFFFFB80000080003F57FFFFCA700000001C3000000000000316FFE00000000017FFFFFFFFFFFFFFFFFFF88000008001F077FFFF8E380000001C18000000";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_first_bit_number = 21;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_first_bit_number = 21;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mem_init3 = "00000001C7FFFFFFFC600018780FF3A6B780037FFF807FFFFFC0FF2587FCF0F0000720070000005F00000001BBFFFFFFFE700018FD7FB3E1637C0B7FFF803FFF7FE0FE1E7C3F34F800030007000000BF00000001FFFFFFFFFE700039DAFF67E2C07C0F7FFF80FFF9FFFFF8F1FBCF00620003E00F0000097F00000001CFFFFFFFFE380039DBFFC7E5C07C06FFFFFBFFFFFFFE8709FFC300030001E01F000002FF00000001CE3FFFFFFF38001B2FFFDFCDC07C06FFFFFFFFFFFFF0C3E6F83E00000001E01E000025FF00000003981FFFFFFF1C00117FFC1F91E07306FFE7FFFFFFFFCF3F271E3C00000000F03E00000BFF000000023807FFFFFF8C003E7FFD1E33";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mem_init2 = "F00704FF81FFFFFFFE61FE1EE7F000000000F05E00001FFF000000001801FFFFFFC6003BFFFF384FF8001DFDE0FFFFFFC19E081A13F00000000000DE00002FFF0000000018E07FFFFFE70037FFF9389FFE003DFFFAFC3FF870F8001206F87000380000DC00005FFF0000000038F03FFFFFE30007FFF0793FFE003DFFFFFF7FC30F800016733F70103C00009C0000BFFF0000000038FC0FFFFFF38007FFF4727FFF0039FFFFFFFE38FC00001678CE00307C00009C0009FFFF00000000387E07FFFFF1C007FFF5E47FFF801BFFFFFFC1CF8000001C7E2780007800009C0002FFFF00000000387F01FFFFF9C007FFC1C8FFFF801BFFFFFE38FC000000197E0DC100";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mem_init1 = "200000180005FFFF00000000187FC07FFFF8C037FFD093FFFFC013FFFFE18F800000000B3F227003A0000038000BFFFF000000003C3FE03FFFF84037FFF227FFFFE013FFFF18FE000000000E3FF19C0F800000F800B7FFFF000000003E3FF00FFFFC6037FFB06FFFFFF877FFF0E7800000000005BFFE47DF800004F8002FFFFF000000001F3FF800FFFF3037FF608FFFFFFC77FF1C7F80000000000DBFFE13F8000003F0007FFFFF000000001F3FFE007FFF9837FFC11FFFFFFF77F0E3C00000000000079FFF0CF8000003F000BFFFFF000000000F3FFF803FFF9817FFC33FFFFFFFE70E3E000000000000069FFF837E000003F0017FFFFF000000000F3FFFE0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mem_init0 = "3FFFCC07FEC47FFFFFFFF061F0000000000000061FFFD89F800001F002FFFFFF000000000F3FFFF80FFFEE07FF89FFFFFFFF3E3FE0000000000000025FFFFE37F83C01E005FFFFFF00000000073FFFFC07FFE627FF93FFFFFFF801E00000000000000002DFFFFFD9FD3E00E00BFFFFFF00000000073FFFFE03FFE337FBE7FFFFFF83EF8000000000000000018FFFFFC67C0300C037FFFFFF00000000031FFFFE01FFFB37F7CFFFFFFC1E7E00000000000000000127FFFFF11F8300C02FFFFFFF00000000031FFFFE007FF937FF1FFFFFC3E04600000000000000000167FFFFF84F030CC0DFFFFFFF00000000038FFFFA001FF9F7EF3FFFF01E00430000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N57
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a189~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 .lut_mask = 64'h0145236789CDABEF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N36
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65_combout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 .lut_mask = 64'h470F4400470F77FF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N38
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_bit_number = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_bit_number = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init3 = "C0C8C00000000000FC01C007E000FC01FFFF000E00FFC8001807C00F00000618632FF00FFBCA0EE1C068C00000000000FC010000C3803E000FFF800001FFCC00000FCC3F0000C21830A7F00FB192BE41C1A8C00000000000FDC30000E7C03F0003FFFFF800FFF400240E4C3F0000C21C1853F01F3B169E21C1A9C00000000000FFC3F000FFFC0F15000FFFFF01FF760030000F0000000000800D98DFFE6E833FE191000000000000FFC7F0007FFE0F1FC007FFFF01FFFE0050001F000000000080069FFFF8CEC337E151000000000000FFC7F0003FFC0F01E0000FFF00FFBF0064020000000000008003CF1FF99EC113E151000000000000FFC7F00038F83F00";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init2 = "FF0007FFFFFFFD0064860000000000000000EF1FF27E4001E770000000000000FBC7F00000F8FF80073E001FFFFFFD8068CE00000000000087005FD8E4EE4001BF20000000000000FBC7F80003F8FFC181FF0007F9FFFFC018C40000000000C087022FF1C98320011EA0000000000000FFC7F8010348FFC300FFF0003E3FF3409800000000000000FF0017F19387A0013EA1000000000000FFC7F8030783FFC3003FFE0007FFF920D100000000000000FFC0E3FF278FA0003E41000000000000FBC7F8073F07FFC300FFFF00003E3FB052000000000000017FE045FE4FFFB0003F44000000000000FBC7F00F7C07FFC3017FFF00000F7F901210000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init1 = "7FE002FE9FFF9001BD44000000000000FF87F00FFC0FF9C3FF7FFF7F0000FC298610FF00000000003F0001793FCF9001B98403C000000000FF87F01FF81FF1C3FFFFFFFF70003E957F380000000000003C0400917FCE9003BA8003C000000000FC87F01FF81C80C1FFFF00FF780001C27FF8000000000000000403267FFC98077A8002C000000000FC87F03FF83C00E1FFF800FFFF0000627FF7000000000000000403DEFFF8080F7B8002C000000000F8C7C03FC9F004F1FFE008FFFD8000197FFF000000000000010001E0FFF0080F798000C0000000007F87C07FC1C107F0FF03F03FFFC01C027FFFFF000000000001000DFFFFC0081F798000C000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init0 = "7F0780FF0101F1F0FF03FFFFFFF07C1AF7FFFFF00003000000071FEFFF3C0D78350000E0000000003F0700FFFD03F9F07F0FFFFF3FF07C1F77FFFFFF8003000200073FC1FF7E057036000070000000007F0700FEFD03FDF87FCFFFFF3FF03E1DBF0FF7FFF003C0000003FFC0FFFFE47032000030000000007E0700FC7D03FDF87FFFFFFF3FF83E155F00FFFFF807E0007801FF80FFFFE4202A020030000000007E0708F87C0BFDFC7FFFFFFFFFFC3E302FF80783F01FFC00F801FA003FFFF6006A020030000000007E071FF07C0FFDFC7E7FFFFFFFFC3E2E16FF03FFFCFFFC02F801F8001FFFF2006A02002000000000FE073FC07C0FFDF42F07FFFFFFFFFEE6";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init3 = "140FFE07FFFFFC01F003F8000FFFFB00C602000000000000F3073FC03C1FFCF40F07FFFFFFFFFFE2080C7E03FFFFF007F003800007FFFB00D400000000000000FA0F3F007C1FFCF41FC4FFFFFFFCFFFC0D10FFF0FFFFE00FF00F300073FFF900D600000000000000FA0FFF007F1FFC7007CEFFFFFFFDFFD404003FFCFFFFFCEFF07F000031FFF9009C00000000000000FB0FFE003F1FFC7407DFFFFFFFFF7F8000037FFFFE1FFFF8F0FE000018FFF901A800000000000000F30FFC1C3F1FF87E07FFFFFFFFFFFF880A4FFFFF3E03FFFFF1FC00000CFFFC87A800000000000000F31FF83C3F3FF83E07F5FFFFFF3FDFB98B7CFFFFBFE01FE3FFFC0000067FEC9F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init2 = "A800000000000000FF1FF03E3F3FF07F07E0FFFFFF3FDF99C17FFFFFFFFC03F1FFFC0002003FEE9F9800000000000000FF1FF03FFF3FF01F0FC0FFFFFC3FCF89C0BFFFFFFFFFF01FFFFC0002001FEE8F5800000000000000FE1FE07FFF7FF07F0FC0FFFFFC3FCFABF2BFFFF1FFFCF80FFFFE00020007FEC77000000000000000FC1F807FFFFFE93F07FCFFFFFCFF97F1E05FFFF1FFFFFFFFFFF000180003FC4EA000000000000000FC3F01FFFFFFF03F07F8FFFFFCFF8351E04FFFF1FFFFFFFFB01E00000001FC2EA000000000000000FC7F01FFFFFFFCBF87F8FFFFFEFFC311E02FFFF5FFFFFFFF86330000001CFC26A000000000000000FCFC01FFFFFFFC3F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init1 = "87F8FFFFFFFFC783F017FFFDFFE7FFFFCDE6FF01001CFE26A000000000000000FFF801FFFFFFF03FC7F0FFFFFFFFDEE3F107FFFFFF3FFF0FCB9C670000183FA66000000000000000FFE001FFFFFFE03FC3F0FFFFFFFFDE63F06BFFFFFE03FF0FD201CCF800019FE64000000000000000FFC0E5FFFFFFF03FC3F0FFEFFFFFDE23E009FFFFFFFFFF7FB4007C660001CFD64000000000000000FF83FCFFFFFF3CBF41F0FFFFFFFFFE82C005FFFFFFFFFFFF6C0001C9FC01C7D54000400000000000FF07FFFFFFFF3FFF41D0FFFFFFFFFDCF0003FFFFFFFFFFFEB8000078C600C3D58600C00000000000DF0FFFFFFFFF3FFFE1D0FFFFFFFFFD4F0002FFFFFFFFFFF1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init0 = "6000000719E003C48400C00000000000DE0FF1FDFFFF3FFFE1C0FFFFFFFFFC0F00017FFFFFFFFFF280000000F0D841D48400C00000000000DC1FF0FFFFFF1FFFF1C0FFFFFFFFFB9F00A07FFFFFFFFFE4000000001F9380948C00E00000000000FC1FF0FFFFFF0FFFF1C0FFFFFFFFFB9F00E28FFFFFFFFFE900000000007198068C00E00000000000F83FF0FFFFFF0FFFF1C0FFFFFFFDF89F01B74FFF07FFFFD600000000000333878C00E00000000000F0FFF8FDFFFF0FFFF1C4FFFFFFF9F89F013F2FF901FFBFB6000000000000F2C18C00E00000000000F1FFFEFCFFFF0FFFD3C4FFFFFFF9F81F031EAEF100FF1DAC00000000000019418400E00000000000";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_first_bit_number = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_first_bit_number = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mem_init3 = "FFFFC1F688000001AA383641D003FFFF0000F03FEC91001FF0C7FDF1E1D8001B0F009963FFFFBC3FFFFFC0F6F80013806D003E837300FFFF0000F063E698007FE073FC51829003CCC000D9A3FFFFBF7FFFFF80F220001F8015601C87E701FFFF0000E003E6C807FFE0787E91B98019C600004CB3FFF83FFFFFFFC0F350105F001E980C86C087FFFF0001E00306CC07F840FF16552705CCF00001005BFFF03FFFFFFFC0FBE017F8000056689D818FFFFF0001C00002E403F0C0FF87755C0CCFC0000180363FFC3FFFFFFFC0F3903F800000D5719C1300FFFF0007C000036407E0E3FFE02663F260000001A28B3FFF3FFFFFFFECF9981FA001002A817C167CFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mem_init2 = "8007800003360FF1F7FFFF19066380000001CF051FCE3FFCFFFFFFF3A60F80000018E1DE027FFC3FFFFC000001360FFFFFFFFFB43B3C000000004F02DFFF7FFCFFFFFFFF3A0FC00000065ADC003FFC3F00010000014C00031F1FFC2871E0000000026213CF787FFCFFFFFFFFBE0FC000000150060041FFFF43FE000006E800000003E00D9A000000000340012F383FFDFFFFFF0F851CC000E000DCEC00007FFFBFE19FFFF6DBFFFFFFFC6477E000000000014000DF0C7FFFFFFFF3FFC9187000C0E06EFC00003FFCC015FFFF86A2000301F8600400000000000400002F8EFFFFFFFFFC3FF5187000C0F0737C80001FFCDE998007C18207C00FC3F02400000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mem_init1 = "000601C01786FFFFFFFFFC00FB900000000023DFFE000FF8FFC80003C4020FE1FC3E00FC00000000000601C0CBC3FFFFFFFFFC0E6790000000005BEFFF100FF03F9A0004A0020101C7800D4B000000000006008045F0F93FFFFFFF00688000000000AAE3FF8007F03F1A000C206E001F1C0FFE8D000000000009001022F3FC3FFFFFFF602F80000000014439FFC107F83F7C002900E801E1FC3C010C80000000000900381363FFFFFFFFFFF82040000000066407BF8007FC3ED000C201E51E1FE0E0061640000000000C003C00A7FCFFFFFFFFF83340000040097403DFE803FC3CA8010801F6F3CE0E060802400000000014003CC0BF8EFFFFFFFFF8FE400000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mem_init0 = "0016F800F7F003FF3DBC061003F90E00F0FF10474000000000100000614F0EFFFFFFFFFFF9C000000029D80079FC0FE77CDC708077FA9F9E0FFF61DF20000000001800C120B60FFCFFFFFFFFF8C200000057D9001F3FC0277BDCC1003FFEFE30FFFF41FF90000000001818C300C71FFCFFFFFFFFFA40000000AE8B000FBFF0033A3D24007FE2C1817FF883FFD00000000020000007653BC7FFFFFFE3FBA00000004FA80003E7F2F03EFF08047C161F0FFFF303FC700000000020000007F2FDC7FFFFFFF7FDE00000017FB00400F3FFE0017B40F877EAE07FFFC603F06C0000000030000003016E3FFFFFFFFFFC40000002BF9000C07CFFC00B6381FF8803CFFF";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_first_bit_number = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_first_bit_number = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init3 = "FF8403E064000000005000000108A73FFFFFFFFFFC9000000D7F9000001F7FE41B3201E080039FFFFF080780F200000000600000000E5F1EFFFFFFFFCF50000016DF500000879FF00B740F1E71038FFFFF101E80F20000000060001000076F8EFFFFFFFFC7B90000298F700001F0EFF05BB0318001C2EFFFFC60FC3CF1000000006000100007179EFFFFFFFFA64900005707A00003FEFDFF4F01CE6341F26FEFFC43FD3FF8000000002000100007CBDEFFFFFFFF86A900004E03A00007FE5CFF1104E000E0FA2FFF7887D01FF8800000008000C00007E5FFFFFFFFFFC6D88000A802C0001FFA0FBF931A0000617A37CFF303901FFC400000008000C0C007E0FF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init2 = "FFFFFFFFC7048001D802400C3FE0078FF89C4000415A37FFE603007FFE40000001500000F0000B7FFFDFFFFFC734800E3C06001C100001FB91400000401B37FF8C0101FFCF20000001400001F00000B7FF9FFFFFE7DC00397E0F801C0000007B1E601C18C01933FF0830A7FFCF20000001800001FC00035FFF3FFFFFC7AC0034FC0D800C0000C0303070003FE01C33FE10FC0FF90F10000001880001F800331FFF73FFFFC79C0029F01C001C0000400130F8003FB81CB3FE61FC0FF00F800000010A0001F00070B6FFFFFFFFC7A40053C00A001C0000000080CFFE0F9E3EB3FC41F80FF01EC80000024E0001E00078C7FFFEFFFFC7A200E7800B000E000000B0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init1 = "1E03FF80800CFBF8800003F81FEC000002210003F0000045BCDC073FC797C14FC0190000000000007FF003F00000FBF3000000FF3FE400000563000300000072FED8073FE381C3BFD03D0000000000007FFE007F0000C9C203FF07FFDFF6000005670000000080115FE007FFE189C13FD035000000000000FFFFC007F8004D840FFD07FFFFFB0000046F000000008000BF8307FFE1D7CCFFE035000000000000F803FF007E002D881FFC0FFFFF7B0000066F0000000003045F8F1FFF61FBF4FB8035000200000000FC00FFE01FF02C10FFFC0FFFFF990000065F0000000003832F8FBFFC10E4E9E1C03A0001000000007C007FFC0FF84721FFFCFFFFFF0D8000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init0 = "020F0000000003C097FFFFF80C6A17E0C06A0001000000003F83FFFFC1FF4781FFFFFFFFFF0F8000090D0000000003C093F8FFF81E6F6E80C06A0000000000007FC3FFFFE007C2401FF7FFFFFC0740000D4F0000000021C005BFFFF05E231C00C0664000000000007FC3FFFFFE0183C0E7FF7FFFFC074000050600000000000002F7FFF8FE30F800C0644000000000007E81FFFFFFF801FFFFF00FFFFC07600010600003000080003A77FC3FFE314E00C054400000000000FC01FE7FFFFE023FFFF80FFFF073D0001860000700000000E13FF81FFE660F00C0D8C00000000000F801E00FE03FFC03FFFF800F50FBC0001801C00F00000400E75FF80FFFEA0E10";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N12
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 .lut_mask = 64'h0C440C773F443F77;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_first_bit_number = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_first_bit_number = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mem_init3 = "00000002B001F000FDA20F14663FA459287FFDBFFF807FFFFFC0E0CB66030F0FFFF8DFF906C1C0F800000002ED03C000FEB00396CD7FFC1D1C83F5BFFF803FFF7FE0E12D43C0CB07FFFCFFF9020181F800000006E7C001E006900337B7FF6819BF83F1BFFF80FFF9FFFFE6918430FF9DFFFC1FF1001C0BAC00000006F7E007F0065803B5C1FF98173F83FA7FFFFBFFFFFFC16499C03CFFFCFFFE1FE3010E07C500000002363E07F00748A09181FEE0293F83FA7FFFFFFFFFFF8EB3B1C7C1FFFFFFFE1FE20104AFCE00000004681F07F0072C001E5EFE20599F8CFB7FE7FFFFFFFC2CA0C3D1C3FFFFFFFF0FC201801F8E00000005CBC7E7F003940C35BF3D61A3";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mem_init2 = "CFF8F97F81FFFFFFE15901FAD40FFFFFFFFF0FA601C03633000000077BF1FC0003DA0C3DFFFA466FC7FFE47DE0FFFFC03959F7F79B0FFFFFFFFFFF2608C07C380000000E3B18780001EB0031FFF5445EE1FFC6FFFAFC3FC768C7FE6BE4878FFFC7FFFF240030F8380000001C1B0E3C060025000DFFF885BEF1FFC6FFFFFF7E33CC7FFF658AA08FEFC3FFFF640021D88E0000001C5B030F1E0035808DFFF58B60FCFFC2FFFFFFF1A4C3C0DF6486A9FFCF83FFFF64218B798E0000003C4981C7FF8016C3C1FFE616407E7FE9FFFFF0392C7FE0DFEA81B47FFF87FFFF6C00C7E1CF000000384980F1FF801A43C1FFE22CE03E7FEDFFFFE124C3FCF07FED81C93EFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mem_init1 = "DFFFFFE8000FC0F7000000706880387FC0194FB5FFD75BF0003FE5FFFF196C7FF0303FF240D94FFC5FFFFFC8001F107900000020CCC01C3FC009CFB1FFA5B7F0001FE5FFF8D6E1FC00007FD5400D53F07FFFFF1818990378000000E14EC00F0FE09CA731FFF748E0000791FF0C967FFE06000FDFC00124207FFFFB18387C87FC000001C1E7C007E0FFFF53B1FF6E48700083987CDA607FFC0F801FF040019A07FFFFFC3030D07FFF000001C1E7C001F87FF1A8B1FE8D98300000980ED23FFFFE1FC33FFA6000EAC7FFFFFC3031F0FFFF00000380F340007E3F818891FE9A3820803028C931FFFFFC1FC3FFFB20187A61FFFFFC33C3A3FFFF00000300F340001F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mem_init0 = "3F01DC81FCF27830000014598FF0FFFC1FC3FFF9A03826587FFFFE36C7C3FFFF00000300734000070E01E605FE8DE0000000C1B01FFFFE203FC3FF7C403801A607C3FE208EE1FFFF00000601794200030700EA25F88BC0000007391FFFFFFC007FFFFFFC8038003502C1FF201F30FFFF00000C1E79460001830FE535F2D7800000736C7FFC01F000FFFFFFFF5008003563FCFF001B0EFFFF00001C1E7D23000139FFF935F7AF84000399B9FCE10A4005FFFFFCFFB908060D907CFF48770CFFFF00003C3C4D230001BC78FA35FB9F9E00339F85FEFFE8000FFFFFFDF65800000768FCF3417802FFFF0000783C4DB30005F81FFAF1F83E1C0E99E092FFFFFE001F";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_first_bit_number = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_first_bit_number = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .mem_init3 = "00F8FFFFFFFC0FFF1A000F877F5A0067FBCFFFFB8000003A4F06C3FE2B078403C01D07FF03FFFF80783F0FFFFFFC0FFF510007CA7DC2010FB877FFFB8000000C578263FE2E07880C003F03FFFFFF00007FC000FFFFF80FFF42800076E58A023FF2BBFFFB800000074D8E75FE2407400C007A03FFFFFF0001FFF8011FFFF8137FC8400569D516180FF019FFFB400000019457F0FE6E0E231C01384FFFFFC0017FFFFE0060FFF80007FF40056E9399E38FF0BFFFFB00000000E4ADF8FE720D430C403047FFFFC007FFFFFF00707FF00000F8D0017801971FF3F1867FFB800000C078DDFC7E3618870FC03747FFFFE207FFFFFF000000F3000078A802804189FFF3";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .mem_init2 = "D9C3BFFB800000000E4DFE3E6A30870F003447FFFFFB1FFFFFFF3C003E1380005BA2000F060A1E7F88E39FFA88F000008164FE3E66200F0F000547FFFFFFFFFFFFFFFF00007C4E014EBAFC3E0C0B8CFF80706FFA9FF00000C15CFF1E50100F3F003FC7FFFFFFFFFFFFFFF5F3C0A6560F7A70FE381813CFFE00F8A7FB9FFC000041FDFF1E68807FFC001EC7FFFFFFFFFFC07FC1E2F0199B5E7080C7F03033EFF400FAFFFB9EFC000409BCFF0EB550BFFC000883FFFFFFFFFE001700EE7924E9A7480063F843F0F7FCC1FF19F98C720000037C7FA68E207FFC000D3FFFFDFFFFFF0017C01F10581DA9D80033E887FEF3FC00F98EF98000000003FC1F86DC407FF0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .mem_init1 = "000D5BFFF8FFFFFF0003FFFE51A0006D7E1E18C718FF78DC0061C67B0003000006F91F87F0003FE00005D3FF78FFFFFF003FFFFFF950000C30F20C0E39FF3CCC38F0C3BA400300000DEB0F0329103FC0000517FF3CFFFFFF157FFFFEFDB800003F7B063FFFFFBEFC70F0E158400000001DEC1F234A003FC0000151F3FFFFFFFFFF7FFFFFFF3000003C1DC221F3FF56FEFFFCFC9A400000003BDCFF32B4C93F800001DDE3FFFFFFFFFFFFFFFF0FC00000FEBF30C3E1C0068F9E0FFF2A73FF01FFF3FFFFFB11FE3F000007BFE1FFFFBFFFFFFFFF7F8EE0000097FF98B83C00FE000000027C8F01FF000C07005FA1FA3300100337E1FFFFFFFFFFFFFC3F82200000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .mem_init0 = "00003DBF80002107FFFC1F2F7FFFFFFFF700C00323E11800000747E53FFFFFFFFFFFFFC031E000000F1FFE480000173FFFFFFFFEB00000000FF3C3FFFFE100001C0777F40FFFFFFFFFFFFF30324000001FFF858FFFFFE27C000300793FFFF0FFFF00001AC33EC3801E0367FC03FFFFFFFFFFFFFC014000003FE00DEFFFFFF8A800000018DFFFFFFFFF8001C881FF87807E01D7FC03FFFFFFFFFFFFFC068000007FF02037FFFFE4B00000031AA5F03FFFC0C0334280F7FE007E01F6DC1FFFFFF1FFFFFFFF058000006380C0DFFFFFBF900000011851CC1FFF83E03D165F1F78007F01CFFE1FFFFFF1FFFFFFFF0300000078020FEFFFFFF2D80000001029FFBFFF";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_first_bit_number = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_first_bit_number = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mem_init3 = "83FF150A7FCFF8007F01D8FE3FFFFFF1FFFFF3FF0100003F78041FE3FFFF534800000199D47FFC7F0FFFEAC37FE7F0007F03D07FFFFFFFF1FFFFF3FF9700078F70187E9BFFFE912800FE03D5EA1FF03F837FA9057FF8F0007C07DD1FFFFFFFFDFFF03CFF8A800ED8E060FEA9FFFE70A407FF87D5F503E01F01FCA314FFFC7801D00F991FFFFFFFFFFFF03C180A82724CC100BED5FFFF82D60FFFF7D5FA83E01F01CB8476FFFF1E03001FD11FFFFFFFFFFFFF7C58198F1470030FFFC5FFFD80520FFFF395FD43E03C01F6CC62FFFF8F8F001FFF1FFFFFFFFFFFFFFC0015F737000E1FFFF1FFF8C0CB0FFFE015FEA1E07C1E5810E9FFFFE3FF001FFA5FFFFE03FF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mem_init2 = "FFFFF0201A3E7800387FFFFFFFFF40690703C015FF51E0FCEF9431A9FFFFF0FF003FFA4FFF8003FFFFFF002029370000FFFFFFF7FFF908350700C014EFA800F8CD40492DFFFFFC3F0038F04FFF8003FFFFFF007E447000009EFFFFE97FF910168701C014EFDC03F87220C5E5FFFFFF9F0000F44FFC0001FFFFFFC00E77107E00381FFFE87FF3001BC703801DFEEA07E3640123E5FFFFFFC38000774F0000407FFFFE7E527301F0C0F807FFFA7FE8301963030015FFE507C3AB870FD3FFFFFFF0E4007447000000FFFFFE06560803F000F803FFF57FC8201970000015FFFA81CAA7048BDBFFFFFFFC7C007547C1C31FF8FE1F6A381003F7001003FFF27F8D001C";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mem_init1 = "B0008115FF7940C55C0D0F8FFFFFFFFF1F005FC7C3FFFFC0100752001003FF000000FFFFFFD4001C9800C115FF1E25150C82FFA7FFFFBFFFCFC01887A7FFFF00032A70E03007FF3000007FF8FFC0000ECC00C315FF0F506480B1FEA7FFFF8FFFE3C019871FFFF0011F2A1FE2200FFCC000007FFA7ED0000E6600D315F807A8904147FF37FFFFBFFFF8F0394701FFF00025187FFF223FFC80000001F93E5100073600F715F803DB9F60F7BC57FFFFFFFFFE383DC910FFF00F2B1CFFFF22FFFC800000C0FABE8200079B00FF15F313E69F1523F84FFFFFFFFF1F1E3B180E871014380FFFF243FCB830000000F93880000389007F15FFCF4F7F0B53F86FFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mem_init0 = "3FC7F351C70007947F1FFFF043F81E33800000DEDAC00001CD802F15FF09AC6A04BFF82FFFFFFFFFBFF1E7D0FF839ACE7FFFFFFE41F00FC90000000F1D440000E4800715FFC178781C7FFC9FFFFFFFFFFFF87E30F8A392C0FFFFFFFEC0F04C870000000FF60E4800F6C20715FFCAF4F81AFF3E9FFFFFFFFFFFFF3E2047E99E0E7FFFFFFEC000CC0F00000000E743FC0072C20315FE317EDC3CFF3EDFFFFFFFFFFFFF9E4301CA87FFBFFFFFFE8000081D000000011A00FE0072420315FCA2E8C7C83F3E5FFFCFFFFFFFFFEF77E54E23FFF8FB09848100003900000011B604FC0039600315F0BFEC32C07FFD7FFF81FFFFFFCFE760E54787DFFDF807C08500007C";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N6
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 .lut_mask = 64'h330F330F0055FF55;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N18
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 .lut_mask = 64'h470F4400470F77FF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N20
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2603w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_address_width = 8;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_data_width = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_first_bit_number = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_last_address = 255;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_address_width = 8;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_data_width = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_first_bit_number = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_last_address = 255;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .mem_init2 = "F5878587AA6A4C7AABC909AB0A7F8905D55045350432C03F2363F1F93F1F83E1C93F1DA3F2193E2263C2443D2A03C3155459A83A00A0CD8ABDF5B1ECEAEEA9ABEB8A9ED8A2E2097CE0A3CFACAE33E5F59F5FF4FDFF7FAFFAF9FECFEFDBFBF9FFBFCFFBFFFF8FFEDFF4FA6C366E9343761D1F4F51D4F2205191E4AB1B43A183C9";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .mem_init1 = "1637A1734C1936C1B3791B3691D3751931015299102100B1D40616C05167041E5093061245A205B7256AF277082670C216433B75C6996B9DBE6DEF5CF8FFDFCFFCFCFA9FAF2BFBF3CFBF6EFAF7EFAF9EFAF9FFBFAFFCFBFFEFAFFEFAEFDFBEFDFBFFBFBFE9EDFCBD1A8E999354330E1E1162161D27B1B28E1C2701E27E1C25A1D2281D2191E2291C21B1A20C1920E1B22F1C23E1C25C1D2591E2491E24B1E25D1E28E1C27D1B2891B2741C27021299262C12B2D62E2D72C275261F41E1441A0C1160361801F1900A1A0151D063200B2240D02610B260C9270C5230A6220881C0122000B25004460B985329A03979D2209D0E6AF0CDC10AED813FE513FE70BEEB";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .mem_init0 = "08BEE02CF004CF008DF318FFB375E03EBA52D065168260210600D0A006290C0653DE8753F8C46B903FD8D36C892CF882B18628488265882B083311853D78A477793E85828C3A1511F05512009170D91613A1617C181BE1719D1618E1617018194191B4191C1191BF181CC171DA171E9181EA171EB161CE1316B0E0A613099220F63A215593866641E5B2FC582AE572A0592CF582BF582D1582E0572DF562AF562AF562AF562A058291592A25A2B15A2BD5B28C5C27B5B26C5B24C5B24D5A24D5A24F59260582705827F57281562815626257272582625727458285592955929458282572725727058271592805A28F5927D5725D5725B5825B5825B5825A5724";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_first_bit_number = 19;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_first_bit_number = 19;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mem_init3 = "7C00E377802807FF80FE3701C000000E00000C00C87C0FC77489D0BC83F0C19B8FFFFE53FD800386F00E2E76C3960FFF80FC0B800000000E00000C00557C19936C2A62D8FFFB1663FF01FC3DFEE00FC07CB8FAA1B6E48FFF83F80CE000000002000FC3006FE7164BD0A08282FFFA978DF800783C3F3C1FE0FE0D09563FF347FE2FF044E000000000000FC3E7E07D96D4A22046EEFFFEAD73F000083C3F9C1CE0FE328EF47FEC91FCFFE020E000000000000083A7FD7739B3EDEF07D2FFFE0FE670000C7C1E9C1FC3FE1D216B7FFF6C70FFE00AE100000000000003FFF9F85315B61F03F80FFDFF5970001FDD060E1F83E190EAE1FFFE1200FFE005A00001FC00";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mem_init2 = "00000FDFEFD6987FC86701EA07FDFDA278FC3FDF87F61F1311DB81A7FFFE0CC0FFC005B0007FFC000000FFDFA3D97EFF7FF841C407F2375C78FF3F9E91FBFF3734DFB13BFFFF0330FFC70BB0007FFC000000FF811890FFFF99304042B3E96F2398FE3FDE91F4FC47875FF5F2FFFFC05EFFFF0EB003FFFE0000003FCD262C81FF37E1008DBFF17FED58FC7FD7017E7994B1D293F7FFFFF8337FFF8CB0FFFFBF800001817B431E0F3FE7780430BFCACFEAECFCFFDF002B39B48C754FC9FFFFFF8C9BFF8B38FFFFFF000001C57D183C0FFF27DC3C31BFD3DFE837FFFFDF801BAEA8283F0BD5FFFFFFE363FF89383E3CE00701E04FA724FC087FEFCC3C313FCEFFE5";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mem_init1 = "D3FF7EDDE08ACF38E3A68FABFFFFFFF0D0FFA2B83C00003FEFC4790177FC003FFFEF3C36BFEFFFE5A9FF3EDDCCEE8AE1335CFF93FFFFBFFC2C3FE6F8580000FFFCFF6CE017F800CFF1FF80363E5FFFF655FF3CDDC0F03FB17F45FEBFFFFF8FFF9B3FE778E0048FFE9CA11FE24FF0033FE0FF8035BF57FFF2AA7F2CDDF7F8DBF7BEBFFF6FFFFFBFFFE6CFC558FE180FFFB1967FFF6DC0037FE07FFE715CA6FF39527F08DD77FDD1009F47BC1FFFFFFFFFF927C3D6EF000FCCBE9CFFFF7D00037FE00F3F38DF09FF38AD7F00DD2CEF09A4EAC2F8E3FFFFFFFF18D9C4A7F178EF8EA70FFFF21C0347CCF007F31A9D0FFFFC9A3F80DD0030B380F513F8D3FFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mem_init0 = "3C240C4E38FFE65E7F1FFFF09C07E1CC7C03F32EBA1FFFFE56BFD0DD00F51DD5FF3FF8B1FFFFFFFFBB89988F007C70A97FFFFFFEDE0FF02CFC00F3FF8ADBFFFF29BFF8DD003E5207F77FFC01FFFFFFFFFFE741EF07535820FFF5FFFE5F0FB342F00031D02FF1B7FF1B5DF8DF002C7D57E4FF3E4FFFFFFFFFFFF8A197B81CD98E7FFFFFFE5FFF33D2A00000FE8FBC03FF965DFCDF81D3E823B0FB3FAFFFFFFFFFFFFF59C4FDA747FFBFFFFFFE3FFFF7C3000000FF2C7F01FF84DDFCCF83A4F1D830333F3FFFCFFFFFFFFFDC28976D23FCF8FB0985BEFFFF7E800000EF5DBB03FFCB2FFCCFEFDFB935F87BFC5FFF81FFFFFFCFD696D02787DE7DF807C1FAFFFFE7";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_first_bit_number = 19;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_first_bit_number = 19;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .mem_init3 = "F8F81FFCFFF8F000AC1D877B3CD46E54E74FFFFE3E7F1E30E8C0A7FEC1385AFC3FECF800FC00007F873F33FFFFF8F003ED018BB1F85679C8A227FFFE0D7F0FCAE47A11FECA3B87F3FFCAFC000000FFFF8030021FFFFCF003D5000403D6BE0130E999FEFE0CFF07E7D9F286FEDF3A9FF3FF87FC000000FFFE00070127FFF46C83494002FD43C414088F0DFDFEDCFF0FF94D3C09F29D3314E3FEC3B000003FFE800001F0637FF47FF87760027F3A74D3810F754FFE9EFF1FFED107047A8B301CF3BFC8B800003FF8000000FE708FF83FFF77C8040BFD659EED8E4E7FFE1FFF1F3F755E32BE532CD8F03FCFB800001DF8000000FF80017CC7E7B51C06739D7C0FED";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .mem_init2 = "A6309FFC3FFFBFFF0DEA387E22CD78F0FFCFB8000004E0000000C3FF3EF187FFD427FF3135126E677712DDF9770F9FFF607F7D1EB3F3F0F0FFF9380000000000000000FFC03A01FEFE9F720EEA119CCE7F88A7F9600FFFFF39835E3EC9E4F0C0FFC2B8000000000000000A0C30BDF230D569F9F9D465578DFF06F7FE6003FFFFBD1A5E2ECF1B8003FFE0B800000000003F803E1D0C70B2E9DEC04437AFD46717FF05DDFE2103FFFBF59B0F972AA34003FFF67C0000000001FFE8FF11853325EBBE00223B65F15A3B3E00BFFD338DFFFFF9FA876F344D8003FFF3800002000000FFE83FE0EC46E6841400D3E84BFE443BFF06467C1FFFFCFFF96BE24B193F800F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .mem_init1 = "FFF3640007000000FFFC0001ADC8C78A7521ECD628E19B5BFF9E23789FFCFC7FF6E6E042E4BFC01FFFBA2C0087000000FFC0000005F80017B4F1850959E14D43C70F3599DFFCFFFFEED4F0F646AFC03FFFBAC800C3000000EA80000103A44000C74683A0F7C002738F0F1C3E5EFFFFFF9713E0D64DFFC03FFFFE4E0C0000000000800000014CC000DDD9201EEC00AA7960F303AC4801FF003B2B00CD6236C07FFFFE821C0000000000000000F01F400086BCEB351E3F5B8F9E0FFF8633FF01FFD7FCFF246A01C0FFFFF8601E000040000000008071FFC000680055F9BC00DD3071F80CD2B0FE00FFD407005FA205CCFEEFFCA81E00000000000003C07CC7C080";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .mem_init0 = "E1E03A004FF3EF780003E0C58300FF00C8FF3FFCDC9EE7FFFFF8C81AC00000000000003FCED000004F1FC056C040E447FFFE3F86B101FF00CC0C3C0FE01EFFFFE3F8F80BF0000000000000CFCEA000001BC07CD08000363C00030066CFF3F0FFF0FFFFF542C13C7FE1FCD803FC00000000000003FB200001201FF647F0FFC3E900603F9460000F810061DED23D00787F81FE5403FC00000000000003FFE40000400CC76FFFFCC1D7E7FFFCD1FA0FC0003F3FCDE6FEC801FF81FE6123E000000E00000000FA6000005C7F0CDBE3F9CEB7FFFFFEF2F633E0007C1FC6F820D087FF80FE2801E000000E00000000FDEE00FF67C60CD0C160D86B9FFFCFDA7A004006";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_first_bit_number = 19;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_first_bit_number = 19;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mem_init3 = "C000000CA3CE0FFF04CDF0CF7297C15B187FFC1FFF807EFFF9C0DCE9D5030F0FFFF8DF3AF93E3CA7E000100C06DC3FFF0317FC4DB6BF04125C83F4DFFF803FFF78E09DCF73C0CB07FFFCFF3AFDFE7E07E0000008D93FFE1FFA37FCBD287FE0923F83F3DFFF80FFF9FF0094456430FF9DFFFC1F73FF63EBD3C00020032F9FF80FFACBF42C44FEF9C3BF83F81FFFFBFFFFFE315661303CFFFCFFFE1FE5FEF1407AC0000007BE21F80FF9935346363ECDF3B383F91FFFCFFDFFF869EB71B7C1F07FFFFE1FE4FEFB6E31C000000070D8F80FF945FFC8993F2C7D598CFE9FE783E070E39A18F499C3F07FFFFF0FC6FE7ED971C00000091036180FFCB0F3E682FC290B";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mem_init2 = "2DF8FD9F81C3FC0019F48132820CF021FFFF0FA3FE3E71CCC000001BA1E983FFBC4E12E1F33FC73CA7FFE29DE0E7FC3C25F596224E8DFFF9FFFFFF2BF73E37C7C0000015691767FFFE217FBFF87DD6D9193FC11F3AFC38364CA74D90D1C78FFFC7FFFF29FFC9A7C7C000002E492DB3F9FFCE1FC3F2EF10E10D9CCF3F1FFF71AAAA600C9E8F188FEFC3FFFF69FFD3A771C00000680C3AC8E1FFD89F43F3EE8DDF0280CB3F1F000D72A33F2CBB8581FFCF83CFFF6DDE4B2671C00000489ABD36007FE35C8DF3C61B3F8140F43FFF0FB59A7E1D2C3E991E7FFF87CFFF65FF065E30C00000C4DABCC9C07FECDD0DF3C2369FC160F87FFF1DB2B3E30F8C223DA3BEFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mem_init1 = "DFC7FFF1FFDE3F08C0000189E1BE36703FEB90FBF7832F8FFFA0F67FFCD5DA60CFCFC8125CD32FFC5FC3FFD1FF7DEF86C00003D3155FDB383FF2907FFFFD1C0F3FD8FE7E068D99C3FFFF8C244FAB0BF07FC3FF09E7DEFC87C0000312965FCCCF9F6528FDFF4E9F1F33E48A308AC57F81F9FFF4290FF072207FFFFB0BC6377803C00002E63B5FE718C001147DFEA0E58FDF738382B1587F83F07FE0059EF94F87FFFEFC134CCF8000C0000286295FF1C7700EFF7FFFD0D5CFFFFCB88DB93FFF01E03CC05E34FEDDA7FFFF3C57C80F0000E000054715DFF871B07EA35FFE60A7DF7FCE08EDA9807C03E03C0C1967E677D1FFFF1C1C22DC0000E000058F15DFBC18";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mem_init0 = "B8FEC54FFDC747CFFFFE3B754E0F0003E03C0C1A0FC624F47FFFFE190A2C0000E000141F959FDFC6C9FE72CBFFA51FFCFF7EDD6E9C0001DFC03C008D2FC6716D07C3FE6F5F1E0000F000391E8B9DFFF3E4FF20EBFA9E3FFCFF86D5DFF80003FF80000004A7C77E93C2C1FF6FFDCF0000F00032218319FFF17AF02F39F5E77FF01F6AAA7003FE0FFF0000000717F60F2713FCFF5F5CF10000E0032861877CFFF1C5003D39FC4E7BC00355B5031EF5BFFA000003023EF60908C87CFF17ECF30000F001C043B46CFF8143677B19ECD861C02A5817810017FFF00000020BABFE1FC63CFCF3BC67FD0000E00184C3B4D4FE0507D048D5D381E3CD559D49800001FFE0";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N54
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a187~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 .lut_mask = 64'h051105BBAF11AFBB;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_first_bit_number = 19;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_first_bit_number = 19;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mem_init3 = "00003E0B83FEFFF1613836FBAFFC0000E00128C011B6F01F8F344F4DE8A63F96CCF1445C000043C000003F0A53FFEC7054C03E832CFF0000C001619C1B2BE07C1F8BCD2DD06F03BA3F80851C0000408000007F0EFBFFE0781E581D8E18FE0000C007F1FC1A53E7F01F874EAF85731535F80152EC0007C00000003F0D73EFA0FFD8370D973F780000800EC1FCFA57C7E7BF0096CB26F5AACF0000BF74000FC00000003F05B3E807FFC0E5693F7E700000804E83FFFC6DC38F3F00672A5AEAA83000003FE5C003C00000003F0CF3C07FFFFC8072DBECFF0000E3D982FFFDADC71F1C00D01D5FEB50600001DD62C000C00000001306CBE05FFEFE3C0237E9830000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mem_init2 = "6FFB407FF4530E0E0800C0B3355370000003B0F7E031C0030000000CEA707FFFFF954001FD8003C0CF1C8030025A0E80E0FFC029C2B38000000230F820008003000000005C303FFFFFE5F723FFC003C0FF3F0000021400031F1F83F1891F000000059DEAB08780030000000084303FFFFFF1F0797FBE0000C3FA80005A3BFFFFFFE39CFD15F000000006BFFD90C7C002000000F0BB233FFF1FF0AC53FFFF80009C15E00072B5FFF1FFC354821E0000000005BFFF80F3800000000C004B278FFF3F1F5C79FFFFC0031C04803B8E7E018301E650EC700000000002FFFF80710000000003C031278FFF3F0F613B7FFFE003E1617FF95C6E38300F320F9030000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mem_init1 = "0001FE3FC4790000000003FF23AFFFFFFFFF107E01FFF007DC1BE07DC6237019F331FFAA100300000007FE3F223C0000000003F1B8AFFFFFFFFF1837F8EFF00F3A4383E970601EF1267F0D3A00000000000FFF7FB00F06C0000000FFB93CFFFFFFFE1EE5F87FF80F7CB103F58088131C1B0F817D840000000010FFEFD88C03C00000009FE53DFFFFFFF1103A7C3EF80718138065832631D1F333DCB4C00000000014FFC7EE5C000000000007CDDFFFFFFFF5F4079F7FF80319E79F5F0E2D1D9818D8056A400000000019FFC3FC18030000000007F15FFFFFBFEC2C334F17FC035E3F73640E33CA31C9C606FC400000000005FFC33FE07100000000073B5FFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mem_init0 = "FFDCE0F0BBCFFC001A3B7AC83C1FEDC0ECFF19B960000000000BFFFF9EE8F100000000003FDFFFFFFFBC53FE4AE2F018407B944088039C590FFF5221300040000013FF3EDF21F00300000000FD5DFFFFFE3C72FED95C3FD846434D81C07C61ACEEFF220590000000001FE73CFF2CE00300000000FA8FFFFF7EF9ACBEE89F0FFCC4A25207802721717E381400100000000007FFFFF890C4380000001CF9AFCFFF3EE81BFEF3EF8D0FC487E47B8C2AD08FFE329C03B80000000077FFFFF8080238000000080E47FFFF3C2023FBF8F5E01FB2C8E30798EAD07FF8C43C0FA80000000067FFFFFCFC51C0000000000F27FFFF8003C3FF3C757C3FA264C3CF98F3AFFF";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_bit_number = 19;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_bit_number = 19;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init3 = "3F613FFFFFFFFFFFC3FE3FF81FFF1A021F80FFF1FF0044003FF83FF0FFFFF9E79C880FF0045C711E3FCB3FFFFFFFFFFFE3FEFFFF3C7FC13073FC7FFFFE00080027F033C0FFFF3DE7CF740FF04E86C1BE3E1B3FFFFFFFFFFFE23CFFFF183F42300C3C0007FF00360053F1B3C0FFFF3DE3E7BA0FE0C57AA1DE3E3E3FFFFFFFFFFFF03C0FFF0003F62AE033FFC0FE00940067FFF0FFFFFFFFFF7FE9672006223CC01ED2FFFFFFFFFFFFF0380FFF8001F6203018FFE0FE000D003FFFE0FFFFFFFFFF7FF4600019565CC81E32FFFFFFFFFFFFF0380FFFC023F7BE1F0037F0FF0046000BFDFFFFFFFFFFFF7F7EB0E01AAE5EEC1E32FFFFFFFFFFFFF0380FFFC737C7DF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init2 = "00F008F600000580FB79FFFFFFFFFFFFFFFC54E0149EDFFE1957FFFFFFFFFFFFF4380FFFFF07034FF8C180E7FF000500F731FFFFFFFFFFFF78FF1227296E8FFE4187FFFFFFFFFFFFF43807FFFC07030E7E00F018F9E00380873BFFFFFFFFFF3F78FD980E52836FFEE06FFFFFFFFFFFFFF03807FEFCB7038CFF000F00C63F0D6067FFFFFFFFFFFFFF00FFF00EA587EFFEC2EEFFFFFFFFFFFFF03807FCF87C018CFFC001803BFFC600BEFFFFFFFFFFFFFF003F0A00498FC7FFC70EFFFFFFFFFFFFF43807F8C0F801C4DF0000FE47CE20A16DFFFFFFFFFFFFFE801FA532D3FF91FFC6CBFFFFFFFFFFFFF4380FF083F80084FE8000FF00F17399ADEFFFFFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init1 = "801FF8B72783B0FE4CCBFFFFFFFFFFFFF0780FF003F0062400800080FF033C54F9EF00FFFFFFFFFFC0FFFD784F33A3FE4B0BFC3FFFFFFFFFF0780FE007E00E24000000008F00C2A200C7FFFFFFFFFFFFC3FBFED39F3683FC488FFC3FFFFFFFFFF3780FE007E37F320000FF0087C07E58FC07FFFFFFFFFFFFFFFBFC989F0C8FF8899FFD3FFFFFFFFFE3780FC007C3FF120007FF0000FF7B8FFE08FFFFFFFFFFFFFFFBFC1F1FB81BF08ABFFD3FFFFFFFFFE7383FC0360FFB6A001FF700027F7F288200FFFFFFFFFFFFFEFFFEDF1FF01BF098BFFF3FFFFFFFFF60783F803E3EF86B00FC0FC0003FE31A83C000FFFFFFFFFFFEFFF2F01FC01BE09FBFFF3FFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init0 = "70F87F01FEFE0E2B00FC0000000F83E48BFE000FFFFCFFFFFFF8E06E1F3C0687D71FFF1FFFFFFFFF30F8FF0002FC063980F00000C00F83EAC806F8007FFCFFFDFFF8C5C11F7E0C8FDC7FFF8FFFFFFFFF60F8FF0102FC023580300000C00FC1E960F0F7000FFC3FFFFFFC07CCDFFFED8FD87FFFCFFFFFFFFF61F8FF0382FC023480000000C007C1F55CFF1FFF07F81FFF87FE1F8FFFFFE9DFC2FDFFCFFFFFFFFF61F8F70783F40238800000000003C1DA8F47F8830FE003FF07FE1A1F3FFFF2FD86FDFFCFFFFFFFFF61F8E00F83F0023A818000000003C1C0C6F0FC7F830003FD07FEF80F9FFFF47DAEFDFFDFFFFFFFFFE1F8C03F83F00234D0F8000000000104";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 19;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 19;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init3 = "5C0FC1F8FC0003FE0FFCF81FCCF7F97D52FDFFFFFFFFFFFFECF8C03FC3E00336F0F800000000003E600C79CCFE800FF80FFC806FF4E3F97F49FFFFFFFFFFFFFFE5F0C0FF83E00316E03B0000000300603910FE0F07FC1FF00FF133FF8A13FB7F7E7FFFFFFFFFFFFFE5F000FF80E00392783100000002005436003FC300F803100F8707FFC90FFA7F34FFFFFFFFFFFFFFE4F001FFC0E00397782000000000808BFA037FC0E1E0FC070F0E0FFFE40FF87E00FFFFFFFFFFFFFFECF003E3C0E0079D38000000000000B3F74FFFFF31FC1FF00E3C0FFFF38FFDB8B9FFFFFFFFFFFFFFECE007C3C0C007DD180A000000C02086767CFFFFBE1FE3E3003C1FFFF96FEDA0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init2 = "F9FFFFFFFFFFFFFFE0E00FC1C0C00F8E781F000000C020D63DFFFFFFFFC3FC31803CFFEDFFBFEE21C9FFFFFFFFFFFFFFE0E00FC000C00FE6D03F000003C030EE3E6F07FFFFFF8FE7F07CFFFDFFDFEE313BFFFFFFFFFFFFFFE1E01F8000800F82903F000003C030DC0DFC81F1FFFCC7F0F9FEFFFDFFE7FE7997FFFFFFFFFFFFFFE3E77F80000016C6C8030000030068A61F5FFFF1FFFFE1C00070FFE7FFFAFC900FFFFFFFFFFFFFFFF3C6FE0000000FC1C807000003007D561FEFFFF1FFFFFFFA4EEE7FFFFFFD9C722FFFFFFFFFFFFFFFF388FE00000003434807000001003D961FBFFFF5FFFFFFFE75D5707FFFE2CC6AEFFFFFFFFFFFFFFFF303FE00000003C1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init1 = "48070000000039640FC7FFFDFFE7FFFF296A3F1EFFE3FE4AEFFFFFFFFFFFFFFFF007FE0000000FC1880F00000000200C0EEFFFFFFF3FFF0F2E6CAB085FE7BF8B3FFFFFFFFFFFFFFFF01FFE0000001FC0AC0F00000000224C0F83FFFFFE03FF0F390ED53867FE58CB1FFFFFFFFFFFFFFFF83F1A0000000FC1E40F0010000023BC1FFDFFFFFFFFFF7E62078CAEE01E2C7BDFFFFFFFFFFFFFFFFC7C03000000C341660F00000000075D3FFDFFFFFFFFFFF84A01FE5AFC1E2678FFFFBFFFFFFFFFFFFCF800000000C0006E2F000000000490FFF9FFFFFFFFFFE13400C39BDA7F3B0139FF3FFFFFFFFFFFDCF000000000C000DE2F000000000550FFFBFFFFFFFFFFCF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init0 = "580000392A67FB123BFF3FFFFFFFFFFFD9F00E020000C000DE3F0000000006B0FFFD7FFFFFFFFF8B600000077149B9C2BBFF3FFFFFFFFFFFDBE00F000000E000EE3F000000000020FF5EFFFFFFFDFE9280000001E0A480A693FF1FFFFFFFFFFFF2E00F000000F000EE3F000000000360FF1D0FFFFFFDFF84800000007F92A81593FF1FFFFFFFFFFFE7C00F000000F000FE3F0000000200E0FE482FFF07FDFFBD00000000003C559693FF1FFFFFFFFFFFCF0007020000F0007E3B0000000672E0FEC08FF901FFBFE5000000000003765093FF1FFFFFFFFFFFCE0001030000F0005C3B000000067360FCE14EF100FF1D3A000000000001E3D18BFF1FFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_first_bit_number = 19;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_first_bit_number = 19;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init3 = "78B0FC1FA60000000017FFFFFEF618C0000000000437FFFFC9C3C3FFFF9FBE1B9F4B06278FF27BF7316CF87F18100000000FFFFFFFF100E1000000003313FEFF9CA133FFFF778F8F1D8217268EF060C00318E17F13000000005FFFEFFFF8C071000000003A8AFCFFBD71D3FFFE08A7EF54605287FE3908C0045303C31180000000FFFFEFFFF8C461000000005B3AF8FFFEF907FFFC01FEF03CA0529CBE0998100F6402C01A80000001BFFFEFFFF822210000000078A2F0FF19FDEFFFF8015178538963FF1F01D80098C82FE003400000011FFF3FFFF810000000000038737C0E07FC8FFFE005CFDE9E2CFFFF9E83C03013CC6FE00400000001DFFF3F3FF81A80";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init2 = "0000000039DF7E0097FD5FF3C01FE7B799A5BFFCBEA7C400651CFF8006E00000002FFFFF0FFFF6400020000039177E0CA3FBBFE3EFFFE1FFBAC7FFFFBFE6E4038A7EFE003380000000FFFFFE0FFFFE080060000019CDFE3441F23FE3FFFFFE618EAFE3E73FE5FB1F24CF580031300000033FFFFE03FFFC0000C0000039C5FF2E83F5FFF3FFF33E3487903FC01FE2FBFE0903F006F100000003F7FFFE07FFCCB0008C00003981FF1D8FE67FE3FFF3BFCD370801C047E25BFE5203F00FF0A800000375FFFE0FEF8F61000000003BB9FF7B3FF97FE3FFFFFFF98337FEF061C05ABC6607F00FE16000000431FFFE1FFF872C0001000039A47FB77FFA7FF1FFFFFF4F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init1 = "1E1C038F7FF2A68863FFFC07E0280000075EFFFC0FFFFFB14323F8C038ADDFEC3FEC7FFFFFFFFFFF78F1FC71FFFF8612FFFFFF00C0260000001CFFFCFFFFFF890127F8C01CB7DEF02F597FFFFFFFFFFF605E0F8703FFB5C13C00F800203500000398FFFFFFFF7FEC201FF8001E015B802FD3FFFFFFFFFFFFE003C0F8F8FF7183F002F800001A00000290FFFFFFFF7FFE007CF8001E5249801FD3FFFFFFFFFFFFE7FC7F0F8E0F91ACE003F000009B00000590FFFFFFFFFCFB1070E0009E607E047FDFFFFDFFFFFFFFE3FF07E067F092190003F000006900000FA0FFFFFFFFFC7C80704003EF3B1C1E3FD0FFFEFFFFFFFF73FF80FC317878920203000000F54100";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init0 = "0BF0FFFFFFFFFC3F44000007F3AEDC1F3F84FFFEFFFFFFFF307C003FDE077B220000000000F3C30014F2FFFFFFFFFC3F7A070007E184597F3F8EFFFFFFFFFFFF703C003FE3B8A633E008000003F9410018B0FFFFFFFFDE3FF040000FA1CFDBFF3FB2BFFFFFFFFFFF703C000F3E0674BF1800800003F9600014F9FFFFFFFFFFFFF808000701DBE7FD3FB5BFFFFFFFFFFF617E000001F9F13E000FF00003F870000B9FFFFCFFFF7FFFC70803C001D9B1FF3F8DBFFFFFFFFFFFC3FE0180000E01DFE007F0000F8CD000039FFFF8FFFFFFFF1D8007E0018D70FF3F713FFFFFFFFFFFC7FE1FF01FC0FE05FE007FF0AF04480017FE3FF0FFFFFBFF181007F0002071EF";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N24
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N12
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 .lut_mask = 64'h4400470F77FF470F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N14
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N42
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a186~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 .lut_mask = 64'h3535353500F00FFF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y3_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_bit_number = 18;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_bit_number = 18;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init3 = "334F303CFFFFFFFFA3F63FF81FFF6400276FFFF1FF0028301FF83FF0FFFFF9E79C840FF0049B311E33D5303CFFFFFFFFD3F6FF3F3C785C8394837FFFFE70CC30647033C0FFFF3DE7CF700F734E3D89BE322D203CFFFFFFFFD23CFF3F183894BFB5C38007BF60DC102AB1B3C0FFFF3DE3E4890FE3C42F61DE3ED8203CFFFFFFFF803C0FFF00C331EA9CD410200640B50C6D7FF0FFFFFFFFFF5C1E672738979CC09EE6FC00FFFFFFFF80380FFF807111802EA8071E06001F0587FFE0FFFFFFFFFF4E0CE00E2A3AE4C89F16FF00FFFFFFFF80380FFFC05AFA5E1CFFDBEECF004F13DBFDFFFFFFFFFFFF5E8AB2EE2FF266EC1F76FFC0FFFFFFFF80380FFFC74CCAA7";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init2 = "00EE1309800301034B79FFFFFFFFFFFFFF0E53EC7E2E8FFE189BFFC0FFFFFFFFC4380FFFFF7C3C77F8C17F2B00E001437731FFFFFFFFFFFF78CF0D2744AE17FE41ABFFF0FFFFFFFFC43807FFFC347DB67E0FCC2B199F0583F73BFFFFFFFFFF3F78ED238E8803F07EE617FFF0FFFFFFFFE03807FEFCB77464FF030EFF5E308C4197FFFFFFFFFFFFFF00EFC7CE1085807ECD76FFF0FFFFFFFFE03807FCF87CF6E7BFC3F160DDFFA719AEFFFFFFFFFFFFFF002719C1E28CA83FCA1EFFF0FFFFFFFFC43807F8C0F9E2AEA30000E1B9D29199FD7FFFFFFFFFFFFE801B9A008400DE3BCE1BBFF0FFFFFFFFC4380FF08339E16D8E8000FFFF124CB1AD6FFFFFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init1 = "801FC74A884DE77E47DB1FF0FFFFFFFFC0780FF1533106C900800080E0FDC508796F00FFFFFFFFFFC0FF1CCA56B5947E403B1C30FFFFFFFFC0780FE1F7600ED9F00000008EF15EA54047FFFFFFFFFFFFC3FB9F5626B2B4FC503F1C307FFFFFFFC3780FE1E7E37FEF1F00FF00873F322C0307FFFFFFFFFFFFFFFBBC0AE690A8F892E71D307FFFFFFFD3780FC3C7C3FFFE7F07FF0000E0A42A01C8FFFFFFFFFFFFFFFBE58662493DF092C61D307FFFFFFFD7383FC7360FFB96F01FF7000278BFC21DE0FFFFFFFFFFFFFEFF0E01273395F0A5C01F307FFFFFFF50783F8F3E3EF8B3E0FC0FC4003FE2998C3F00FFFFFFFFFFFEFF126827C791E0A8C21F39FFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init0 = "60F87F06FEFE0EF500FC0000000F822CC801F00FFBFCF00FBEF8E7ED212D14A7EB67FF1CFFFFFFFF22F8FF7F02FC666680F00000C00F92366AF907D870FCF01DFED8DA49E37E1EACF48FFF8CFFFFFFFF70F8FF7902FCE26280300000C00FDD3C98F037C78FBC3C0FFC0C18F2237FEB88F28FF3CCFFFFFFFF79F8FF7282FCF26780010000C007CD2F32FFEF8087781F1F86066FB4C71CA458E51DF3CCFFFFFFFF51F8F73483F4F273800100000003CD5C38B7FB928FE0E3FF0606EA26800C1372A91DF3CCFFFFFFFF51F8E00C83F1F24D818100000003CDC806FCE4B87302E3FD3606187240000282DF1DF3DCFFFFFFFFD1D8C03F83F1F252D0F8000000000D36";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 18;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 18;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init3 = "B40031FB0300C33E3E0579E0AB090F82130DC1FFFFFFFFFFDCD8C73FC3E1D35070F80000000000D2366D5534797ECF382EFD8390C31D0D80440FC1FFFFFFFFFF95F0CFC783E1D32C203B0000000300A92950E18838031C700CF635FC81ED1A8FCF9FC1FFFFFFFFFF95F01CEF80E1F3A198310000000200C1C8003C331F0783100F9909FC4CF0393FB51FC0FFFFFFFFFF84F6F9FFC0E1F3A698200000000084200E137E3F196303C70F3217DF26F03A3E893FC0FFFFFFFFFF8CF7F3E3C0E1E7ADD800000000000965C44FFF003D3CE20C0E45770712707FF9423FC0FFFFFFFFFF8CE7E7C3C0C1C7CFF80A000000C02468471C39C0B99AECE200CDEF038950EC61";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init2 = "3E70C0FFFFFFFFFF80E7CCC1C0C3CF90981F000000C0241A2F4F00F0FB23BCD17CCD0C158F20EFA0FEF0C07FFFFFFFFF80E7CDC000C3CFF9303F000003C0B0123BB0F8FFE1874EE80D8D4405A3B8EAB04C70C07FFFFFFFFF91E71F8000838F8F703F000003C0B1DC09E37EF183FCB4B7261E441D71D17A5B5078C07FFFFFFFFF92E87F80000316C999830000030069F21BAC08B103FF9E3F1F9143E73C770516213CC07FFFFFFFFF0AD9FE0000030FCE9387000003007E8E1B6C06F107FCC0C54D26807F1F7965E5DF3CC07FFFFFFFFF2AB6FE10000303440387060001003F3E1FD901F507FFF0D1614C8F9FFC20357D163CC07FFFFFFFFF2B3BFE30000203C6";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init1 = "C3870F0000003B2C0FB301FD0FE7F1FEB0BF4F26F862C225763CE07FFFFFFFFF2876FE3000000FC6230F0C00000022D48EE1C0FF0F3F1F0CB365F137A16760C2263CE07FFFFFFFFFA81EFE3000001FC7D50F080000002D7E0F96E0FF0E03C3089BF27E59981E7746C7FCF03FFFFFFFFFE73F1A3000000FC29C0D001000006C6C1F6CF0770FFF03712F19959B1FEE8BF36FFCF03FFFFFFFFFA34C43300000C3423E0D100000004B4D3C73FCD307FE03C6D10E06947CEEF584CFFCB03FFFFFFFFFFAC800200000C001762F1C0000002960F8059C000140071463873CA94EBF320EC9B1303FFFFFFFFFDA9000300000C001822F3C0000002F30F00C9C000000182D";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init0 = "9407F1CA40A8FED49BB5303FFFFFFFFF5C300E020000C001B23F3E0000006710A0F2900000001863DC07803997E2B5640B8D303FFFFFFFFF562E0F000000E1C1423F7F000000624E8057F201F8020176F003000EE131848A230D103FFFFFFFFF69680F004000F1F15A3F7F000000FAAE8115C207FF0260595800000080B4E0F3233D103FFFFFFFFF14C00F004000F3F12A3F7F000002FEAC86480B1F0782E01F80000000F0CDE6B7A73D183FFFFFFFFFA90307024000F3FFAA3B7F0000068FECCEC09F9901C0BF6807C00000000D9559873D183FFFFFFFFF880301034000F5FF983B7F0000068F6CCCED3E9100C01DCF07C0000070003A1A1F3D183FFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y1_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_first_bit_number = 18;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_first_bit_number = 18;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mem_init3 = "0C003E48D9FD0F8D903B2497FFFC0000900E704015628E1A4F228417ACA54743AACCA1DDE03F43C00C003FC901FC6C6E6FBCAF161CFF0000300FB89C1E8F9073D18F85B7C8E83A6CBC712775C53F40800C037FED21FEE077CDF69C1378FE0000304912FC1DF997EC1C847D45174F9FA1C700B3650F07C00000033F6F49EFA0F835148C03EF78000071E692D4F905369FBF0054E3FDE53DA8FF009E9C040FC0000007BF64C7E807FFA0DB6B927E70000073B7600FFE3A326C3F0057AEEC730E2FE001FEA1C003C1E00007FF7DF7C07CE303B0F01BECFF00001C28410FF7CA26DD1CE33CCCDA310F99000ADD64C000CFE00007D376B06058E239BB42C2E9830000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mem_init2 = "171B0180094AE98EC8FF201A8C7E4800000182E8F9B1C7E30000000DDF867F31C0595B41FD9E03C0B024C14D3473C97F1F00277E176A60020006A0F3AD008783000000013A563F3FFF1685A23FC803C05CDD8000010D80031F18EAA56CD8C00000024D6EF687804300000001DC503FFFFF086FF9B9BE00004B118778A04583F4C99B5BC24C0F000000027FF9B7C7C002000000F013633FFF1FEE94BE30F18000E0DDE23C93E2000E0E3205281920000000063FFC91F3800000000C00D5678FFF371230F200F0C003B3D19FC49A2F0E630195317A0A00000000026FF708510000000003C0EF748FFF230E5FBF7FBCE0033D5B407AFD71C82C0C230FCE480002C0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mem_init1 = "000E2E2398790000000003FF48F8FFFFC1F8810DC1BCF007DBBC1F86DE0891D5CAA98EBF600400C000093E37203C0000000003F19038FFFF00FEFD2F06EC700FD51A4C9439A2E6E935708CF39C0700C000176F7FA51F06C0000000FF089BFFFC00241C28F47F380F9AA6FD1F9184ECDAD6CF6095CB0700C000046FEFD04C03C00000009F591A7FFC400C213ABABEF8077C8A7FD4DC53C9988AA321594F0702000008CFC7EAD40000000000076D7C7FF0F006C9079E7FF8034CDF63081EC71156969400AF25010000001BCFC3FE38030000000007D9EC3FF0BAC74DCA2797FC03BA3F8EEE16D527B1AD266D36E060F000000B0FC333FE7100000000070F6F1FF0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mem_init0 = "FCAD338E53ACFC00E587B8905DEDF9BE8AE1C293E070F00000380FFF9E66F10000000000CF2F0FE04011A1C17739F0185B66A3E10B791B35CEF940E710F1B00000257F3EDF65F00300000001290D0FE00D56CE0D36FA3FD8D753D10653071938911F43DA8887F0000473E73CFF2EE00300000003245B07E08D1D204D7C008FFC9A92153980E430F945D069F55801600004547FFF8887F5B80000001C0873B7F0C4C6BDDDCA3B650BF24B8A9B940F087F81D164E3BC01000000077FFF88018A3800000008F67B83DCC13FE5FAE41F921BE9BD6107B36A8A7A375DCC8FA8000000006C7FFFCCF911C000000000D4AB000F7BEC04FE2348FB3E4F684230B3200BA0";
// synopsys translate_on

// Location: M10K_X14_Y1_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_first_bit_number = 18;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_first_bit_number = 18;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init3 = "97863C1FCC300000002CFFFFFE7478C000000000089B000F2244D4FEE0517D9A6A788AC913C9D408CE00787F7023000001C5FFFFFFF150E10000000036C7013FC7E645FFC34FAE4C8F04194A0EEA4B3FFDEFE17F7D1F000001AFFFEFFFF8487100000000B8380377D6725CFFC2C6439F53E087B9FE301E2DCDFD03C3631F00000303FFEFFFF88265000000005890C72774DB68FFFCE1FF60AE823794A24D8ED4759402C0639F000006B9FFEFFFF8A12D000000007BE0EF031DDD70FFF871DD374919BC031306BC008F612FE0B8CC000005D5FF3FFCF80718000000003A2163701F0590FFE00528ED8C7A7F009285243036B56FE29F6400000FFFFF3F3CF81251";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init2 = "000000003B45711DBF06A8F3C01FD49AF6EFA603B2A13303A4E0FF8C0A40000006CCFFFF0C3FF700002000003B9D610993C98CE3EFF1993BF18BC118B3E21F1C3CBEFE183500000007DCFFFE0C1FFD68006000009B8FF13CB1D7C4637FE18158770063673B26C8E34BCF587012C1000004DCFFFE0301FCD000C00000BA4AF0B6C3FA0033FC0C39F3A5BE58561E2ACE06DE03F3E6D030000004B7FFFE0700CCBC008C00003E747CAE0FEE0423FC0CB031BB98024F47AF6E06CC42F7EF740800000765FFFECF908F25000000003C747EBEBFD0EC23000123F6CC38033261D56F4C0204F3CF6D9C00000931FFFEDF8C842E000100003A029CB6FEB4EC3107C30143";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init1 = "1E6464B77FF3D15EDDFFFC07E0287C006BDEFFFC0FFFFFA65B23F8C3B97BEDCB3E39FE1FFE07FFFF67F67DB243FEF7F783FFFF00C0807800599CFFFCFFFFFF829D27F8C39D360AEC2E8AFE0FFFFFFFFF5DA2F1B97C7FF44BDC00F8002014170C1D18FFFFFFFF7FED6E1FF8001EBA83B82E017E0FFFFFFFFF9800C7393B1FA93613E2F800002813040E90FFFFFFFF7FFC277CF8001EFF19C01E0F7C0FFFFFFFFF97FC9F31B6F31B16E3E3F00001AA97800A90FFFFFFFFFCFB2370E0009E3FAE847C5F7C0DFFFFFFFFD3C738E3A9F739CEF7E3F0000171878115A0FFFFFFFFFC7CB8704003EF55E59E38507C0EFFFFFFFF6BC7873C5688F8ECFDC3000070DC0681";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init0 = "1FF0FFFFFFFFFC3712000087F39AE69F38AA7C0EFFFFFFFF2C7C03DFC60940079F80000070D4448100F2FFFFFFFFFC315B070087E1AC6D7834A5780FFFFFFFFF6C3C0FC02C4B76E5E088000073FA228008B0FFFFFFFFDE3F6170000FA52F43F83087B81FFFFFFFFF683C7FF0CE0A4C331800800043F863001AF9FFFFFFFFFFFF708B00070D77563A30F8B03FFFFFFFFF597E003FFE1A0D99C04CF00003F95000099FFFFCFFFF7FFFC34B03C00D70B11C31DFB03FFFFFFFFFB3F60187003219E01FE7F0000F8D4800159FFFF8FFFFFFFF1FB007E01D2FD0FE3112303FFFFFFFFFA7F61FF01FC33838F1C07FF0AF04A0302BFE3FF0FFFFFBFF18C807F0007B11EF";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N3
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N54
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56_combout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 .lut_mask = 64'h010345CFAB03EFCF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N56
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_first_bit_number = 17;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_first_bit_number = 17;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mem_init3 = "ADF0F0A8FC0F35209E8ED30FD5E0F00E70000CF1A0CEC75A472E0FD25CFD259636F04221F91F13A1FF91B86E00CFFD249EDC118F3A80F00E70000C79757AB024EA2E5639FCD58D913701E61D08E2EBD664DAA5F3593E023F83FBA3F17880C0027C0E0307473A63708E040E5643E6CDAD69FF7A3F5CD51869AED6ECD26043F0BE2FF275F4000080007C0F4347C04D8CCF540056DD4FBA01FA5CC06B2248159B68D3B9B9F99FD2D5A4FFE03D2570F30000FC0080A49350F1FCD066914557BC3AC1DCFEEDC7ED0DD88A8476EF033530D100F7E014E671F80000FC0000C32DD50BAAD34728B9D3A2843607C3D5F52FB537D4E5B3C0B474BD8BCE89E027ABBD81FC3F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mem_init2 = "00000C5D0284719481537BDA8DB97F332FFD6E01B32852A31A0774A6EF8FCCA0BFC031BF3F6CFC3F0000F15C714E8D182233F02DBBFDF10428FFEC653ECADF49AEA8A96AB185CEC1FCC76E36FC400C3103FFF3B9B3AA35A451C6BAB28FE62E5CB88E8C26B34439A0F0AD1545B18CA62D797C741F12C20E31FFF83DEF6567847369BA3F75B3DDFE79C3A774C791B19DEDCFA2BACF8002C6E8273BD6A7587CB1A02CFC820915F2EB0AF2AF3BD1B3FE89BD2835F5ECE0ED5FA196478CC443C3FE541B2BB40EC1F3F900FBF5B33D05553FBEDD2DD3FF1FF1D353FC33D9A9F47D1E6867D3BA4B03F0DF5A5363C6F98A3FE0064D4163820B0DD8ACECB1F3A497A3335F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mem_init1 = "E64952ABD31BB8D0CB7F69B903F8F9401483E0E1A5C6EC306EA22AAA26D5C0681ED590191AAD22095EC922C3B333E296D2B035240FFEBE130E8FC748D800B0B87E976AEF5A7A64CB0E84FD890F12802F724C34DC741153835EEBD6DB0FFE8F07D7E4E500219B2ECA7AD90E63AA32933B16613F72719F8002F6BE2DDCCE0BB041A6DDD7A33FFFBF1F1C2257F89EA5A8F09DC8310479C1184DD981FFAE724671DFBABE4BCCA5EA27538B440EEBBFFFFE0EC0943396AC5AC3ADBE1DFBF7CD00485CF735174DA32503D38B20438B1EEE5638B939E3B4FFFF01FE4D94F4C1F7C2ABFCDE3CDFF3890366C5A98AACAF144101113161C7ABF2F50348D290215CFFFF6F06";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mem_init0 = "2A168CB438A79E6CC1D79F81A154E1E131652C3C605D0198C907D7AB05F9E075E773F3D2F0023F71A4E9D9125C14C94CC3B0EF8E020AC0AE83050D1144AB44D5F607FBEB31EF7948812ED47EF0403FF1E1DD01C8814A2196AD0AFF887B02832E6FA3C8FAACA0B436705599ECFCA77FE6A69523BEC3FE203F2B17A95B9BCD58C23F1AFAAEF3F1606551B17B97FF680232D8450DEC3763F85AF6072695C7FE603F87F87E08C178F5F3896750FF97CDD6BECC217AD19089F1013005CCDC3A43E8366F92060C4FCFE1FF466788F254F12076880B090486E0C27E3943A129A5CBE301CFCFCCDB89DDB07B39574A9E23B1F3F0F84627715D788451E5D897C03AC88D0A";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N54
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a185~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_first_bit_number = 17;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_first_bit_number = 17;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init3 = "A14E4710804EC08301BB3FFC86971E4000000001C2D13C33862D718DD01B9D5927D01B7EB52055C8CA15A97D356C0000621A3FFC831487ED00000000B2A13DC26D2FAE1C01678F6A8140232C8CD06CE99F51617F32B3000002A53FEC038BCF7D000000002E64B38AADDF1D7C06EC504ECE4817C373FD510239EF3BC314100000057C7FEFC382D96900000000C1C4255BADBB387D0010B4396F02BE089C80397B843B5AD48DC2000008A77FEFC3C804B1000000007B388F209B27067D18EF70F11244E5ED51077FC1A95A2F2F1BE70000086BFF3FF37845BD0031000023A95BB70CCADD7F7865F09D4EDF3F05DEC4F732629E6F7D292B00001570FF3F30381B2C";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init2 = "00000000219D49E585CE84B34010A2F58F7E9903FEA3688C0F6DFF929326000018EBFFFF4ADFF2E100240000BA05514EBB2390632FCE5DC7D915FE64BD675AE48B02FEE71D33000002F23FFE0FE70CA8006000004EABC9E86926B8A3DC9E7D373E743A2634ED3665DC4F5B882DB202C018231FFE03EE6C3C00C000007FFD0C633B57AC5302CD348813F5E5A91F80F01AF052F5D6EE5902C01906FFFE07C34DBA008C0000EB7E83B74F4F7A4200CDB8E91D7747F74672209A62B173DC9B181EF01D15FFFE0F51292700000000A9A88D4A2E37134EFFEBD9669F36CE556189E055837711AC87527FF01081FFFE127383CFF8010001EFD6AE394756F351F834F778";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init1 = "1E0999D177731A645E787DE7EF7EEA701506F7CC0FF0FE32F322F8CC7BACC7A3BD36912701F800E077138C9EB41FE9E95CFFFF00DF6007DC2A9CF7ECFFFFFE0C8326F8CC5C0C62EA298AF137000000003AAF76DF8D8EAD97CDE0F80E279CCA902818F42FFFFF7E6B241FF80397BA63342964713700000000E4DDD95A4D6654B4301AF80F83788E9A1770F43FFFFF7F1F1E7CF801128BCDFF997C733780000000ECC58372D314FCC8E4FBF7FFE2CE0A4738D2F43FFFFFFCDAC473E7C09EA856C57BA3E33580000000A82B493DE3FB57780BD0F7FF626E8A0222A1F43FFFFFFD44C1774FC3EF63597B27E6E036000000004FB9994C82916AB33D3307FF82D982C2";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init0 = "B351F43FFFFFFD2B6B000F54F3DA0E11270FE03600000000384005E06E13AF22624107FF8CF3C0C6AE5AF43FFFFFFDAE75F71F74E51151650BFFE473000000007A01F047E4593C23674901FF8FCFC20FC7B0FC3FFFFFD22607433ECDA9CDF41C3FF120E30000000046058030DE1E63B75BF080FF3BC2918EF7F9FC7FFFFFF9E738F93C07439F4DDE7FB980C3000000001143F0C71E2ECF5523BBF003F2F25180319BFFFCFFFF7F07457803C0F19971FC7EE480C000000000EB8A6088F4C4FA0DD094F0005CC400602E9BFFF8FFFFFF0F5BE907E0E3AE261D6E4B20C000000000740810111FC5D8DD0DA27FF0AC75684DCC7E3FF0FFFFDB1C582C0771F41563EC";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_bit_number = 17;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_bit_number = 17;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init3 = "ED2A20C300000000708820081C05BB27E8D0FFF1FBF1B048C0783FF3FFFFC92497D80C3735425B16EDCE20C3000000008BCAC0C73045BF59BDE34EFF3E8F5A48179033C3FFFF25E4CB3F08B45BA557B6AC1F30D300000000BA00D0C119A68CD35FC37FC75F9F942CC051B3C0FFFFA5288339086CD631685FA27A31C300000000682C0C0105035B1A53F9EE1E9EBE2C14B2B9F0FFFFFFF0FF668A3CE81AB4E5C355E6C3FF0000000068F80C00818DFB6499631AD4CE56341A143FE0FFFFFFFC07101D701701D379CB546E00FF0000000068F8CC004091140E92E0D0D9377FD18DC9FDFFFFFFFFFF006F91F5A55FE73A6F9FBC003F00000000E8B8CC0047C4D10F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init2 = "0B1D39895EFC841C1B79FFFFFFFFFFFFCF027A62A6B221FF1999003F00000000AC28CC037FB447DBF8C3FF79FC9F81CEF5B1FFFFFFFFFFFF7836E4278B6C581F42390C0F00000000A408C4073C47B6CA5636AA5F29D09265A53BFFFFFFFFFF3F7815E44853214F86F8A30C0F000000008008C40E1CB5B9B1877CADCF8A0C4E2B73FCFFF9FFFFFFFF46928C0FE276D286D1CA0FCF000000008008C41C0F4D2A504BC409D049C013412AF8FFF9FFFFFFFF43387BB16A0938C3D9560FCF00000000A488C408C0887C2D2F1FF8D9BAF6BFE189F0FFF8FFFFFFFE80D4B11E243946C7EAEB4FCF00000000A488CC0083CA13EA128FE4FCF7076DD1E9A8FFFFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init1 = "A0D1791AEF343F8255BAEFCF00000000A0480C30ABDEE797809FE080FC86589B39A800FFFFFFFFFFD0FFEAF099F63C825B98EC2F00000000A0480C6664A88EA00FFE000F8D8A25EDAF86FFFFFFFFFFFFC33B357DC9FA251D6556A43F80000000A3480C66143A7D76E0F01FBF87BB909E6A07FFFFFFFFFFFF7F1BC7F9A8E4BB1BB72CA53F80000000B3480CCC345BFF5388E70FBF709C15A4BF38C3FFFFFFFF00FF1A1FBA2D529637B489253F80000000B7083CC8F60F9B228F1FF70FC2E7DE1AE196FF1FFFFFFF0002C0C7B068FC6837839F273F8000000070483F90FEBED85512FC0FC383300E2916A203F3FF3FE00F82E3CBC4485824E793F5253600000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init0 = "4B8841FEFEFE6F757CFD0000070C39020C1DCC7FC404EFF74D1829A8E7B7FAD1D2A80113000000008888C38002DCD7EFBCF7F000C7CC2FE84D9906266D0DCF6D3D2BCAF0E5460ADB5313C08300000000D888E32502DD53D68C37F000C7CC40E6E697D6BF404433F7FFF52B51249C912F1B17CCC3000000005188F5B982FD43DB8C06F000C7C45CF529C0234F67881EEFC5EA80DA087F45D74145CCC3000000007988F7C083F502C28002000003C3DF975DA4092808E71BFF758AF24D2313290A3F458CC300000000618861F883F602B40180000003C3D9E9DAEBD89E7F1D1BFD418B6BBDD10717FAB56D0CDB0000000081A807B093F6022350F8000000001113";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_first_bit_number = 17;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_first_bit_number = 17;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mem_init3 = "3307BEA3D3017368DAA8D644A82C00005007D8E817026995212DBC359DFFD85F81AA7CBC9EC643C7F307BF239303AC59E6007B260CC300002006E21C1BB1486BBEB039BFFAEED721F329A7BB3AC6408FF204ED046B01E347FD9DC18D58C200002009D1C41B4A061813B4FBDF9BA4D9C7A681F1F9F0F6C77CFC04AF9FEF6FA4049CAB0C951D4900007E515328FCC8E554BC1C529995A542F4E803AF741BCCCFFCFC0B7F9698E804007E8CE88B485000006CBAE583F7EFA90B3FFF7D87773C7C3C1E02DB2AD013CE18FC0BBF08D4D37398FA7957332CFD00009C2B0512CDA19592CD1C1B7AFF407916DF4659585030D0107C0B1305C4AF55149552E54E20830000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mem_init2 = "7A7D47BFF5B6C56E292C355EBBCA2C7F0C2DA400A277D9130007C0FCF69D78CE2F6515C11D8CC3C3E0C2428E5A35A768D0009B0BE7E7780D0C05525D22C0B873000000FF6AC938C000C7E4D8D7F7C3C3A8E18000F6DBE003D7D6518002B63C0F0C001D85D9B7BFB300000000463C3800F0E4A46DD6B20000BEEBDB842B677C0B3656D09005CCBC0F0C04A8331847FFE2000000F1374B3800135C7BD14BE68000F223C751A8CF81EE31A1F80743DBFFF004042862F3D3BF0000000C01237488002B1C7262FF0FC3C3EE17E0453A9FB473794649F80D7FFFF0000C11EA99653C00000003C0516288011569FEC7444367C33155BDB88963591A6E89C0A6C52FBD20";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mem_init1 = "0114563CC2D94000000003FFA6AE78003276B06E3D5E77E4522E118B10742701AE1475E029DC0F2001180C2945BC4400000003F145E47800C0117A7ED42AB7FC55FDB74356CB32DC986E65BAA3FA0B30010D975023AB66C0000000FF84FF4313DC5BD0C3F0F1DBFCB3FD3C74D3352EB383A95D4741FB0F30002097EC59A543C00000009EC23EC313B83E15BCBD7679E4C6C10FF7CC26C02DE70AA07745CBFDF0033E33D42BBD80000000000771E8800F2FEE7FE76C5FF9C3F47805B012365BE6FC3334AA8FFFFFF0070D3350E37A830000000047589FC00F359C6E4A8FD7FDC3AA561498335C6B733786FC4EA1910E000E2EF3C22C737100000000475A0EE00D";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mem_init0 = "43D0296CC5F27C00DEA2DD3066F04BFD1D9BEFB8C189CC000E41F3FF9205F10000000001524FF01DBECDCF392BD3F018DD05439889DCDF588DE7E37ED38EAC000E4A8F26DA47B3F3000000FE132CB01C7368D6181FF43FDB557BC688AC85854A556167C30B58EC001AA166243C83E1E30000007CDB16981E907C465C504E4FFCA30BDB4E0C10D1602BAA4ECA295F80871AA7BFF07B914C6B0000001D44F4F3CE38A5672FE0EBC96521395CAB3C49860E75F25B13EC3EE08F0EDCBFF45B4A123900000009FDA84523CA378689D2B21C9C451471C421AAE5754F3DD64F063FC0830EB7BFFC347F95C00000000120A28F377324158D10EEB2FD6776C2B131DA0550";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 17;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 17;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init3 = "A46FAD1FFAFF3ACE49E8EBE7F38A1D3B0F153EFC000000008C28D88153E6230D30F8000000001C09809E6FB995793CD8590785F0A7D60019B4763E7C00000000C586D48B83E62375433B008000031CC8DB81D16E5BFAF393FFF33C022BEC267047A63E7C00000000C587239780E603BABB31000000023DC3B0E0338BE216731328A352C28DB3C38185223F7C00000000D499150FC4E6039EBBA0000000009BE873E279F915A486A70F7FF3206281D28EF3403F3C00000000DC980B22C4EE178ECBC0000000001686B1DE1BCD2915ED8A0ECD9FF8B8C4B4D806C03F3C00000000DC881C43CCCE37E3EBCA000F00C3AB6A7E7406B1A155B463FF50668F98972083";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init2 = "B28F3F3F00000000D0A83FC9DCCC3F958FDF000F00C3AB085F52078F4492DD7763D47391C7412A80CF0F3FBF0000000050A822F83CCC3FFB27BF000F03C37F7BF59CF8069E787D3A0BB4BB1D5C116712BD8F3FBF0000000041ABD1B33C9C7F95633F000F03C33749C4EF7E317C04EE535667BAEDAEA695485B873FBF00000000197E799CF01C96D182420703C303EB96D480F7400C4CFE30F4B33C64DE28196E165B3F9800000000B149827CF03C0FD6AC460F03C303FD52D5FBF91008F333154913F89FFC3E632600DB7F9800000000111402EFF03C024C78470903C103BC72D16EFE3409FC0F2D4CB308A702E9B39B09C37798000000005356D6CFF03D42CE";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init1 = "B0471003C003394BC158C23C91E40E5D1B8E13FE0720A6FB99C3519800000000D08DFECFF03FCF9E70CD1303C0032EAF4666B37FF73CE00AC4308CD7A2A7312D29C35098000000005FD95ECFF03FDF9906C93703C003E035CF189F77F2023D248F87410898270749E80340D80000000010A11A4CFC3F8FD4A9CB3F10C003AFC6D0EC2FE8F3FCCD79A78AB70A5B77F7ACA403C0C90000000050F5A3CCFC3FC3404BDB6F00C00399DD3FC6332DF801EDB4A394FA73DD26B171D68388C90000000031B3F3D0FC3FCF80B22163000001DC92E4D9631FFEBFF8CAEE00BC0C69C0E5C71D4E2CC9000000001067F0CCFC3FCF80F6254B000001D3EE0CF7C30F7FFF673C";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init0 = "7F808E5C7E6166D4CB4A2CC90000000095D7CEF2FC0FCFFC503D5D0000019B9F592E4F0FFFF06475D00870CA72E12E8E5B732CC90000000098C1CF7CFC0FEE3F983D3C8000019AA47356491E07F27954CF0C003262510ED376F31CC9000000003BB7CF10BC0F3E0FB4BDBE800001478C7F3CCF1CF8F21C90A73E07C001261B36F7C31CC900000000F15FCF10BC0E3D8F7A3DBE8000037A4E7A62D6C704735F07FFFC1FF1EC7719DE4BC314C9000000007F1CF7F2BC0EB4C1BE39BE8000068D8E86CE0B69013DAE3088200F01F8373FB72BCA14CF00000000A64DF1F3BC0EF2C10D39BFC00006CE2A85F9BE65103D5C5F180003C188066991BBCA54CF00000000";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N24
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 .lut_mask = 64'h0055FF55330F330F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N54
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52_combout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 .lut_mask = 64'h0F1111110FDDDDDD;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N56
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y4_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_first_bit_number = 16;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_first_bit_number = 16;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .mem_init3 = "ECA557FC74BE59305222CE3A9E86DE61EB7CD2BD71133AF76321A38AAFCD3110B17AFA0FFDE013BECA86B7FDD7F16DE189141A1AD6DCB492178FA9FE42DABD2E9403FCD6597AAC8C9F7DCE9F003FFC79783C157FEFF300D1807DD77C65E2838F9736777BA3560B4241174CE76BD707BF8880CCFF60F89045A505B11AFFFC4AB02B23813660CF4A352F409578C331A930DC53DC76D760F822E041A0BCBFBCF080077FDB6ADFF2542A04FA04FFA79C55A8350F8AFBBB714EF58EA4B377BF08A612A33B7FB63F3DE0FF03F12131C2E75E66F158057094A889399BD3C97B0A731639CDF581FC62F915E036128CB20FDC01FF7F21B35A8F78E8D627645FA9D2888226";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .mem_init2 = "E631327E62F3361BF5BA59148F4FFC60F5778DB10FC407FEFF21C089EA3A9E751D6809834B85F08E756F37F8377F39E45718147EBC73B33030B503B103C31FFCFFE00DE258AA116154358714E786F24567A17EFB829399F87609343FBC89A0C08314AF3183C3FFFCFEE04B8C29F66650071F04EDD4553F19CBF1297C8290273F3FDD0F9F941EA64AC569395BFFC3FFFC3F802E7590DBE7A2FCA002294CC862AACD7278BD27F3093A65EC4B2D065B45B8C417154BFFC3FFFDFFE8CDF7A34053107F00C3B83133543CA553E1F4DF00F847DEF6A9BB405CE983A7C1CB3FD2511CFE68001C6028E384DCD81D90E935F4D1F6D162FC7B0CFFB0102BA41D2B62D92A3F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .mem_init1 = "C4B2143707001CFE7C00C0013F5DA1B1DE0122B1F3D96352FBC243F2AAFE7B27B07C63FB2F48CD57E3486C2387007FFE40016F7C0711049D717BDD74AD5817ABD209C29F8D7C7B1093F00A67C3B7C26B77E02823C300FFFE0085BFF9A937E856FC9B46F80A2A0A2BBBA87A5EC6FD268F1BF0CA0CA55FC2B3B56C2E243C001FF015BFE3096CBFC0DC97A8CF968A08FF0F9C28E5496EE2B0E05F63B5E025244D6E35EC83541E000FF07F3A9F7C9E61A38FA1BCFB60A4CF840E013450CB0F0204DFE9A701384DF04AB2C54889521FFE00C0FA443C9F4447F800E8B55E21D127FB36AF8708B5469A84C2D0F44975A60A653D86FBDB521FFF00C0FAEE3BDD0626B860";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .mem_init0 = "F89FEC9C659E4E7A4CB5E249DDAC13619DD2258F855E71371CE9FD9AC43FFF005FCF603F795C632CABA7EB3519AD4A0FF1B54F95A2BC3FDF234DA3598C6ACBB23EC0291AC03FFF000FC720CFB5B784C239393F7F5C8EBC75A3B26B72CD8168D0FF348475399D955D21641B65E03FFF000FF8E033BF3EC206DC9F74AD770BECCAFFF5E0AF5BC3486E403774BC1A554AE589665B27E03FFF000FFF603F5A5399FBD14DB045F2570E3418F17CBAAF8FD60D09B1CB5C67B924D809038B7360FFFF007FFF603C7B84BE7C5520D58C44C60DA99E8F02DD3D338B4D24DA22A4A0139D03ECD7141175FFFF00FFFF203E2988953CE4D6B4E98F91264CC68FB081CE6201A7";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N30
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a184~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_first_bit_number = 16;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_first_bit_number = 16;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init3 = "0BC8D6CFAC71237CF7F8CFF3489C88D8FFFFFFE0C220DBF58811A77107E09F1AAFAD163B683087601DBE5262F41EE43F9256CFF325EB3821FFFFFFF0C5951965CD231CF8A4A02E2FF62A021F2BC8984644E12578893CF438F722CFEBA576D51FFFFFFFFE37566F8DC9F7169F2705C0E1F89836016CE31B56B2F65CCAB60BF00078C58FEC240D8C7BFFFFFFFF5FE216DA5CAC849A056134CF7384574D2E08D4D99CABBC4A738DF00032768F6CA0B34863FFFFFFFFE33ED9FE70AE999F7F80533EFC056F140F4D5A04EE5A6C60669B8C101E6C833F60F390761FCEFFFFA08587CF2DEEFE9D47F6349CDAF80CE1C0AC67350B44E8AD064A0C3043BD033F3B0B6E4A";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init2 = "FFFFFFFFE31FA7EAE6F9D3519D1E5A91D907B11DA42C867DBF35F0F382813C386E4001FF257712F7FFAAFFFFE03B38BC4F1C71016C7E96B9FA50FEBEEF819F7FBD99F66499C2BE783CFDC3FEDA18DAFD1F66FFFF1082A621497261CCA200CFF804FEE0BD2FC372BA444F5C8FAD12FD38ECFFE3FE6093955A1FC1FFFF6CA9CF8B72B8FEBCC3ACF9BA13E1F6CF1164996D51AA7836A658FD38EF7503FE57ED6218FF8DFFFFDBE7A6D13EB069ADF32FF855FF23A8DA4712EA6D042989E8CD02E108297401FE60771A69FF00FFFF98B879FF57F374A0FCD654FD2333B6EF6C29B9C0484E64D02174B00876A000FEBDD1373F1F81DFFF848E729C6D59D68C182BCA6B";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init1 = "24AD1D0B68FD55A036B48C0721D005818ED2C8300F8F3CBFF3ACD9CC69BDC1702185ACFF3C7FFF18497BA0F4996C096699680700C046E622BD84C814FFF0BDA991A408CC40104629A5F98CD7FEFFFFF032247B9A05B6D5105E81380029D6314250F90817FFF0692987983B1CFBA5AE2EA5DC0CDFFEFFFFF858CC6B79788B6ECCE5823800653895482911080FFFFC6C0D287C7BFE5F41ACD845C508DB7FFFFFFF5F0FA4D09AE86D11EB14F803140F018A9539080FFFFFE02F6944E0F098A2BCB0C24710D97FFFFFFF3FF9D1645ADDDC16083B78039C0C82C6852B080FFFFFC66C5BD240F3ED8E4D96B41513D8FFFFFFFF437B9FBF0889CE47C48738FFADB14E06";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init0 = "0AE4080FFFFF2689E1FFC767B313B35C156B13F8FFFFFFFF88E5044F6B4881A7F73638FF312F45C3B2C3080FFFFF26C318AFC7464B28B0F63B1417BCFFFFFFFFCCB4F19F1FDD3283EB08FE07BF9A22CEEE03000FFFFFD8F19D53F1FCBEFF36B50FB017FCFFFFFFFFCCB48046F62C28659920FFFFBEBE70CFF871800FFFFFF7CA397AE3E4340FC7450FE63FFCFFFFFFFF3536FF08F24D28E0F5BF00C409E9037FEF15CC1CFFFF78EF036D03C0FA2C0D3B0FDA3FFFFFFFFFFF734EF918EB1668D01C0B00028B9EE19BF105CC38FFFF8C1637EEE761E0B6481DBF076FFFFFFFFFFFF9CB1EE7DFCD5B02380C3FC1A3C518CA78E2FFF0FFFFAAEB2670C4373B5F87CF";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_bit_number = 16;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_bit_number = 16;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init3 = "BC266BFFFFFFFFFFF94A3031D3FAA533FBD28EC0356C10F57428FFF0FFFFB1C0FDDCCF1385BE650A9C09EBFFFFFFFFFF2D8FF0CFF560D526005E3180CA0C4A04E220F3C0FFFF9D3ECD38CC9063A6B6AA5C26BBEFFFFFFFFF0A35ECCF5B155DFAF05A0E3F459C7C60936DF3C0FFFF75F3E5B00F86F5D4DFDED1BEBEFFFFFFFFFFEBB7C337032409A8E346A5066BAFCC01E586F07F3FFF0F01AF513EB75EB82E4C6874F3FFFFFFFFFFEBB7C3338FAC6FB325410D9BBAAF720F1C40E07F7FFF03F8652D2A450944F84C2EA4F7FFFFFFFFFFEBB5E33BB0DF353C73DD31FCBB1FF98222FDDF7FFFFFC0FF279257562805AEACDC6EF7FFFFFFFFFFEBB5F33FB5AE0CA9";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init2 = "15CABC7925FCCD802979FF7BFFFFFE009E93D2B06BC1B3361871FFFFFFFFFFFFEFB5F33CB5F244A181CD45A59E5EFDD5FF713F78FFFFFFFF48C88165FD0E58364685F3FFFFFFFFFFEFB5F338C0C800832819EBE19D7F072802FB7F78FFFFFF3F4AFD6D664BDA50F0E381F3FFFFFFFFFFC8B5F3F0EFB3CC5F7F2E49918AA16F0084D3FF06FFFFFFFF387579B8F52E9510E6EC903FFFFFFFFFC8B1F3E09838DB1CB445CC980E9F05D9CA67FF06FFFFFFC1BC98CDBF1543CD4170D4103FFFFFFFFF2C70F3B0DC8292092567C01D87056A3088B9FF07FFFFFFFEFCC53607DF46926599150027FFFFFFFF2C30E3B1DEDF4C8666801820C87EBCD995E0FF00FFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init1 = "DC0EB9F288D61B1428FF003FFFFFFFFFA875C3466052B4C871E7F880580D0C93E37F00FCFFFFFFFF48109A5704FD509667D3001DFFFFFFFFE875C3029A85387FDF03DF00A9C718CF36D5FFFCFFFFFFFF44DAAEEC88B5A3665BBC480DFFFFFFFFE875038BFA437A2F52C0E770A6F4ADDEC636C0FFFFFF0000BC0A52A2C1C789CC2A2B490DFFFFFFFFE877031D03C09CE980C67F70BC9AA43FC9AC3C07FFFF00FF03EA103B8C081DDE2737C10DFFFFFFFFE9A2031BB6196B40481FF73F0271A7E50CD91FE0FF7F00FFE63C335A0053B6CF0E67C30DFFFFFFFF29820097BE63A8B95D8FECD97DAEAF4393FCFC0CF8FF1FF027DC662B6C43CCCE458BC38CFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init0 = "6C5CE378CA8CB2C87EB61FFC1FEF972DA2B82389FD288C3FC9E7CAAB7B1E14569BEEFE0FFFFFFFFF6D5CE122CEA7A38BBE911FF0DFFF89065A0D2DE54236B805C1B43254706B2A5BAE163F0FFFFFFFFF4E5CD0910EE622239F3F7FF0DFFFC03CE40204E90C696F7B3B80BCC7FC86F6554FD23F0FFFFFFFFF571C8A089ECE221C1F0AFFF0CFF79B2281AA7420D0F3FCF08317079D978A42D06A293F0FFFFFFFFF231C046599F66B05B80EFFFF0FF3F9AF4AAF338E4F7F13EFF21722A27D76D98ED2297F0FFFFFFFFF3B1C9409B9F34F709182FFFF0FF3FF178D6898A70B3DF3EDC410A11590F8F6123C01FF07FFFFFFFFE33ED90D29F34FF650FBFFFF0FF0B1C4";
// synopsys translate_on

// Location: M10K_X5_Y5_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_first_bit_number = 16;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_first_bit_number = 16;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mem_init3 = "F30F7C6B7E9F915F2894333EDAD0000008478DD0103F9CC572DFB0D1FB67AABB7FA8F43F591943D8F30F38F1A29ACDEE98B3D76B39210000A847989D1A1FBE470FC65EC5F1C401A82E4DCA64AC1941B8F31C791D1C7D6CE6F0DD5A40C1A60000EF92C02412354DCBFB1E766168BDEF6315C1238E74F5F8BCFF1C7C7C120BEA03853FF375A37A0000EE11822CB0FC00069A2ED00777DE784C1ECC5EE463F8DE7FFF185C3561BFC6BC30F57BF6F6670000918488F7A73EC05DD745FD33DD1E1589CCEC47BF08EF5E5D7F38ACEDF12C6B559244B75AE90F000057F281F128C01E98D6379B455B00128624B105CA09CE54587F3891AE49B442427B11C5C58B810000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mem_init2 = "95E346602B9E4F4828D302D587A920809C16099125F9CEDBFFFF3D6FA578040F12154CC2C52903C016FA01DECCEA0D75011888AC2E8EDC30103A223392788FF37FFF1FE04B8C8403C058D99F69C603C0A15880109BF1123CD8205223809403F0101D18E7AD008FB37FFF0001F7E20403CCC7A38DE6280000D0269638396A413BF7F13B46478FC3F0920C334E93F0CFF2FFFF80F1C4B004035882443F040B0000EABF3D08C723704DC17AE0A2DBD4880F9B0853860EA080F0FFFF8C0FA6B80701F878E5AFC0C50003DCADCE1EB4825A1B85DBFA629D90C807CF1A7AC976B10FF0FFFFC3C76CF90702BF99E59FF85800031CFC32E2278B53B99A8BAFB491174110";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mem_init1 = "C60A18F3A2413C0FFFFFF30F1D6087F78CF5B7CCBD6911C7616DFAE5E24DD6B075E91E15ADA8B310C656C67094347B0FFFFFFBF1840A87F7F168575EA52F93CF0CDE21958673EE8094D16DD6C59DB70CE027992DBF6156CFFFFFFFF095B5BFECF85221F6EF63FCCF5BD183B3632A1C77903E16713087F30CE10A938976C8F3CFFFFFFF910086BFEEA6CE041C5AAB07C7265F998E1D674D1141B8B133A714F10CF40AE70E6F38780FFFFFFFE6AAA28FDCD8BED396FF2882033D80C9790D653ADD5CB817298A06F80CF836178A10D5730FFFFFFFB751560FDC859D2384CF77A603D625AB985AE949B51414AAD0431FF9FFF103B7413E94FD007FFFFFB7DB150FDA";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mem_init0 = "3114B77955CBBC009EF63E101EAE4833DCC6C46871A633FF9D1B3FE5F098F1003FFFFFF0641207F23D24CC261A933018F6A18AC6B7AAA7DFF91E30A6E90E120E9D20F03255FD70033FFFFE3E582143F31104FFF5726BFFD85B2CEBCEF3E2F993D92976FC0061001C88620571DF9EF1033FFFFC9D4DF361B1B0216D5FB8CE67FC5C2DC617B75EC95741CE6C3A81381B780B41C6EF1EFEC4B0FFFFFFDD6BDB3DA05C09922DE3DBD98F974C6FFA88EE825A69BF27CB380A1370151FCFFB7023F7AAFFFFFFC8442F0CA799FB1418C6C17D545188D39790B29F7515823220E050237CF16BCFF39EDC1D41FFFFFFC0616D56F0C073111C239A30B3B238C5707CDF764B";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 16;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 16;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init3 = "64FBC3F9E33CE1F6CC599E61E36E3492DC79FF03FFFFFFFFE8BFC76BC9E32F75908AFFFF0FF0EA79B18F20D1EF450A69DC1E03976EBC7AFDAC99FF83FFFFFFFFC11F73F7FFE3EC33A23BFF1D0CC3AE9CC6109845CF8E03A48A3B7081940ED9B0AAE9F383FFFFFFFFE11FFF51FCE7CE7BEAB1FF9D0EC21FB3745D20E37D8C46904F8BAB11C5491FE4AF6DF383FFFFFFFF40392356F8E7CE368AE0FF9D0000C105922177FE42B81B7629C5E9204D1ECB31999CF3C3FFFFFFFF7C703E41F9E7CCFC12C67F9F0000447D6032E4330AC8B463499830C907CF5E3EE538F3C3FFFFFFFF7C6FD41EF1C70C453BCA0F9FC0FF7B3042AECE6EB4BC6D0B807760446DC86F2D";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init2 = "D748F1C0FFFFFFFF416F8B55E1C70CA5991F0F9FC0FFD86F1AE51B6EBC716FE15970065C33FFE742D248F1C0FFFFFFFF806F8A4700C73C67A1740F9FC3FF15D75443993F1E4A2975E6E8BAC99D154D078AF8F1C0FFFFFFFF816FEA4C008F283582E01F9FC3FF1879DE48570A41CD335E8323C13FDAF4BF9F10F1F1C0FFFFFFFF6BE142E3000F76692FD13F8FFB3FE8DFEC73975C91F0D68F2A0C9DB613CFBEE24EA2F1A5FFFFFFFFE9675883000FCFE649D53F8FFB3FF4F2E457192C9303CD34525307FEA69E4ED44025A1A5FFFFFFFFC911FC7F000FD91DD514390FFD3F308BE7801F05937FFE0FD60AECCF1D43F084397DA9A5FFFFFFFF842E2B7F000F8192";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init1 = "4930300FFC3FBD1CEE143E6967E75C0A6A99C14ECE98F12985FDAEA5FFFFFFFF7484037FC00F0C6288BA3307FC3F849F2ADF6DA2993FE117C351C970EE05328467FDAF25FFFFFFFFC6BDA77FC00F1C63A6BE7703FC3F767581295182BC012F5EF898748E986A7D690E35AF05FFFFFFFF348F5A83C00F0FAE023E7F13FCBF204B0CF5D09B9C03B76FC5A97872B7FB4A5F97B10F16FFFFFFFF5B3C0303C00FC236B2666F03FCBFC31793327B2C8F409FED1C7378AA9F13D6C99DA12716FFFFFFFF382DC01CF003C07B3D6DE743FF7853DC97994CE30FFEBC1F47017F2D56CA1C3998EC1B96FFFFFFFF5CE2C302F002C07FC9E9C743FF78DCFDEF95A0F38FF0A63B";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init0 = "AC097FC07319D10266EA5B96FFFFFFFFFD4D3F8FF0028383E1F1C1C0FF70CDAED64DA2F73FCF224C3B150F1F833E8FA256625F16FFFFFFFFE6703CB0F002278005F080C0FF708BC96D58D60E3FCF770B381C8FC563BB3B84E9764F16FFFFFFFFF1263CE5F000F7CA22568CC0FF7022CCF65263EB06CF1B4D254D7B21B22307FAAE0ECF16FFFFFFFF69CF3FE5F000D64E04DE8CC0FF32577ECC4E678C42CE5FE41E0303862BC9CAC1320ECF16FFFFFFFF804107027000593DD3DA8CC0FF3741FA3A55A64C78F2D1253E9F73C07C980A196237CF10FFFFFFFF5292C1033000BA3DD0DA8CC0FF37F6671E655E696CF39DEBAFB43C348402E8709AF70F10FFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N48
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 .lut_mask = 64'h0350035FF350F35F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N0
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 .lut_mask = 64'h030F1155CF0FDD55;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N2
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N48
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a183~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .lut_mask = 64'h4747474700CC33FF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 15;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 15;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_bit_number = 15;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_bit_number = 15;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_first_bit_number = 15;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_first_bit_number = 15;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mem_init3 = "0000000000000000000000003FFFFFFFFFFFF8000000000000000007E000000000000000000000000000000000000000000000007FFFFFFFFFFFF0000000000000000007C00000000000000000000000000000000000000000000000FFFFFFFFFFFFF0000000000000000007C00000000000000000000000000000000000000000000001FFFFFFFFFFFFE0000000000000000007800000000000000000000000000000000000000000000003FFFFFFFFFFFFC0000000000000000007800000000000000000000000000000000000000000000007FFFFFFFFFFFFC000000000000000000700000000000000000000000000000000000000000000000FFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mem_init2 = "FFFF8000000000000000000700000000000000000000000000000000000000000000001FFFFFFFFFFFFF0000000000000000000600000000000000000000000000000000000000000000003FFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000EFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFC0000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mem_init1 = "0000000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000000000700000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFC000000000003F000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFF800000000003FE000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFE00000000001FFC000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF80000000001FFF80000000000000000000000000000000000000000000000000001FFFFFFFFFFFFE0000000001FFFF0000000000000000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mem_init0 = "0000000000FFFFFFFFFFFFC000000001FFFFE000000000000000000000000000000000000000000000000000003EFFFFFFFFFF000000001FFFFFC000000000000000000000000000000000000000000000000000001FFFFFFFFFFE00000001FFFFFF80000000000000000000000000000000000000000000000000000007FFFFFFFFF000000003FFFFFF00000000000000000000000000000000000000000000000000000003F7FFFFFFE00000007FFFFFFE000000000000000000000000000000000000000000000000000000003FFFFFFF800000007FFFFFFC000000000000000000000000000000000000000000000000000000003FFFFFFF000000007FFF";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_bit_number = 15;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_bit_number = 15;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init3 = "FFF8000000000000000000000000000000000000000000000000000000000FFFFFF8000000007FFFFFF00000000000000000000000000000000000000000000000000000000007FFFFF0000000007FFFFFE00000000000000000000000000000000000000000000000000000000001FFFFC0000000003FFFFFC000000000000000000000000000000000000000000000000000000000007FFF80000000003FFFFF8000000000000000000000000000000000000000000000000000000000003FFC00000000003FFFFF0000000000000000000000000000000000000000000000000000000000000FF800000000001FFFFE000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init2 = "00000000000000000000000000000001E000000000001FFFFC00000000000000000000000000000000000000000000000000000000000000C000000000001FFFF8000000000000000000000000000000000000000000000000000000000000000000000000001FFFF0000000000000000000000000000000000000000000000000000000000000000000000000000FFFE0000000000000000000000000000000000000000000000000000000000000000000000000000FFFC00000000000000000000000000000000000000000000000000000000000000000000000000007FF8000000000000000000000000000000000000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init1 = "00000000000007FF000000000000000000000000000000000000000000000000000000000000000000000000000007FE000000000000000000000000000000000000000000000000000000000000000000000000000007FC000000000000000000000000000000000000000000000000000000000000000000000000000007F8000000000000000000000000000000000000000000000000000000000000000000000000000007F0000000000000000000000000000000000000000000000000000000000000000000000000000003E0000000000000000000000000000000000000000000000000000000000000000000000000000003C00000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000003800000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N24
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 .lut_mask = 64'h550055FF330F330F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N36
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 .lut_mask = 64'h001D1D1DFF1D1D1D;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N38
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = "000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = "0000000000000000FFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFC0000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = "00000000000000000000000000000000FFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_bit_number = 14;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_bit_number = 14;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init3 = "0007FFFFF800000000000000000000000000000000000000000000000000F0007C07000000018000000FFFFFFC0000000000000000000000000000000000000000000000000038007C0C000000018000001FFFFFFC000000000000000000000000000000000000000000000000000E00783000000001C000003FFFFFFE000000000000000000000000000000000000000000000000000780706000000001C000007FFFFFFF0000000000000000000000000000000000000000000000000003C0F30000000000C00000FFFFFFFF000000000000000000000000000000000000000000000000000070E60000000000E00001FFFFFFFF0000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init2 = "0000000000000000000000000000003ED80000000000E00003FFFFFFFF80000000000000000000000000000000000000000000000000000F300000000000600007FFFFFFFFC00000000000000000000000000000000000000000000000000003EC000000000060000FFFFFFFFFC00000000000000000000000000000000000000000000000000000CF800000000070001FFFFFFFFFE00000000000000000000000000000000000000000000000000000FFC00000000030003FFFFFFFFFF00000000000000000000000000000000000000000000000000000FFE00000000038007FFFFFFFFFF00000000000000000000000000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init1 = "FFFFC00000003800FFFFFFFFFFF80000000000000000000000000000000000000000000000000000FFFFF80000003801FFFFFFFFFFF80000000000000000000000000000000000000000000000000000FFFFFF8000001803FFFFFFFFFFFC0000000000000000000000000000000000000000000000000000FFFFFFFE00001807FFFFFFFFFFFC0000000000000000000000000000000000000000000000000000FFFFFFFFC000180FFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000FFFFFFFFF0001C1FFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000FFFFFFFFFC000C3FFFFFFFFFFFFF0000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init0 = "000000000000000000000000000000000000000000000000FFFFFFFFFFF00C7FFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000FFFFFFFFFFFE0CFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFE1FFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFC01FFFFFFFFFFFFF00000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_first_bit_number = 14;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_first_bit_number = 14;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mem_init3 = "000000000000000000000000C0000000000007FFFF0000000000000BD000000000000000000000000000000000000000000000018000000000000FFFFF8000000000000BA000000000000000000000000000000000000000000000030000000000000FFFFF8000000000000BA000000000000000000000000000000000000000000000060000000000001FFFFFC000000000000B40000000000000000000000000000000000000000000000C0000000000003FFFFFC000000000000B4000000000000000000000000000000000000000000000180000000000003FFFFFC000000000000A80000000000000000000000000000000000000000000003000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mem_init2 = "00007FFFFFC0000000000008800000000000000000000000000000000000000000000060000000000000FFFFFFE00000000000090000000000000000000000000000000000000000000000C0000000000000FFFFFFE000000000000E0000000000000000000000000000000000000000000001800000000000007FFFFFE000000000000C000000000000000000000000000000000000000000000310000000007FFE000000C00000000003F80000000000000000000000000000000000000000000001C0000000007FFE000000C0000000003FF80000000000000000000000000000000000000000000001F8000000007FFC00000300000000007FF800000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mem_init1 = "0000000000000000000000000000000000000038000000007FFC00000E000000000FF8FC00000000000000000000000000000000000000000000001E000000007FF800003000000000FFC0FE000000000000000000000000000000000000000000000007800000007FF000006000000007FC01FE000000000000000000000000000000000000000000000003E00000007FF00001800000007FE003FF000000000000000000000000000000000000000000000000F00000007FE0000700000003FE0007FF8000000000000000000000000000000000000000000000003E0000007FC0001C0000003FE0000FFF8000000000000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mem_init0 = "000000000F0000007FC00030000001FE00001FFFC0000000000000000000000000000000000000000000000007C100007FC000C000003FE000003FFFC0000000000000000000000000000000000000000000000001E000007F8001800000FE0000007FFFE00000000000000000000000000000000000000000000000007800007F000E000001FC000000FFFFF00000000000000000000000000000000000000000000000001C08007F001800000380000001FFFFF00000000000000000000000000000000000000000000000000FC0007E006000000380000003FFFFF800000000000000000000000000000000000000000000000003C0007C00C00000018000";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_bit_number = 14;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_bit_number = 14;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init3 = "0000000000000000FFFFFFFFFFFFFC001FFFFFFFFFFFF000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFC0003FFFFFFFFFFF800000000000000000000000000000000000000000000000000FFFFFFFFFFFFFE00007FFFFFFFFFF800000000000000000000000000000000000000000000000000FFFFFFFFFFFFFE000007FFFFFFFFFC00000000000000000000000000000000000000000000000000FFFFFFFFFFFFFE0000007FFFFFFFFC00000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000003FFFFFFFE00000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init2 = "0000007FFFFFFF00000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF0000000007FFFFFF00000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF0000000000FFFFFF80000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF800000000007FFFF80000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF800000000001FFFFC0000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFC000000000000FFFC0000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFC0000000000000FFE00000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init1 = "00000000000000000000000000000000FFFFFFFFFFFFFFC00000000000000FF0000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFC000000000000001F0000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init0 = "FFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF80000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N24
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 .lut_mask = 64'h2700275527AA27FF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_first_bit_number = 14;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_first_bit_number = 14;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mem_init3 = "000000002800000000000000003FA00700000000000000000000001F00000000000000000000006000000000000000000000000003FF400200000000000000000000000C0000000000000000000000C000000000300000000000000009FFC00000000000000000000000000000000000000000000000018000000000600000000000000017FE80000000000000000000000000000000000000000000000003000000000060000000000000005FFE0000000000000000000000000000000000000000000000000600000000006000000000000001BFFD0000000000000000000000000000000000000000000000000C0000000000F000000000000005FFFE0000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mem_init2 = "00000000000000000000000000000000000000000000180000000000F000000000000007FFFA000000000000000000000000000000000000000000000000300000000001F00000000000000BFFF4000000000000000000000000000000000000000000000000600000000001F00000000000000BFFFC000000000000000000000000000000000000000000000000C00000000003F00000000000000BFFE8000000000000000000000000000000000000000000000001800000000003F80000000000000BFFE0000000000000000000000000000000000000000000000003000000000007F80000000000000BFFD0000000000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mem_init1 = "00000000000600000000000FF80000000000000BFFA000000000000000000000000000000000000000000000000C00000000000FF80000000000000BFFA000000000000000000000000000000000000000000000001800000000000FF80000000000000BFF4000000000000000000000000000000000000000000000003000000000003FFC0000000000000BFFC000000000000000000000000000000000000000000000006000000000003FFC0000000000000BFE800000000000000000000000000000000000000000000000C000000000007FFC0000000000000BFE0000000000000000000000000000000000000000000000018000000000007FFE000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mem_init0 = "0000000BFD000000000000000000000000000000000000000000000003100000000000FFFE0000000000000BFE000000000000000000000000000000000000000000000006000000000000FFFE0000000000000BFA00000000000000000000000000000000000000000000000C000000000001FFFF0000000000000BF4000000000000000000000000000000000000000000000018000000000001FFFF0000000000000BFC000000000000000000000000000000000000000000000030000000000003FFFF0000000000000BE8000000000000000000000000000000000000000000000060000000000003FFFF0000000000000BE00000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_first_bit_number = 14;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_first_bit_number = 14;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mem_init3 = "000003C00000000000000FFFFFFFFFFFFFFFFFFFFC0000007FFE001FFFFFE0000000000000000000000007C00000000000000FFFFFFFFFFFFFFFFFFFFC0000007FF0000FFFFFA000000000000000000000001F0000000000000007FFFFFFFFFFFFFFFFFFFC0000007FE0000FFFFF4000000000000000000000003F0000000000000007FFFFFFFFFFFFFFFFFFFC0000007F80002FFFFFC00000000000000000000001FC0000000000000003FFFFFFFFFFFFFFFFFFF80000007F00002FFFFE800000000000000000000003FC0000000000000003FFFFFFFFFFFFFFFFFFF8000000FC00002FFFFE00000000000000000000000FF00000000000000003FFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mem_init2 = "FFFFFFFFF8000000F0000027FFFD00000000000000000000001FE00000000000000003FFFFFFFFFFFFFFFFFFF0000000C0000007FFFE0000000000000000000000FFC00000000000000003FFFFFFFFFFFFFFFFFFE000000000000003FFFA0000000000000000000001FFC00000000000000001FFFFFFFFFFFFFFFFFF8000000000000003FFF40000000000000000000007FF000000000000000001FFFFFFFFFFFFFFFFE00000000000000003FFFC000000000000000000000FFF000000000000000000FFFFFFFFFFFFFFFFC00000000000000003FFE8000000000000000000003FFC000000000000000000FFFFFFFFFFFFFFF000000000000000000BFFE00000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mem_init1 = "0000000000000000FFFC000000000000000000FFFFFFFFFFFFFFC0000000000000000009FFD000000000000000000003FFF0000000000000000000FFFFFFFFFFFFF800000000000000000009FFA000000000000000000007FFE0000000000000000000FFFFFFFFFFFFE000000000000000000009FFA00000000000000000001FFFC0000000000000000000FFFFFFFFFFF80000000000000000000000FF400000000000000000003FFFC00000000000000000007FFFFFFFFFE00000000000000000000000FFC0000000000000000001FFFF000000000000000000007FFFFFFFFC000000000000000000000002FE80000000000000000005FFFF00000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mem_init0 = "0000003FFFFFFFE0000000000000000000000002FE00000000000000000024FFFC000000000000000000003FFFFFFC00000000000000000100000002FD000000000000000000447FFC000000000000000000003FFFFFF0000000000000000003000000007A000000000000000003683FF0000000000000000000003FFFFE000000000000000000060000000078000000000000000004E83FE0000000000000000000003FFFF80000000000000000000C0000000034000000000000000017D00FC0000000000000000000001FFE0000000000000000000018000000003800000000000000006FE00FC0000000000000000000001FF80000000000000000000030";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_first_bit_number = 14;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_first_bit_number = 14;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .mem_init3 = "FFFE0000F020000083841803FFD00000005FFFF800000000000103FF420030000003FFFFFFFFFFFFFFFFC000F600000080E09803FF300000002FFFF800000000000201FF420060000003FFFFFFFFFFFFFFFFFC000000000080F19C03F8C000000017FFF800000000000201FF4400C0000003FFFFFFFFFFFFFFFFFF800000000080331C07BC000000000BFFF800000000000400FF440180000003FFFFFFFFFFFFFFFFFFFC0000000080380C0060000000000DFFF800000000000C00FF440300000001FFFFFFFFFFFFFFFFFFFF80000000801C0C3F000000000006FFF8000000000008007F4C0600000001FFFFFFFFFFFFFFFFFFFFFC000000C00C3EF800000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .mem_init2 = "00017FF8000000000018003F4C0C00000001FFFFFFFFFFFFFFFFFFFFFF0000008006FFF0000000000000BFF8000000000030003F481800000000FFFFFFFFFFFFFFFFFFFFFFF300008007FFF00000000000005FF8000000000030001F481000000000FFFFFFFFFFFFFFFFFFFFFFE0F000803CFFF0000E000000002FF8000000000030001F486000000000FFFFFFFFFFFFFFFFFFFFFFC00F00C1F07FE0003F0000000017F8000000000060000F404000000000FFFFFFFFFFFFFFFFFFFFFFC001F8FC003FE0007F000000001BF80000000000E0000F718000000000FFFFFFFFFFFFFFFFFFFFFFC0000EF0001FE001FF8000000005F80000000000E0000773000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFC00003C0000FE007FFC000000002F800000000018000077200000000007FFFFFFFFFFFFFFFFFFFFFC00000C00007C01FFFC0000000017800000000038000037C00000000003FFFFFFFFFFFFFFFFFFFFFC00000C00003C03FFFE000000000B800000000038000027800000000003FFFFFFFFFFFFFFFFFFFFF800000C00001807FFFE0000000005800000000078000007000000000003FFFFFFFFFFFFFFFFFFFFF800000C00000003E0300000000002200000000060000006000000000003FFFFFFFFFFFFFFFFFFFFF000000C007C07FFFFFFC00000000140000000007FFFFFCC000000000003FFFFFFFFFFFFFFFFFFFFF000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .mem_init0 = "4FFFFD9FFFFFF2000000000000000000000004030000000000001FFFFFFFFFFFFFFFFFFFFF0000007FFFFFBFFFFFFA000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF0000007FFFFFBFFFFFF4000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF0000007FFFFCBFFFFFF4000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFE0000007FFFE0BFFFFFE8000000000000000000000000300000000000000FFFFFFFFFFFFFFFFFFFFE0000007FFFC09FFFFFE0000000000000000000000000F00000000000000FFFFFFFFFFFFFFFFFFFFC0000007FFF009FFFFFD0000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N6
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a182~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N42
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 .lut_mask = 64'h330A0A0A335F5F5F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N44
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_first_bit_number = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_first_bit_number = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mem_init3 = "7FFFFFFC57FFFFFFFFC00000214F4D388000007CFC002FFBFF183FE0C000000000000000000000A07FFFFFFE6BFFFFFFFFE000000D7EEE1D0000007E7F001FF2FFFF3FF30000000000000000000081407FFFFFFFAFFFFFFFFFE0001812FEB41E000000787F000F001FFFFF800000000000000000000002807FFFFFFF5FFFFFFFFFF0000863FF70FC000000F87FC00F001FFFFC000000000000000000000005007FFFFFFF5FFFFFFFFFF00020E7FCB1F0000000F81FFFE08007FFC00E000000000000000000000A007FFFFFFE5EFFFFFFFFF80026FFF881E0000000E000FFE00BFFFF000F0000000000000000000014007FFFFFFE8F3FFFFFFFF800087FFB83C0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mem_init2 = "000001E0003F001FFF800007C000000000000000000028007FFFFFFE8F3FFFFFFFFC000DFFF0C380000001E800001FFFFF000003E000000000000000000050007FFFFFFD8E77FFFFFFFC0011FFFE3F80000003E8807803FFC0000003F8000000000000000000A0007FFFFFF90E03FFFFFFFE0011FFEA3F00000003FFC0F8FFFF00000003FE00000000000000000140007FFFFFFA0E0EFFFFFFFE0011FFF47C00000003FFE003FFE0000000039F80000000000000000280007FFFFFF206007FFFFFFF00D1FFC8F800000003F3C0FFFF000000000387C0000000000000000500007FFFFFE407001FFFFFFFC1D1FF88F000000003F003FFE00000000001F3F00000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mem_init1 = "00000000000A00007FFFFFEC07800FFFFFFFF1D1FFF8E000000003E00FFF800000000001F0FC000000000000001400007FFFFFE8078007FFFFFF7891FF078000000007F8FFE0000000000001E03F000000000000002800007FFFFFC807C003FFFFFF7911FFE78000000007FFFF80000000000000E007000000000000005000007FFFFFB8038000FFFFFC3E11FEAF0000000007FFF000000000000000F281E0000000000000A000007FFFFFB00380003FFFF81E11FF7E000000000FFFC000000000000000F000F00000000000014000007FFFFF600380000FFFF01F91FCBE000000000FF00000000000000000E000FE0000000000028000007FFFFF600180000F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mem_init0 = "FFE00F91F8B80000001E0FC00000000000000000E0001F0000000000051000007FFFFEC001800007FF800F91FBF00000001F08000000000000000000700073C0000000000A0000007FFFFC8101C00000FE000791F0E00000003E00000000000000000000300061F000000000140000007FFFFD8000C00000FF060791EFC000000FE0000000000000000000003000067800000000280000007FFFF90000C00000FF020391EB8000039F00000000000000000000003800841E00000010500000007FFFFB0000C00003FFE003D1F700001FF0003C0000000000000000003800E01F80000030A00000007FFFF20000E00007FFF801D1CB00007FC0003C0000000000";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_first_bit_number = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_first_bit_number = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mem_init3 = "007E3FFF0FDC00003A7BEBE5FFB800003DEFFFF20000103F01F74CFFE600280000050000000000000007C3FF09FC00003C1F6BE5FCA800007FF7FFF24100003FC0F406FEE600500000050000000000000001FC3FFFF800003E8E67E784BA00007F7BFFF2E0000007E01E02FFE000E000000400000000000000000F87FFF800003F0CE5FB33838000FFFDFFF240000003FC18017FE8014000000000000000000000000FFC3FF800003FA7F5C750038001FFD6FFF240000001FC15013FEC02800000020000000000000000001F87F800003FD3F038F8000003FFFA7FF2400000007F1800BFE405800000024000000000000000000FFC7E00007FEBC2E618030003";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mem_init2 = "FFFFBFF2400000003FE800DFE40E00000002400000000000000000030F0000003FF5030F30070003FFFFDFF20000000003C0005FF814000000014000000000000000000007ED08003FE4000FF03F0007FFFFFFF20000000001D0006EF8180000000140000000000000000000019370003F330C0FC071800FFFFFFFF20000000001F000267850000000014000000000000000000001F0730051CD8C1F81C0C00FFFFF7BF20000000001A000367060000000000000000000000000000000A006F873E0CC1F0380C01FFFFFE9F240000000016000124140000000000000000000000000000001A000720C00601F0E00601FFFFFFEF2400000000160001A43C00000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mem_init1 = "0000800000000000000000000180000CBC00101C3800203FFFFFFE7240000000228000087100000000008000000000000000000001800001BF0008386000307FFFFFFFB240000000348000047E0000000000C0000000000000000000030000003FF00C3FC000187FFFFFFFD2400000003D80000576000000000050000000000000000000034000003FFE0673800018FFFFFFFFE2F000001FFB80000368000000000050000000000000000000034000003FFFFFF7C1FCFCFFFFFFFFE8FFFF03FF7A00000350000000000010000000000000000000028000003FF83F83FFFFF3FFFFFFFF37FFFF03FFFBFFFFFCE000000000001000000000000000000002800000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mem_init0 = "B00002A0000009E71E0FFF3FE10C003DCFFFFBFCE0000000000020000000000000000000028000008000009FFFFFF4C000038001E00000188000000F80000000000020000000000000000000020000008000079FFFFFFE6000000000F00000000000001E3C0000000000240000000000000000000000000080001C9FFFFFE270000000007C01C0010000003C7C0000000000340000000000000000000D0000008000609FFFFFF7C0000000003C00C001800000C87E000000000014000000000000000000190000008000C0BFFFFFCBC0000000003E00800180000308FF8000000000140000000000000000001A000000800300AFFFFF8BE0000000001F001C00";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N0
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a181~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 .lut_mask = 64'h0047CC473347FF47;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N48
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .lut_mask = 64'h00474747FF474747;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N50
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_first_bit_number = 12;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_first_bit_number = 12;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .mem_init3 = "FF8EC7FF0FDA0000977BED9BFE1FFFC0C2BFFFE2FFFFEFC0FE0AB51E07003EFFFFFEFFFFFFFFFFFFFFF8CC7F09FA0000929F619BFE07FF80884FFFE3BEFFFFC03F0AFB3F0F007FFFFFFAFFFFFFFFFFFFFFFE1CCFFFF4000091CE6D9D6665FF0192AFFFE31FFFFFF89FE7FE3E0980BFFFFFF9FFFFFFFFFFFFFFFFF198FFF4000080ACEF806A7C70030013FFE3BFFFFFFC43EDFFB60581FFFFFFF5FFFFFFFFFFFFFFFFF01CCFF4000080F7F23A080470020025FFE3BFFFFFFE03C6FE561983FFFFFFF7FFFFFFFFFFFFFFFFFFE198F6000090BBF5B60607C0000001FFE7BFFFFFFF80E3FF86150F5FFFFFF6BFFFFFFFFFFFFFFFFFF01CB18000D05FC6D567DCC005";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .mem_init2 = "80027FE7BFFFFFFFC00FFF661C0BFFFFFFF4BFFFFFFFFFFFFFFFFFFCF1314000906F1CE8CC78800508013FE7FFFFFFFFFC57DF86003FFFFFFFFFBFFFFFFFFFFFFFFFFFFFF88E770090107F080CC7C0080800AFE7FFFFFFFFFE70C7B70E0FFFFFFFFEBFFFFFFFFFFFFFFFFFFFFE49B00890AB738839B16010000047E7FFFFFFFFFE5103EB9EFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFE21957EE1AAB3987E46B0100002AFE7FFFFFFFFFE8003DBB637FFFFFFFD7FFFFFFFFFFFFFFFFFFFFF700A38BB1F5390ED8CF020000007E3BFFFFFFFFE2001E787FFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFEC00396EB01AF10F2185060000009E3BFFFFFFFFFE001E9B6BFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .mem_init1 = "FFFDBFFFFFFFFFFFFFFFFFFFFE60000533007713D81838C1000305E3BFFFFFFFDC8000F213FFFFFFFFFD3FFFFFFFFFFFFFFFFFFFFE20000600FC3B37A6002881080382EFBFFFFFFFC980007EFBFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFCA00000BF8F1520C0001580000041AFBFFFFFFFC68000396DFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFCC00000BFE1FA6C80001700000000B70FFFFFE00180003C7EFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFC000000BFFFE0C9C1FCF3000000005D0000FC008E00000CFFFFFFFFFFFF4FFFFFFFFFFFFFFFFFFFFDC00000BFF83CBC00000A00000000E60000FC0008FBFFCCBBFFFFFFFFFF4FFFFFFFFFFFFFFFFFFFFD000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .mem_init0 = "B000020000000C18E1F000DC1EF3FFC233FFFBFCDBFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFD00000080004FFFFFFFE93FFFFC7FFE1FFFFFE77FFFFFF07FFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFC80000080011BFFFFFFEF9FFFFFFFFF0FFFFFFFFFFFFF6DC37FFFFFFFFF4BFFFFFFFFFFFFFFFFFFFE8000008D01E4FFFFFFF18FFFFFFFFC83FE3FFEFFFFF9DE833FFFFFFFFFDBFFFFFFFFFFFFFFFFFFF380000087F0A69FFFFFF83FFFFFFFFCC3FF3FFE71FFFB7C81FFFFFFFFFFEBFFFFFFFFFFFFFFFFFFE40000008FCF5EAFFFFFBD3FFFFFFFFE41FF7FFE7FFFFC60007FFFFFFFFFCBFFFFFFFFFFFFFFFFFFE70000008F8D38BFFFFFF41FFFFFFFFFE0FFE3FF";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_first_bit_number = 12;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_first_bit_number = 12;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mem_init3 = "8000070388FFBFEFE03FFFFFD15E92CB4000008303FFD00400E7C02C3C00000000000000FFFFFF20800007018DFE7F9FE01FFFFFF43FF1E58000008180FFE00D0000C0128000000000000000FFFF7E1080000330097C7FDFE01FFFE70B7E8BE10000008780FFF0FFE000387E0000000000000000FF7FF480800003A0F800FF0FC00FFFF7B9FC0F0200000107803FF0FFE000038E0000000000000001FFFFF80080000020F001FF0FF00FFFDD8BF8CE0C00000107E0001F7FF81830110000000000000001FFFFD200800000211100FE0FF007FFDB9FFF7E19C000031FFF001FF40000C016C000000000000003FFFFE10080000001E0C0FE1FFC07FFF2BFF97C31";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mem_init2 = "F000021FFFC0FFE00078000B3000000000000003FFFF78008000000060C03E0FFE03FFF9FFFD3C71F0000217FFFFE00000C00D05D800000000000003FFFFA40080000001698807E7FE03FFE3FFE7C04FFC0000177F87FC18300008C58600000000000003FFFD200080000004E9FC03FFFE01FFEBFFE9C0DFFE0000003F070000E00700050100000000000007FFFE000080000003E9F101F8FF01FFE3FFDB839FFE0000001FFC00180003CC006060000000000007FFE4808080001009E5FF81F07EF0FF23FF9F071FFF00040C3F0000E003F9EC0078B0000000000007FFF8408080001017E4FFE0707C703E23FFF70EFFFF80040FFC0F1C0000FFC0E20C0C0000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mem_init1 = "0000000FFFFA00008000301BE47FF0003E700E23FF571FFFFFC00C1FF0007000F8FF00E20F0200000000000FFFE1000080003007F67FF8003CF88763FED873FFFFF00807001E000F7FFFC0E21FC080000000000FFF78000080003027F63FFC001CF086E3FE7863FFFFF808000070001FBFFFC1E31FF8C0000000000FFF84000080101867FA7FFF0007E3C1E3FE90EFFFFFFC08000C00001FFFEF00C14D7E18000000001FFD2000008008102FFA7FFFC00287E1E3FD81DFFFFFFE10003000001FF88033C04FFF0C000000001FFE100000800030DFFB7FFFF0000FE063F8C13FFFFFFF170C0007003FF8FCBFC05FFF01000000001FF48100008000305FFD7FFFF0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mem_init0 = "001FF063FFC7FFFFFFE1103000FE00FFFEFCBFC01FFFE0800000001FF8110000800031BFFD7FFFF8007FF063E90EFFFFFFE0F70000FF0FFFFFFF87108FFF8C300000003FF20000008000327EFD3FFFFF01FFF863ED1DFFFFFFC1F80003FF7FFFFFFF83D8CFFF9E080000003FE10000008000017FFEBFFFFF00F9F863F633FFFFF01E300E0000FFFFFFFF83F84FFFF9860000003F60000000818004FFFEBFFFFF18FDFC63CA63FFFC60F8381E0338FFFFFFFF07F057FF7BE10000006F840000008FC006FFFEBFFFFC0C1FFC2388FFFFE00C00120EFFFCFFFFFFFFFFE017FF1FE04000004FA00000008FC009FFFE9FFFF80807FE238CFFFF8038001B0FFFF8FFFF";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_first_bit_number = 12;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_first_bit_number = 12;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mem_init3 = "7FFFDD61001FFFFFFFFFD7FFFFFFFFFFFFFFFFFFF50000009EF6F007FFFF901FFFFFFFF3F0DFF1FFFFFFEA81000FFFFFFFFFD7FFFFFFFFFFFFFFFFFFF40000009ED08337FFFF8C1FFFFFFFFFF81FF01FFFF8A9C20783FFFFFFFFDAFFFFFFFFFFFFFFFFFFE600001C8F2F1707FFFE6E0FFFFFFFFFFC0FF01FFFFF52820780FFFFFFFFD2FFFFFFFFFFFFFFFFFFC20000F08C9F1F3FFFFE870FFFFFFFF3BE07F01FFFECE30207E07FFFFFFFF6FFFFFFFFFFFFFFFFFFCE001C0F9B7DFF3FFFFC8F07FFFFFFF39F07F01FFFF50A0203E01FFFFFFFFAFFFFFFFFFFFFFFFFFFC200301F2C07FFA3FFF8CFC3FFFFFFE3FFC3F00FFFD79C0403E007FFFFFFF9FFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mem_init2 = "FFFFFFFFA40FC17F5387FFAFFFFF1FC1FFFFFFF3FFC0E00FFFB1780407E203FFFFFFF5FFFFFFFFFFFFFFFFFF9C1807FF4FFCFF81FFF91FC1FFFFFFFFFFE0603FC63C70041FFC00FFFFFFF5FFFFFFFFFFFFFFFFC0D7EFFFFF7FFFFFCDFFF91F80FFFFFFFFFFF0077FF8CCA00C3F7C003FFFFFF7FFFFFFFFFFFFFFFFFC4C0FFFFF87FFFF81FFF377E0FFFFFFFFFFF83FFF2BE9C00C0002D00FFFFFF6BFFFFFFFFFFFFFC05BDFFFFFFF03FFFFC1FFE876C07FFFFFFFFFFC1EFFD6F680084003FC07FFFFF5BFFFFFFFFFFFFFFF280BFFFFFF80FFFF87FFD8F0E07FFFFFFFFFFE0F72DFC300088000F803FFFFFFBFFFFFFFFFFFE06DE00FFFFFFF803FFFADFF8DFFC0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mem_init1 = "3FFFFFF7FFFF01FD4FCA00118000F8007FFFFEBFFFFFFFFFFFFF24001FFFFFFF8C1FFF2AFFF9FFC01FFFFFFFFCFFC0D5FF9C0011F000FE003FFFFCBFFFFFFFFEF835E0001FFFFFFF0007FF2BFFD0FFE007FFFFFFFC7FE1EA7F380011F000FF003FFFFD7FFFFFFFF83F9400001FFFFFFF8083FF687FC7FFF003FFFFFFFF7FF3AFFE700010C000FFFFE7FFFD7FFFFFFFE016F000001FFFFFFF8020FFF37E77CFF001FFFFFFFEFFD87FFE8000114000FFFFC0FFFFFFFFFFFF9FD20000003FFFFFFF80003FF07F83FFF801FFFFFFFC4CCA3FF1C000210000FFFFE0FFFF8FFFFFF01A700000003FFFFFFC80001FF3FD80FFFC01FFFFFFFC3FDAFFF280002000007F07";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mem_init0 = "FC3FFF6FFFFFDF9B000000003FFFFFFF800007C3F8DEFFFE00FFFFFFFCFC327FF700002000001001FE0FFFEFFFFC0B78000000007FFFFFF6800000CA3D5EBFFE007FFFFFFCFE9ABFFA00002100400001FC06CFAFFF0FED00000000007FFFFFFA00000078FE3F0FFE007FFFFFDFE5315FDC00000103FE003FE300FF0FFC0D3800000000007FFFFFF20000083C3F7B0FFF007FFFFFEFCD34DE3800004107FE003FC3FC3F5FFFE40000000000007FFFFFE10000100CDA7207FF003FFFFFFF5AC6D4700000470FFF001F83FE1F680D3C000000000000FFFFFF4804000366243F0FFF003FFFFFFF1F9784A00000C703FF800583FE0FEBE480000000000000FFFFFF84";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N12
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a180~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N30
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 .lut_mask = 64'h00474747FF474747;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N32
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_first_bit_number = 11;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_first_bit_number = 11;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mem_init3 = "400F286A4018067001F0FFBEFFFFFFFFFFFFFC3FFE080000A1130F4FFFFF0FDFFF07FC3214DFF1FFD80026D3400C027000F0B7FF2FFFFFFFFFFFFCFFD8080007A1477C0FFFFAA3DFFE003C1FC89FF01F823753E0078301E1007CEEB28201FFFFFFFFFC39EA00006CB160E837FFF2A1CFF0003C1FEC8FF01F0301FEC60780C1E30035AAF00002FFFFFFFFFE004E000F30B5A0E0BFFFBF28EFF0000033B287F01F03D66B8607E170C0C00784F00002FFFFFFFFFFFC5C002C0FAD8200A3FF3B30E7F00000339107F01C01F10A0603E01C0000030CF0000FFFFFFFFFFF1C7C07D39E45F80031FF38F033F0FC01E3F8D3F00C1C5FBE0103E0C600680003F001FFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mem_init2 = "FFFFFFFF0617C17FF478007DFF7DA031F93C03F3FC40E008C1E558C107E20380F8000FEC03FFFFFFFFFFF8FF82E807FFD403005FFFF06039C0380FFCFF206038BB7CD8C81FFC00C0FCC00DEC03FFFFF1FFFF3EC0B3EFFCBF3C30001FFFE96278E0303FFCEF160778024CA0143F7C00200FF00AEC0FFFFFF11FFFFFFB640E000F8600006DFF31881EF0FC3F3CDECB3FFEC1EB60840002D00C0FC208803FFFFE3F1E3EC673AFFF01C733000021FF1A893E7FFE7F3CFFE59EE67EF480904003FC0707DE0B83FFFFFEFF857FFC8C1BFF01C4BCE00077FFA30F1E7FFC3F3CFFF2CF6E7F0980188000F803C11E0227E3C13FFAFF6759D01FE00710BF38005AFFDE003F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mem_init1 = "3FFF3E34FFF361C48F0A00258000F800601E0127E3C11FFFFFFCB2000FC00710B39C00DE7F92003F1FFF3F3CCCFC5CA6FC860025F000FE0030070237F3E08FFEFBE1D800270E83703FE600D86F4F001F07FF1F3CCC7C6DEF70180025F000FF003F031BFFFBFC87F93D42003E2E1CE0E0BF7B0098FE48000F03FF1E3CFF7C13F3F2184034C000FFFFE7833B3F287C0FE3CDCC0100261EF000BFD8C000FFD8300F81FF3C3CF2FBA8DF760148314000FFFFC0C03DBF387C3F9FB9019BE0123C7888BFFF20087EAC0007E1FF3F7C7C449EFC126480010000FFFFE0F8190DFE83F0134F7CC1E8583EB833BFFF9C0BFA7F0003F1FF3A7CFC3F4B681204006000007F07";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mem_init0 = "FC3E076FE703DE7600FBBB88FA3D9833BFFFC7BA78E10001F8FF1A7EFCFF4FE81F84006000001001FE0F83B8FBFCE66601A01F80B9FFC4CCBFFFF0B7DAE14001F87F337EFCEF70D8E300006100400001FC06B05FF10E888080000380B8FFCC843FFFFE45D7C0F001FC7D317CDFFFA538C63F004103FE003FE300C4AFFCF92701E0020001B07FCC013FFFF739C784F000FC7D317CEFD354C6387B008107FE003FC3FC3CDFFFD68003E0070001807BC8047FFFEFEF180DF800FC3DF07CFFB84AF880F200870FFF001F83FE1E98E9B3083C0F000061006110F33BFFFC95FEC0F000FE3E607CF38F379080F2004703FF800583FE2F5B56403C3E070C0C010C80107B";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_first_bit_number = 11;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_first_bit_number = 11;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mem_init3 = "FFB24BFF0FD5C8004FFBF270FD6787B05E97FFFD7FFFEFDCC602336208FBB503BE089A0FFFF3FFE0F919D59F09F1CC0088DF7C57FAE70F63376FFFFCBEFFFFC7A30EFA4306FB883C1E04821F0EFFFFFF00FE2553FFEFF8008F6E6C59D2853C82EFB5FFFC1FFFFFFB50E7F442197A913C1F03803F80FFFFFF819FF6291FEF302097ACE27871446F157F3BFFFCBFFFFFFCB003B20ADF4633FEFF8DC43F83FFFFFF80FFF06D51EFFF7E97471D311E0C4E06FFA34FFCBFFFFFFE7F28226ACB4943FEEF0EED3F03FFFFFFFFFFFFE6A925FFFE0F42F56485DBBE85FFCBFFFABFFFFFFF9FD7015A1AF4271CFB0DAD3F0FFFFFFFFF013FF06D8163FF4FA2C480A624B3C0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mem_init2 = "7FFEDFFABFFFFFFFC70E017A1FE9CF08F92AAD3D0FFFFFFEFF010FFCF242BFFD8F9164DCCB9B708EF7F1BF9AFFFFFFFFFD9421EA07DA0F003C22273F1FFFFFFCFFE00FFFC95D34FF8B1E9EE40B5AB01BF7F98F8AFFFFFFFEFE67382311C40F000F213F3FBFFFFFFCFFE0FBFFCE47D7F7BEF0926436935807FFFF278AFFFFFFF8FE56FC4DAD7B9C7A3FF8BB7FFFCFFFFFFFF0FFFFCEAAA03DED02D3564298083FFFBDB59AFFFFFFFD7E61FC41953B90F83FBBF37FFFEFFFFFFFFBFFFFDFC8037BCAD1235ED7B3AC4FFFDFA7E6BFFFFFFFF8C8F2F51CE500FC9FAB3BFFFAFF1FFFFFFFFC7F4E5004A4F2FE869896E7C9AFFFEFCB56BFFFFFFFFEA1E2041A0400F8";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mem_init1 = "FFAA79FFFFFF9FFFFFFFC03F5EA000136AFFAF9A4FE7975EFFFCC7FCBFFDFFFFDE03F33BCA8001E7FF8AB9EFFFFFFFFFFFFF003CFE40000A2C83D0AF89FF8FBEF7FC6650BFFFFFFFCD83F398030001C3FB801BEFFFFFFFFFFFFF0F08F4800000A04CE0B05F3FC2BFFEFFB536BFFFFFFFC18FF0C1FC00038F730049E7FEFFFFFFFFFF1F086420000037DD884DB007353FFFFFFDCE0FFFFFE0098EFFC7DDC0110F73F028C7FFFFFFFFFFFF7F3C06200000BF3F132BC1FCEBFFFFDFFE754000FC0098FFFFF0C8C0700E33F0EEC3FFFFFFFF821B7C1F076000003F7933C5FFC7B84320039E6EC000FC001D040030F572701E71F0ECC3FFFFFFFFA2117C1F27C00000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mem_init0 = "B003CA238FE10818E1F000CE9AF3FFC2357FFBDE85E1783F81FC2E8FFFFFFFFFFFF0E3FF36000000847FB17CCFF3DB3FFFFC7FCE9FFFFFE771FFFFFC6043C03F01FC960FFFFFFFFFFFF8E3FFBD800000BFFEE97FFFFFE093FFFFFFE00FFFFFFFE00F988C428E83EF03F8AB0FFFFFFFFFFFF8E3FF8E000000B2FE2CBFFFFFE48BFFFFFFE3B3FE3FFEE003066B9AC403C703FC420FFFFFFFFFFFFFE3FFD1000000B80F896FFFFFD03EFFCFFF8B7BFF3FFE4EC3F5C7818007C003F8521EFFFFFFFFFFFFE3FFED8000009031CDE7FFFFC0BEFF83F23DD9FF7FFE4083B5B540401E0001F0E33EFFFFFFFFFFFFE3FFEF800000B07746D7FFFFDF9FFF83FC3F2CFFE3FF";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N12
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a179~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .lut_mask = 64'h222205AF777705AF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N24
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 .lut_mask = 64'h00474747FF474747;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N26
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_first_bit_number = 10;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_first_bit_number = 10;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mem_init3 = "79F02BA8B014398FFE0F964100000000000003C01296000069036C7EDFF8339080F803917ADFF1FFA7FCD8C2A0C33D8FFF0FC300D0000000000003002716101B6D277477FFE613B801FFC32CBB5FF01CFD4CAF76F7BBCE9EFF83144D7DFE0000000003C6603300B4F614E88FFE0F55A90FFFC32CD54F701C30EA7380E78E3E9CFFCA7C8FFFFD0000000001FFB401135750E3E23EFC139E9B0FFF7F50AE673298B1133B0487E64F3F3FF8528FFFFD0000000000032E40C50F59B20C1CCC8D92D70FFFFFF08B7F301B3E1AF7BE83E7D3FFFFFCF4CFFFF00000000000E3EC48E45977F8005FCECDD12B0F03FE2BE76B300AE33884F803E035FF97FFA5CFFE000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mem_init2 = "0000003C940BC17CEC4841A1CE88A1AD86C3FC30C398E00C2EA9703B87E2F27D07FFE5D3FC0000000000077FB77A84003A3F01C3300AAB253FC7F00FCECE603E6A5C33199FFC20B1033FE0D3FC00000E0000C1CF442E03401A4848A93001F0669FCFC00157E9077E4AEDC3C0BF7C039BF00FE7D3F000000EE0000FE2A8393FB0257EC35BC4FF0819CF03C0CF2DB1BF813CC881550002D00B173D7D3FC038F1C0E1C5493667E0FEB84AFFE139FCEA8939600180CF00185E998AF743484003FCE4D821FD3C000001007A9FE23603C0FE3B9A9FE061FA410F196003C0CFE163EF4D6F1307FC8000F833B6E1F2981C3EC00500886B1C369FF86F1CA7C04E5EA8203C";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mem_init1 = "3800C1C7C3ED99AB18C793C18000F8005FE1DA389C3EE4000FFA5407263FF82F927B00C6CE42003C9E00C0CF34FBEA49BB8E0359F000FE002FF8FA280C1F7006BDA3343F0EF17C8C1FD500D55E6B001E8700E0CF347A3916CBB07F1BF000FF0038DCE3400403780A22DC81C171E31F1CDF72C09DCEA0000EE300E1CF0373F237ECE3BA6AC000FFFFE77CC650D783F0E494ABFEF839E10EFED8D420064C20300E7180C3DF6CF5781E8A9EB76D4000FFFFC03F5118C783C3981982641E4DC386761CFC98277670000719C0C09FB14A05C6351B6F6D0000FFFFE0E7665A014431C568833E17B7C156EF8E7E4386F09B00030DC0C59F34262ED63CCBDE1C00007F07";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mem_init0 = "FC3998B818FDDD5B8104447755C267CD8E3FA67C9C31000184C0E59DB44AC1D6F50BCC3800001001FE8C0C0F0405CE55CE5FE07D16003B28DC3FEC7167E940018640CC9DF4D2B027129FDC7900400001FC06FF280E0959416FFFFC7D970023415C7C796DE7C0F001E262CE9F5FD454277D10F85903FE003FE3018AA0056A9CC21FFDFFFECF80B39C7E3E36E30364F000E362CE9F2E0CB04A9494F81107FE003FC3FC22C7FC32401C1FF8FFFEFF84373B3E7F2FDBF48DF800F3320F9F30875275D14D39D70FFF001F83E6F97E1FEA37C3F0FFFF9E7F9EEFA57AFF7C9FCFC4F000F9319F9F69942F11E10C393703FF800583E65C428E0043C1F8F3F3FE737FE384";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_first_bit_number = 10;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_first_bit_number = 10;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mem_init3 = "F8FFF8BA103040101CB015B85A773A55E4FDD93303FFD00400E74F96EAFE8CFF3FFFE0D3399EC530DAFFF8F9AE3180601E501D3279AD0479C2FFF8F180F8E00D000064160071861E3FFFE0D339EE3386DAFF7CCA488380201E58F584DC7D6ABF88EEFBE780F870CFE0005E0E826763863FDFFCF19FA0D9D1FBFF3C5255FF00F03F28C5169381D310788CFCA7803FF0C0E3FAF1108E23C1E23FCFFEF49E207C6AFBFF3FD05C0600F00FA8FBDDDAF44CAA001BFFA7E0001F7FF9E78B8F806F701C3FCFFFE70CD9FD3DFBFF3FD1BDF301F00F9427D809038F84303FF51FFF021FF404CC3080106730803FC7FBE4084E6C11FFFE7FF3CFD901E04394EF8D9AC0EF97";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mem_init2 = "2BFCD61FF3C0FFE701441FC0E8B9F800FF85FFC0C4AE894AFFFEFFF49A48C1F061D0DE92A90F2DC7CFF85117F3FFE019CE7C52FE13FB1880FF01FFC2C03ED305FFFFFFF2518B781879CA0FF7F763477C13EC10577B87FD26F8C73415578BFF3FFF00FFCDC1EA41C4FFFFFFE0C8FD9C0039EDD391F71DDE2BF8EE10803F0706CC4FE8FDDA4FCBFF3FFF00FF8906C87832FFFF7EEDAC116E0738F99EFBE5629A61FBF02C8019FC8F4C131CF3D7E550777EFE003F930E1E6131FFFE2CD2F60F920F810A4523810922F4E1B0480C3F0F8694E506D3E0F920F0FFFF001F9F1F829930FFFE2C52C3C0698F838A32AB1BC9ED1040C05B0F0CD3B238FF1F3C078DFC8B1F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mem_init1 = "FE001E837F04E308FFFE4D34CF5434FFC18E6E8E0CEDC8712C61D71F340F6417073FFDC5CD43431FFE001C2F7A5DAF06FFFE489FA5D81B3FC322877704D96DD92CAECB076F55C610802C3FDC3FC6E17DFF001CBE06247484FFFF49831C900CC7E30AA6D787ED0DCD34D2CD8D9D6B11E244002E4C35C0B8FFFF001EBE07B12800DFEFE42536EC2330181205DF711B51FDC08B8BCEE71C04E00010FF62A562D00BFBA40FC817D700F0DFF7EF4D99CC01CC4D6633DE92812FF9C0152D03BBF07FE0077FCC05E7C97EBD71F03FEB51C600F0CFFFC6D0DECF0FF4EFAF06420619D079CF3CCCAF1F38BFC00703403D33E3100238FEFFC0AA5A00F0CFFFC093CBC7CE13";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mem_init0 = "E1DF954CB36620003FA0ACB8E901BF000103403839F7EAD13EFFFC71C27200608FFCC363C447A008CC7EABDFB05DC0007FA696DD0700F00C800078E948FF8DE8207D07920DA000001FFCCA42E7A3100F851F8CDFAD2A0CC060C07F1BFC00800C80007C257897924C1E9F87E2455A00009FFC3F2FE16707037A09C0DF294D00C7D714BC91FFFF003C00007C06780FE9B7821FE2DB9F73C0009E7C5C8FF0774F01648DEA5DA277100C6092126DFCC704200000F80E00076B39829EEAABAA3EC000D03CA08342A201E4B353E94F53008064A26040D100030C600000001D6A001807319CDBC4417FC000D03CF9834207000977D69E6BCD9F8790F000731000070000";
// synopsys translate_on

// Location: M10K_X69_Y2_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_first_bit_number = 10;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_first_bit_number = 10;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .mem_init3 = "039619FC0FDAB7F0A97BDC5788094B692B5C1FE5EFD1EC7EBAEAE1A0C8E41FFC41C3E5F0000C001F06EA7EA009E1B2E06F9D4272F1F8F059B6AF3EF6EEFBF8C97D466641C9A4DBC2E1D87DE0F100C000FF064E84FFFE07F0058C5CF067B0C25CA9F77CE65FF3FF3DCFE44106EF052AC260F37FC07F00C0037E60329AE372DFD9781C834362091CA8B7DBCDF6BF03F80DAAA54E49993B2601017FEBC07C0000007F0031A4F27220811B1FF288351921F863FA7FF6BB03FE06F2B2D1A80737C70111EBC6C0FC00000000000FEAFA499031893907A0F32FE175E19CFFE1AA03F8002C9DBB98C1856AE304EB96C0F000000000FEC193A749DC8149B3C831A4200C3E";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .mem_init2 = "58C6DF01A203FC0013C9BE8055F8B0F706DC12C2F000000100FEF08CF762BF8269B928A4C382CF7CF6CF2F61C20FFFA0361B22625B57C0FFC3D298C0E0000003001FF001F352168074F62CF802882F85F6244770C203FFE1229F3BF1659930FFF0DA00C040000003001F0400A3D5E1364F29230FAE559720FE82E670C0003F0738EAFFD7BD006385C004A48000300000000FC000B62BC0986B8732B57C0927C4C6583960C0000F02FCAF47B514586F07C0474C8000100000000420002FD01D5CA59ED2099CD2AB2780236E97A2000780FD260F00956AFF03605674000500E00000000380B542099E1C827FC76C2666330C139C68A2000FE078EE1CEE1EABFF07";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .mem_init1 = "0057D6000000600000003FC0A7F20016C68FA27BABE4D0223E04ADF2A20227FF5C3D0DD38DBFFE1800779610000000000000FFC302E01E023243D5F4E17EF512361C5356A00007FFC87D0CAD0DBFFE3C047C7410000000000000F0F708801F001DEE82D1EEC0329F39308B60B200017FC0700F1C14CFFC708CFCC618010000000000E0F79A60000089BB7EDFCFF95ADF3800787F4FFFBFE01FF10003C50FEEF08C0C673800000000000080C37860038046C2CD0A418DF3070023C92AA000FC009C5BF135793F8FF1CC0E613C000000007DE483E0B98000001FBABB98073B44BCDFCC637A2200FC200C47803596888FE18E6E033C000000005DEE83E0DBE00000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .mem_init0 = "B03C3324771EFF99E1F1802F44F2E1C230B07A25D69E86487E63C17300000000000F1C00CD6000003B80B3FB32ECB1233F3C7FB641FFC1E74E7F9E525FBC3FC0FE6369F30000000000071C00470000005C02E4BFFFF1F4BD0001E119ECF3F0FF10F164ABC8917C10FC27C0F00000000000071C007F810000F2F2E3DFFFFFC3A500008019CBFE38FE90DC86DD22DBFC38FC0319F00000000000001C0022000000C80FE2F6FFF8CCB900300074D3FF3E3E6E3C046EBD43F83FFC07AFE10000000000001C0026800000E033A637E7F9CA3D007C0DD9A5FF7F3E617C492A3F7021FFFE0F26C10000000000001C006C000000547EC7EEDFF0BD50E07C03CC72FFE3FF";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N54
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a178~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N12
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .lut_mask = 64'h0444F4440777F777;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N14
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_first_bit_number = 9;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_first_bit_number = 9;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .mem_init3 = "15C5941A0FCD640F8D58DC1247CCF4BE4C7FE21E9FAE2AEB6B4D1E66B2000DFC419B65F0320CEFDF06E37C0EC93E3113471FE7A3EC1BD614D1DAC90CB2E41F5AC0AF4A97B7C6E4DD2DE3DDE0F1003F0707FA6871FF3386636EFE1F12FFE5C063A0799A1C03EC88CB71E0A810C92716DFAEE3DFC07F012E3C666F1BA76CBDEE521BE206E46F064A0A69039F8EE2FC77140ED766EFC7FF69390226FDC07C03FE007F0056D62DB012A14F7AF1A3DE9A4C35BCF1FE8FA6CCE13888ED9DCFBCE3FC0912B7D2C0FC03F8000000333F21D76E4DC6581A5FD5BBB16C9EAA2A1817DCF7C7B0C8F5F6CECAF1E304BA02C0F001F80000FECE65708CFD42CCDF5A5A9DE82C2A";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .mem_init2 = "2FB1FF829D8C73E809C741CE9FFB03F7068AC6C2F003E00100FEB375EFA8BFD29237805AEEEDE74095329DE269F078589CDAAC84ADC434BFC387F8C0E000C003001FF106AB1DA0472F3E012F616D1AE31456A673619C1819D7EF29AB398EDCFFF0D6A0C040020003001F4461D69C3AD5F972717677EC07DC00785312638FC0E7461CC74BD3CD6285C02114A000300000000F31E4788C63B19E0FDB6C215FEE0E286476EC620DF0E28A4688DEFD5F2F37C2692CB0001000000004D3EE256019CF26A896A69693C2FAFF2709588D8FF8780FA56FEC352CF12363DE35000500E000FFFA23809221078C80C6BDCEF5641A7FF297B72D9900F01FAFFE16FF57FBF107";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .mem_init1 = "00DFA60000006000FFFF3FC0A041E0352151F09D5922185EDD1DD959B182DB209460EF1F831EB21800764F1000000001FFFEFFC345E6091CF6823A367899370E74E44DDABB80F81009660CA95A187E3C0479DD1000000001EFFAB0F7E86C2EE0527B748871C796C35DCFA819E9FCC680C1920F6811997C708CF8AE1B0100000E0200E0F795601EE03A9177CC8C028B46C4F9C289ABFE41E0389EE04EC53F6EF08C0ABF3B00EA000E000080C3B4C01C7021459BAEDD00B10BF824B32B83FC8CFEEF268EE26B7A0F9F7C78993D0001400E7DE483E07781081E24FEEA2F89BDA4A6DFB7EAAE41FEFCDED6247F38B09D8B0D2E9A023D1A80800E5DEE83E0D4030783";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .mem_init0 = "BE7CC618D8D2FB42E1F67CDF568113C2BACF880C975285967E92F570BBC000FF000F1C00FC1000C08BBF8417BD8D7F37C0C4493B5000A26762B265335BB43BCEEE921DF0B3C000FE00071C005C858300A3F423BF3CEE4859FF0F1695CB6D893FDF32621591B14511FCD672F7FFC0000000071C00D48CFFFFC2CC5B0630FBC9E13F07639E80F2271E5D27728E656BCFB8FCF29FBEFFC0000000001C00A181FE03CE291D8F33F79B671833E1724CCC31CE3AA52CF94A25393FFCF7B5ED1F00000000001C006C00F8832737B26D1BF65E61FE7CED69DD9C7CCEF24D4A57A223C1FF9E2FB2CD0A00000000001C00310EF800F0149445AF6F86791E7CF2F861FEE20D";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_first_bit_number = 9;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_first_bit_number = 9;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mem_init3 = "B600B897ABC2D98F8E092741080000000000C3C048237C03752A3ADFAE6730387CF8FE47E3D83126641F0920B92A4DAF8F084E00D000000E0000C30038A42C29D9137AFFFC5C45D7E1395EED3F33341F718923E464DEB3568383F7DD7DFE003F000C1BC62E46802C5B73EAC7B9BA83F68FE043ED1360979ADCD5CDE51431A25CEFCA4D3FFFFD00FF000E39BFD072F4E189E0FC0E8ACDBA4CCF209E82A556D1546EB6199C666EEF233FF84DEF7FFD030E0000189AE4A026CFAB0312B33EDF44308FFC05DFDEB4D3F2C2076B4542EBFB07FFFCC4AB7FF00302000038E36DB85F31AF0BFF47BDC5B0B3CF030E047042F4E16829C1E3E267210B97FF53EF4E00FC00";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mem_init2 = "0000F843D6E4CD728D3BAE57B197887846C3ECDB2E7E20079653FD0C0402694207FF0DF0C50CFC000000073E81A5721F305A6E7ACF17B690BFC7F1B1016760B57C0D38245F8DDEEE033E03F80C5FFC0E0000C170A781024F24C52521E99A6D5C1BCFC40A989087753A4C7140330D0C25720E24DC70BFFE0EE000B0F7D831CE51B0B93CCD3AD4AB04AF13C4F9B739EDF2CAF2970E0002D1E2E0BDF4CF58C609C12CCBD9F12E10C2087FFC961D02B5693710F98CDBFEDB7ED95237852B4003FC16AB21703CE88039007AEE9A15F320CEBAE45DDB664C8C6F17D87BC8DB528CACC462C39BC28000F8CB0AE1C779DCA6CC051C2FCCAB5D1F08AC8E14BF5AE3774032";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mem_init1 = "A7F8C1D3F510E4474C676C5B8000F87C00E1E7DB55A6EBCF3003B01BEDBF8B6841D2FFDAC3B0603219F8C0FBBD80C7B952B17E82F000FE1F8F88DF08CD1F730A4A3C9FDF49F06C8B4EBF8865D697C010E4FCE0DABD44320A6DCE3275F000FF0426A4E4A00403781E92796249B5E39A9B8167203AEE68C00D92F8E1DAE16AE88D02103500C000FEFFE6449968D6BBF36C00F20EF6796109ED87DE9D6BE69430ED6D78C3EC3AE724FBAE11F27F4000FFCE0CA6A8F4C4BADC974A4E6491ED438554C37AB7CECB1E03F61520C0AAF0492F41F52E5C530000FFFE61D4BE1A073C5EE105833E15774967DB519DD2EB4DE603F38BA0C5AAC8FBF315FCFFED4A00007F06";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mem_init0 = "3CE17959989E58DF0204447515D267EED1C7F53A050D03F166B0E5A9481B4091368B3E56000090010A6B44E704B86A81F65FE06AB6380B828BC48EF2BE9641F17530CCA939D2BE483EFF28310040C0011CA676028F3D130253C0FC626130D1097B9B8511355AF0F11952CEAA9392F597CE480CD103FEC03F2302A35A8F27B684DF8D07689DB1785E5DDD74903BDEF0701A52CEABE91E494019200C4907FEC03E7BEF830A02FA81E0DE9887FABDA5B4DB9D9FEE08FFADF9008A2A0FAA5A728F3869FBCEC60FFF001FBB1AD4F04A6F975A369EC79A6D9EE014D93FBC9DB310F100A4A99FAA35FB7380034B47C703CF8005BA1A4AB8B33BDA6F28F2F3FBE377ACCA";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_first_bit_number = 9;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_first_bit_number = 9;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mem_init3 = "973E0BC97F4840129BE852E488FBA240E0CD2DEA0300D02418E497E2180DAB3F3FFF605EA0530309357C0BBC3F49886295085A4E73FA99EF099E8E2888C762CD1CC8CA6A379185E23CFF62DFA96F3C8835789C8CB6A3BE2099F0E8A701B68B6C1A6D3CFE84C79FF02F1FA755C658AB7A38DF7CED87F8676F14385C5FC66312F0B0A4CABDA1C69DE6188B30128638303F057A377B12B45F9E30CFE6EBD20C0FEE1C307FD911FA10F18C3C2710179CC699C3143384E00B1C703B67866E03AEAEDC21CFA3D865AC9B811C70CF53FAF50170EE40D4B3DD08BE9FE8237A38FF0D9875792848024034C97033C787DC29F7337C987997C050EA01E1B34202923D0951E8";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mem_init2 = "CAECD718CCC0FF6BFED3204DC0B63970F38583EBC4158010987927C14591C1F3991A0CB3DAAC593A1A985316ECFE20EE2893F2AE1167A880F701832DD885552290E80ECF970A88188521F8183368DB76190210176587E66588C8570396031CCFFF003081C1C6F34290E80C15A93FA400C5189F8CA7FA6DEAB4200DE031077A3858635ED8CCF338C8FF00F0F90664D7B190E89907D081A3E744F3720B953224F5999E3601167C1646D4E4333866D376BDFE3C386DEEB3E14790E9EA63E19CB6EDBD20B4E53D2054E2A4367A8C3F3365036CE69331CF1490FCFB7E10DD9F47A84690E96882E8BFB38FBFAC23748634477E524361EFB564D50B43603BD10C6B4118";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mem_init1 = "EE38116A4C32E2C890E909EA23F5D17FD1BBBB273038979E9D3189DF5DF52EE3E74CEA3222138698EE3E1BD259E4FB3610E90C80617B29CFD3D6CFEEED8E6E2EDD050EC7A7C786E091D20D04314BC272CF3F1B6F85D9F9B410FC8D5B5F9435D8237C6EB86A9E763664B1157223A2236D4B1C9E9FEA3FB060CF1F99698491100020EE63ECBF4EDD50201FF6905F8F920EB3791E1DAA5C3B64C010FF0168412E5A3AAA4B7869C600F020F66C68562C7ED4554D7591B3B1A08A202EBC3A48779C64077FCC672AABEB5D71F03F5BA54200F010FC6A4F122F3031E600BB6D1D99C47AAE50A072D3C84CDEE70340C4BC992006B8AEE7744CA400F0302C2ECC88F7C1E5";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mem_init0 = "E18258E342264F03BFA43EC2127F4F3FC1034119D6088B433EC1FCCD803E0060720B2D5F31F7A7F9CA6B6F7097295100FC2E771DFB23B03370007BCFAF00A0BCC042271B8B5D0000C2EB189E1D131031316EC8D02F5B2CC6EF7D862C0D079FF3602847229C689FA10F90F619DEF6000067EBD9A11817C71DD811B1C610E341C9C181FF35B3FF3FC3E0BC7DD52C80998F46F1E9707C13C0006E7B84D8EA86AF0FCD758554A15117156F4039F8F4C77BDEC0FEF88DF7885331207804B89D01C000303F4A4CBD923DEDDE0C91A244D097296F3412DD07E3339880FE31D2A58F142861840C290B4EC000B02B046CBD5F109BF6055578B608B92CB2005480A037FFF8";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N36
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a177~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_bit_number = 9;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_bit_number = 9;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init3 = "711FDC0CFFFFFFFF6270C0F03C081FEC725B000EF8FE51FB09C8F003000078E499A23FC0BAE2123471EFDC0FFFFFFFFF2B3203C0010F24E7F528800049F099FA0A6CFC030000681BCF7D7FC6AC3DA896F1A58C1FFFFFFFFF1FB00FC003634193B62B0E0084663C7EC3EEFC00000020D7754C3F8F623E2953F0D10D1EFFFFFFFFAC6403F0E10F514F6E2867DFE87F3AF05CB7FF80C000FFFE7487457728007C6F92DC3C00FFFFFFFFACF003F061372FA6164F9383F88D86DD2FB3FF808000FFFE0E7FF04B1B7CF47D544A3800FFFFFFFFACC0C3F8775E86F4FE1A547F02809EE83503E08000003FFFA6B552F431742ADDC4683840FFFFFFFFACC0C3FC734379B7";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init2 = "332724C50400B1184F03C080000001FE36888AD3619889C704A83040FFFFFFFFFC44C3FD735BF59D010C66EB723F33587B03C080000000007F1080C6096365C702383C70FFFFFFFFF444C3F8001B3398CFFE73EB4ADF09C2300380800000000079D3C327CDE705003ABE3C70FFFFFFFF9044C3F00E1A3E813D30C73A889EE957E7230010000000007EF93479D6FDB5003FCE7FF0FFFFFFFF9040C3E06D96ACB28661C79E099C950ADE3700300000003F7F03541EDA42BD40BC6EFFF0FFFFFFFFF001C380191DCDB8229F31F8C035D9B53930003000000000F015E02787DA6664A14AFFF8FFFFFFFFF001C3800671A3C0A10F381FD9E02B1F0D77002000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init1 = "F8D3918DFE3A9E04A700FFF0FFFFFFFFF004034072E1390E70F800803DD1334C6FEB000000000000D8FF9B8B2EF9BFA6ED90FFFCFFFFFFFFB004030EDEF07975A03C200096C2B75847DB000000000000C734469B1233C11FC17FF7FD7FFFFFFFF00403043DC7F86DB000C08323F428739487FF000000FFFFC7176ACE12E24D9F7867F7FD7FFFFFFFF004030253E4FCE048060083CF679A4423DFFF080000FFFFFCE73075564C15BF7433FFFD7FFFFFFFF18103002BE18EC6C800F800C169C90AECCFFFEF0080FFFF1D03C7CE8708E3BF7431FFFD7FFFFFFFF18100A1E5012E49DD00F0C782F17C9F0450FFFF0000000F5DCD3B46C388F7AFBDFBFFF8FFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init0 = "7848DDD97DF1CD3F81660003E03FEBBAEABE3CFFF3D87B003ACFBAE33AA44C81A726F9FCFFFFFFFFB048DE0E79B9FDEA81E1000FE00FED3699E1E2E741460F82C2CC07C0E11C798EB3ACFCF0FFFFFFFFD040CF3D79F8DC7B90C1000FE00FD3DD170BAB930C9C6007C0EF890363E2612C9E7CF0F0FFFFFFFF500086EBF1D0DC6590F4000FF00F96D69134B6FE8018390FFC0087860789BF03105EF0F0FFFFFFFF40000326E4F8D47CF0F10000F00FB7B6973E95E48C070CE3CF6018DDA2445943E256F0F0FFFFFFFF5000006A44F8F07971710000F00FB2FF5B9E2BD680030CE1D7642D15150FD7EF45BEF0F8FFFFFFFF40804AA9C4F8F03660000000F00FB0F8";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_bit_number = 9;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_bit_number = 9;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init3 = "6A6F6A039D8E0080302E0BF03C8536B800000000A7AB99F3A582F43EF8BC070DB1E4D84A5CB5489C326D5A9F28C103C060030FFC5FF82F1C0000000073225B9612510C27E708C821E62343904F280B4C6F3DC6FF56D003C000060FE45AFA0802000000008B2F401E7A593D62E0449C6EA7958CC705CBE0CC678EC7CCA7000FF0007B0FE31842D059000000009C836921B53D62E3F9FADCC2CAE80439828B1367A64DF64C1A500FF000DC8FE31CA286F100000000B3827F0AF7D133E27D136B0E6EBE6A1647E22901C4969C389FE87000046003009CD21F8900310000F95EF7789D8D3FEE25F245A57E144FE2C02DE405CC9D1F31D440F0000C80030007D82694";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init2 = "00000000F802FB47B5896F62BE026D0EAC343467E703F2FE3B9DFE8D6DC6C00004FE3E00C10FD84D002400007A427D61C6EA5432D3FD6D077B784B25EF0282015FE53A9FF9BF40000182FC01C00739FC00600000E3EE64889E92ECF33F039EEFB2D9152626037ECF307A907F3AB000000172FC013010973C00C000008412815C5F1543EFFF0C68EF6B16E60F0C076BFF7958A33D164D00000065FC011303B05E008C0000101665D9FF16667FFF2EE75A71683F8FACA8C0731A2F2F0DC17E10000276FE0184985F2B00000000125AB46CEF2CE27D00302E6B5A85EEBF1169C6743BDB4F24B89400000156FF03E631F0E3E00120801BE8CC54470B8473E1E77990";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init1 = "458194A770DA6B84E08CF21FE0A51031E716F00F80003FA7749D278006806EECDE28330AFF87FFE71D62555101AE84A8EC98FFFFCCE71E1EE3B5F38B000F3ECD889A37C0088D4B08C9753308FFFFFFFF20C16A57227898CDEEF8C7F119E31212044CF3CA000F9EAECFE3070360CDAC60C95FB300FFFFFFFF63F28A39AA11DF52DBFEC7F01D2A2212024CF3C000039FDF89C003F1A0B98D5FD956B704FFFFFFFF6C0072ADBD804AD580080780DD74800F83E6F3C000001CCB6DCF003F91C594AE78C8EF06FFFFFFFF28FB0E09A64C6551730307C09D91F0068586F3C000003916F48B803FFBD45B7D30C0FD07FFFFFFFFA07860E89732364F8A400700DDB960EE";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init0 = "95BDF3C000001BAD4A70073F8FD5416C30567F07FFFFFFFFDBFCF83982A5F09B8AB207004308A8FF04F9F3C000001B62E67707370FE3CAD536B37B47FFFFFFFF9F33F078B87BFDEFE8B40100C0BBF3121CD3F3C00000CAD72690013E799ABC3E71987F0FFFFFFFFF8F33F03FD1568FD7BC2C0000C19A5B32D6D9F3800000CE2DEA7303FFF35CB31E71527F0FFFFFFFFFA333F007C12B301A56370C00351D163C063BF000000007E83759033F6EA89DEC71D5FF0FFFFFFFFF63736007F4C8A99ACF030C02731D717C162BF0000000731976BB009E6D363C6871E2DF0FFFFFFFFF62F0E0E13C0046F5C009800EFBDE65CF154EF000000071F740083C80CB26A2C8";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_first_bit_number = 9;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_first_bit_number = 9;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mem_init3 = "00FA33A2498F84291714F9C7C42F8000B3D02F6C3F4B886BED178B00A6BA94D2881C35359C077F3800FA3BA5618CDDFDC000F3D0AF62000192347D393487865B12BC3B593FEB4107803DF92B3C07792000F83A8E474DCFB1D4FDCA883B640001D61C37803D498E5F38C439BC80141C8C0001DC0B8106398000E83C530B2DEF3F6381B8C09E320401D21E84F3DC2E16A75C93BCBE237F99800E01C24C180306C000E73C9EBE3C02F334A515ED3E3C0401DE24B4FBDFB067718F3382D05D75540306C11744B01F866200C71C06623C88466A2F283BAACF060063C344F3D6C75CC8446A5663324D400207E13D4B303F882700C70D24CA3CEB59E664145BC4860400";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mem_init2 = "8DF829C20C65F7E48190D94100F800000CA0AD4937B608270000027E34BCFFFFEBA2A94B19BD4003728EE71817A876E78160DCAA14E022C000A1731F10C60E4F80000001E6A8FFFFE0A438823107C003371D9F89D0D84FF8C73F23D59EC000000081165748768FCF800000016B98FFFFB3AA6494ACCC00008419B2352169BE0C0E788C28A00000000286A8687F768F0F000000F15238FFFFE38C1D7BB4EC0000089AA7D3E8CEF9E4E77BA8DF4EF8F000030688B275CC800F00000C008288FEFF426992E47CF8C3C07FF8E3477EC1A39BFFD22D732467F0000340D00A036A038F000003C17F5BF8FD68F525CD483967C07FF55624575DB72875E6A84B743BF001";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mem_init1 = "0301F51262944FF000000300D689F80CFFF233B0995E7FE093EB8F26094A59FF490ECC31F97440000340F3963AD10CF00000030F0E2AF80C80F2A52E928ABFF0A1A8A6092EA0F223A3EAD0CD1CE04003010F378E619A2AF000000001D7C2C03F2D6200B627E2F8F0E52E45542DB02DDDB6F43B5D4D000003011DAF971AF80FF000000060CA31403D49DDDE6AF5ED61F08B2E806DFF277A0A5C720FFCF10300030300AF2A96AF8FF000000006A711706137214175512771FC88B190478FD5629CA9BC2788393F0003021F572A39FE8CF000000047B0A5F0E13A34CCCEDA467DFC3ED617D1DDCF8CB5EC7939E51C4900000E0ABF71FE21010000000047F5A0F0E2";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mem_init0 = "7EDBECED9561FFFF50213121D2768E8758FBD52220C000000E17BFEC9C8E0100000000007045F0CAB01122C2A85BF3FF9A038A92DF3D3465EE806D6276FE00F00E1803E4DE9C03C30000000076BBF0CACF5EFED5457DFC3FB2707418D657B690090E6805DFCE00E01A219A27FF8880C3000000826C1DBEC893D81821EA226C3F5A4B696A64658E50021ED6066AA60080121527FCA9C91C6B8000001DD9E36D9FA946AF522D05989A3D1A978B1BEE05CF04D53DE62E020080105D2BF85E68C1C30000000832AFD07DA2C19A4A311A5CA45EFFD75FCA5C8AFBBFB739A68C1F008038122BF0DE9AC93100000000276741FCE0519C4EF1C1E0E9F83089CE1823B6F7";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 9;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 9;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init3 = "511D39B0A05C1F08CE6F84F8A892A666DCBEC0FFFFFFFFFF4400C7D1E4F8308F60040000F00FAB569E6F60DFA886FF008EE8E5F895D2AD4CCCDEC07FFFFFFFFF8480D22B00F8F0C990040080F00032847A6F54F9B6559FC50E13CF60700A1A26BD76C07FFFFFFFFF84803E4803F8F058B00E0000F000224176801692E0E02EE3CF256CE0C4C69F6873F6C07FFFFFFFFF241E368003F8F058901F0000FFC0DC53D4290EF854CECFB7892741C0CC53C8AEA36FC03FFFFFFFFF301FCC1D03F0E30B003F8000FFC054DDA16C1C0066F1D030CF7337386F02CA794EDFC03FFFFFFFFF3013F2BA03F0C3A4213BF0003F00612F9E39380E3203A658C035D73C99D7C9E0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init2 = "1FC7C03FFFFFFFFF2033E33303F0C3CD410FF0003F0061BA6C9CE419B9BC2FF8F852F79C8B4CC2E60FC7C03FFFFFFFFFA1310F30C3F0C24BB96FF0003F00A010AC4887F901AE82F5CBB273F31DFC60641177C03FFFFFFFFF80357030C3E08601EBEFE0003F008FB3F28B4FFD527BF7FEA2F0B8FBAE4410BD1977C03FFFFFFFFF3970D8040FE08E8D6512C00000C04A99F18C7E9E03AF600DEEAE1C0A7078C77AF1C1C07BFFFFFFFFBF91C10C0FC03F0B7D16C00000C05A17FBADD8FE6700FF8F0EFC0CF9A32BDD9233C4D07BFFFFFFFF1FC0B0000FC03EBAA517C00002C01DCEFE9107F906003F709D8087CFF1A2A58CAABCD07BFFFFFFFF1B6AE0000FC03E21";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init1 = "C137C00003C09EADE77B39F10E18375F8E0E0C8F409A37ECCE3CF07BFFFFFFFF22C9C1000FC033522EBDCF0003C097C9E1D50EB106001EB99C187839FB0537EA023DF0FBFFFFFFFF258CE1000FC02357B4B98F0003C02595427360930FFEC2BADC00059C3F7446262A3DF0FBFFFFFFFF570FC1F003C07012EBB98F2003C06426DC1EDF9A0FFF3692201C051496C505E15BBDF0F9FFFFFFFFFDDD60F003C03C82F9F99F3003C04E397FDF491E06FF1E6DB1E0006A784D47AFD3BDF8F9FFFFFFFFD3EA00FC03C033801B031F3C00007A8077461C100140862A00A00015423CBC29EF30F079FFFFFFFFB10A09F003C0338043073F3C0000C5358377F0000000006D";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = "0060000043F31BA24936B079FFFFFFFF1FF1007003F030000B0F3F3F0000C30FB0560E00C00FC6E303E0000037C30335199EB0F9FFFFFFFF172D004303F01042370F7F3F00008877B0FAC7F1F80F0CB00F0C0300002C4700BE8EB0F9FFFFFFFF2DC2000F03F000704DAF7F3F00001B8F00782AF1FF0F216CF70C07C000276158F80E30F9FFFFFFFF7703020F03F1417023AF7F3F000256FF002C009EBF8E9A14F804FFFFF0C0A11BD00F30F9FFFFFFFF7FEE3FCA83F147F3A7AB7F3F0007720FF2E4850C0702152000077C026020CB68C03730FFFFFFFFFF262E3FEAC3F1E6F394AB7F3F0007B303F6DD6D6D0302D78000043007F539014CA07730FFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N54
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .lut_mask = 64'h0033FF33550F550F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N6
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .lut_mask = 64'h5503030355CFCFCF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N8
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_first_bit_number = 8;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_first_bit_number = 8;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mem_init3 = "4F58DF703F005F1D020C0E0AC89591FFD3A7A3431ECA57D6F0E2DE73A7F35BD3E01E2E9B09D88899AD92589972D5B7E50B7C832A3767F92D486B55E99426A489AB36CD823ABCBDE2E31FAD4A74EA41DCAD9607ECCEDB812B07343E80564A30239729C6979BB630B78FE034379C1BF671671FBD7BD88D2E53CCD6E079809D0CD3EE8B2402F0430D062A83D32509A71EAFAE3A0CE812C9397F0F0F3ADABE4EEF69C5CC81F7C6C16C02CA620021F8735B6AF13D60E2E3B49368CFA61BB401A9D9113E4ED1B7892922C7E58C719D243B7987CF42128413BA33BE23F1A61E673557B695A0DF8BA1A2E6682EC765864BEF82D761A5AB23F2C87906AEDC2FD25F759908";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mem_init2 = "27D54A2E2F4FFFAF2EFE8DCF98A63AAFFFA54832454B5FE761A5DF84C8DA5B3195BAB334307F9664497B98330C61EAEA3DC098D5AAF57E83FB3360F9062F1296E914D524C4A1B199B5FE6D2366AAAFD3AC22653357345741B1C0E39DB39C2AD4C33EC924DFC8FEF5EB1476D15306CDF875592D2C7AE442466D15F6C1BBE43F6B7CB0AB270DD28E36433FAF4BB683709BEB14BCD57F7106159203184A3DF4CA0338FCD1724F0DB19711EDBA39DEC1748902C337CC83BB7E05EB156F0E8B12A40EFB5FA61AD1F3D6E84B49DCFDB05C5FF68E1638C761A0423A05813E27D101AC716A15EE99BC02EA881BD3E57627E9F1B56D6509CB4EDC0EBDA5F4CF17EC8409DF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mem_init1 = "10478D8D32E6E1E96A159DDBBBB61C807DE896CA1C4268B65FB9FEB8BA1AE8583310CE96083347571241D79A3B7BEE62EA179E0E41F86C532F154DAE181ABCB85EF7CDA676E93E378ED8AE65D015E32A31C0D75B1F874884CE0A07E026121F6F23A8EE5A466497BCD0FEE2F6E95E96F570EE4651CBAD951831605D5E7C74CA0EB0EF214EE695D0AF68F7239216D5149E6D3C39513B94CBAB2010D11AF812784B5BB9A03CA21280F3C0F52A3A1346FE4D4D86BBB1A68795FA93F4DD5DBE12A3ABE77FCC21ABFAE4D1330F229BE5AF30F3F102181D97DF5A5CE17A6E8D52910B4C592BD6EFCD7EF365070373065D54194D38D65B3ED3E900F3119047A02926D173";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mem_init0 = "ED3526D3997D1F87FE516B591B09F20C210342F6DC88EF223E3EF087038F006155B77A91886EA83040555E10D0C8683F42FDC3A5E9DC71F36FC049EF35836DFAED725455ED4F0000ED1205C6DDDAD3D51AB56D7787265DD977F38F4FFE38AAB35FD67DFF0D497A800E89BDAFA96A0000489ED373C90462E4D45968116AE4AAD682DB36B94CE00FC09F4206F8EBF059D31D182A4BF947C0005206A1970EE919D27D581A5CA1411CE76CB70C5F09F7BBDD3F01FB7EACC01A15825662D4D518C00086496D15AC2858C8924C2BCF3F40A8805C1A29BD3B1AF39F73616B896457536E18DF74D124F5C0C0FF140B1DABD76C7683B97815C8760889D20018875F073C24";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_first_bit_number = 8;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_first_bit_number = 8;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mem_init3 = "EDCB1CEF6B13DF0095FBEB184C543B73C6B62DCBFF6ECC4C45583AB478F7529C4D9445FFCDEC103E37304BE109C4CBD926EB1BB98B53A804C29645EAB695841414775D8DD7846E7B63A7A0A2F1CF007BFF8F843FC857E409074A61B2C415CFB485BC07CF57897D452A86AF78D22DC348745580C26F06B0455A627CF304E0E947FA891E13B1564E618ECEEA6C3ECDAEE6C828AA943B3B900407EC4D7F7C44F17F7F3FCAB31F9E940058D5AD7D7EC3A89BD54E7D6644BD59C20AA18A05D84F7014509E5075FCDDE70003E05C0FD12A23A9AC88352B270778799BCC4593B52C0F39BA9847213FF6A5E3C5B1A371F082060040FE467BD8634022564B4BA15137BEC1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mem_init2 = "67442EFB217C8BB34833035F64B7841706DF0272F0C49C0140DE7C7E57DCE46A654D0EA034EC1AD8F501F667F403A64EE87234C5CF813B4FC34F8C70E0033E033F1FF2EBF0F616C8FDB8BA903D568D502F90549B3C6CE6069BDF971CB7C660BF70ED70F140C1FC033E9FB59236B93C73B0D1336A05C5F3EF0D5787FD3E73D89FC6D3C5D026D639B5068A269B00338000C00F2A7A5A85B5275A33E63CE6487F683108A22A6BF2349A9C0EF7F3E7C54A4505E2728B8A930000E885CDF4394136B820437054BAA28F5C47AD5A30DF70F86747ED84794FEECA5B66350CFF2DBFE00F7FEDC39F167AFC4CE8395CEE03CF1E0DD31DB567E48CB3181E6E03626CF70BF7";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mem_init1 = "074123F7F8FF600F7FFCBFFEF4C5902629E2C15F6A66D8B5FCEA63B4486E5898DA4D0D4222564C98E0A912F378FF703E4FC19F43F60124B95CE285C84CA7723CDD23DD07727C7B2FC0FDE512391F03A4740D74D33CFFF83E1A0540F655E60110B2EB268BA5FB787CA7EB8F5E24FF3E8F57CCCBF4297F3DC08982E2D83DFFFFF1EDBFE0F6122821FC0950C3A0FA08346B63A6ECA3EEFD4260CA119A36184DA29E090266A81E15FFF1823A9C8387E02C0FB88085DDB966B074FF286591F00275018B0C6E11570F8B71C986ACAE9FFEBFF17DE483626322368126BBA1F71EEBECB5113D0F6075FD875D4DD047ACA9D5A4EE98F439AEE57F7FF15DEEBB2280200AC4";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mem_init0 = "3553FC4D62EE6213ADBA1B6BE453DE52C4CF319F2CFF91F7668CA465443FFF00A20F1CC0CB1D032FB91B0BEA345CE7CCC6C8761C1AFF7CA7EF0D6B166C8B3473928B7CE44C3FFF01F3071C3844FB04C2A78BC7D4C3FA7AB703F6DA6189F9671FBB56749D5AA16A9285CF609A1C3FFFFFFF071C3D7732C20372AE0D044BFDFAC6C20B795FCCE1776F43A539F8858AB56AC061DFD41C3FFFFFFF009C3C583261FE399D6FADDF23EB04E732F0F3063328F2E45EDAA9764EDAA74004D8B360FF0CFFFFF09C00D921427CB593216E9DB61C06617F1DF4A3CA70503FB641013FEE61FC62D800D175FF0CFF7FE0DC00081924002B5FB4C77718E3A75D7F4B1641BD6133";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N54
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a176~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .lut_mask = 64'h0F5500330F55FF33;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N12
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .lut_mask = 64'h00474747FF474747;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N14
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_first_bit_number = 7;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_first_bit_number = 7;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mem_init3 = "00000000000000007C000FFFFFF00000007FFFFC000000000000000000000000000000000000000000000000000000007F0007FFFFE00000083FFFFC000000000000000000000000000000000000000000000000000000007F8007FFFF8000001A1FFFFC000000000000000000000000000000000000000000000000000000007FC007FFF0000000060FFFFC000000000000000000000000000000000000000000000000000000007FE003FFC00000000F87FFFC000000000000000000000000000000000000000000000000000000007FF003F8000000007F83FFFC000000000000000000000000000000000000000000000000000000007FF803E000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mem_init2 = "7FC1FFFC000000000000000000000000000000000000000000000000000000007FFC0000000000007F80FFFC000000000000000000000000000000000000000000000000000000007FFC000000000000FFC07FFC000000000000000000000000000000000000000000000000000000007FF8000000000000FFF83FFC000000000000000000000000000000000000000000000000000000007FE0180000000000FFFE1FFC00000000000000000000000000000000000000000000000000000000F8001C0000000001FDFF0FFC00000000000000000000000000000000000000000000000000000000F0000E0000000001FCFF87FC000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mem_init1 = "00000000000000000000000000000000C000070000000001F87FC3FC00000000000000000000000000000000000000000000000000000000C000030000000001F87FC1FC00000000000000000000000000000000000000000000000000000000E000010000000000F0FCC0FC00000000000000000000000000000000000000000000000000000000F0800000000000000000007C00000000000000000000000000000000000000000000000000000000C0000000000000000000003C0000000000000000000000000000000000000000000000000000000080000000000000000000000C00000000000000000000000000000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mem_init0 = "000000FFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFF0000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_first_bit_number = 7;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_first_bit_number = 7;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mem_init3 = "000000000000000000000000000000000000000000000000000FFFFFFFFFE2000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFEF000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFCF00000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFF8F00000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFF8F8000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFF1FC0000000000000000000000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mem_init2 = "00000000000000007FFFFFFFFFFF3FE00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFE3FE00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFC7FF00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFCFFF00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFCFFF80000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFF9FFF80000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFF3FFFC";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFF3FFFC0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE7FFFE0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFEFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFCFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFCFFFFFC000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFF9FFFFFC0000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mem_init0 = "00000000000000000000000000000000FFFFFFFFFF3FFFFFE000000000003800000000000000000000000000000000000000000000000000FFFFFFFFFF3FFFFFE000000000007800000000000000000000000000000000000000000000000000FFFFFFFFFE7FFFFFF00000000001F000000000000000000000000000000000000000000000000000FFFFFFFFFCFFFFFFF00000000003F000000000000000000000000000000000000000000000000000FFFFFFFFFCFFFFFFF8000000000FE000000000000000000000000000000000000000000000000000FFFFFFFFF8FFFFFFF8000000001FC000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N48
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a175~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .lut_mask = 64'h4444777703CF03CF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_first_bit_number = 7;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_first_bit_number = 7;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init3 = "00000000000000000000000000000000FFFFFFFFFF00000003E00007E0000000000000000000000000000000000000000000000000000000FFFFFFFFFF0000013FF00007C000000000000C000000000000000000000000000000000000000000FFFFFFFFFF800003FFFC0007C000000000000F000000000000000000000000000000000000000000FFFFFFFFFF80000FFFFF0007C000000000000F000000000000000000000000000000000000000000FFFFFFFFFF80001FFFFFC0078000000000000F800000000000000000000000000000000000000000FFFFFFFFFFC00001FFFFF0070000000000001FE00000000000000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init2 = "FFFFFFFFFFC000603FE0E00F0000000000000FE00000000000000000000000000000000000000000FFFFFFFFFFE000000000000F0000000000004FF00000000000000000000000000000000000000000FFFFFFFFFFE00000000008040000000000005FF80000000000000000000000000000000000000000FFFFFFFFFFE00000000000800000000000007FFC0000000000000000000000000000000000000000FFFFFFFFFFC00000000003F00000000000007FFE0000000000000000000000000000000000000000FFFFFFFFFFC0000000003FF00000000000003FFF0000000000000000000000000000000000000000FFFFFFFFFF00000000007FE000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init1 = "00001FFFC000000000000000000000000000000000000000FFFFFFFFFC000000000FFFC00000000000003FFFE000000000000000000000000000000000000000FFFFFFFFF0000000007FFF800000000000007FFFF000000000000000000000000000000000000000FFFFFFFFE000000003FFFF000000000000007FFFF800000000000000000000000000000000000000FFFFFFFF800000003FFFFE00000000000000FFFFFC00000000000000000000000000000000000000FFFFFFFF00000001FFFFFC00000000000001FFFFFC00000000000000000000000000000000000000FFFFFFF80000001FFFFFF800000000000001FFFFFF0000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init0 = "0000000000000000FFFFFFF0000001FFFFFFF000000000000001FFFFFF00000000000000000000000000000000000000FFFFFFC000001FFFFFFFE000000000000001FFFFFF80000000000000000000000000000000000000FFFFFF800000FFFFFFFFC000000000000003FFFFFFC0000000000000000000000000000000000000FFFFFE000001FFFFFFFF8000000000000007FFFFDFE0000000000000000000000000000000000000FFFFF8000003FFFFFFFF0000000000000007FFFFFFF0000000000000000000000000000000000000FFFFE0000013FFFFFFFE0000000000000007FFFFFFF8000000000000000000000000000000000000FFFFC00001FFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init3 = "00000000001FFFFFFFFC0000000000000000000000000000FFFFFF80000000000000000000000000000000000003FFFFBFF00000000000000000000000000000FFFFFF000000000000000000000000000000000000007FFFBFF00000000000000000000000000000FFFFFE0000000000000000000000000000000000000000FF7FF00000000000000000000000000000FFFFFC0000000000000000000000000000000000000000007FF00000000000000000000000000000FFFFF80000000000000000000000000000000000000000007FE00000000000000000000000000000FFFFF00000000000000000000000000000000000000000001F80000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init2 = "0000000000000000FFFFE000000000000000000000000000000000000000000000000000000000000000000000000000FFFFC000000000000000000000000000000000000000000000000000000000000000000000000000FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000FFFF0000000000000000000000000000000000000000000000000000000000000000000000000000FFFE0000000000000000000000000000000000000000000000000000000000000000000000000000FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000FFF8000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000FFF00000000000000000000000000000000000000000000000000000000000000000000000000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000FFC00000000000000000000000000000000000000000000000000000000000000000000000000000FF800000000000000000000000000000000000000000000000000000000000000000000000000000FF000000000000000000000000000000000000000000000000000000000000000000000000000000FE0000000000000000000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init0 = "00000000000000000000000000000000FC000000000000000000000000000000000000000000000000000000000000000000000000000000F8000000000000000000000000000000000000000000000000000000000000000000000000000000F0000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 7;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 7;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init3 = "0000000000000000FFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFF800000000000000000000000000000FFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFC00000000000000000000000000000FFFFFFFFFFFF0000000000000000000007FFFFFFFFFFFFFFFFE00000000000000000000000000000FFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFE00000000000000000000000000000FFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFF00000000000000000000000000000FFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFF80000000000000000000000000000FFFFFFFFFFF80000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init2 = "000000000000000007FFFFFFFFFFFFFFFFFC0000000000000000000000000000FFFFFFFFFFF0000000000000000000000FFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFE00000000000000000000007FFFFFFFFFFFFFFFFFF8000000000000000000000000000FFFFFFFFFFC00000000000000000000007FFFFFFFFFFFFFFFFFFC000000000000000000000000000FFFFFFFFFF800000000000000000000003FBFFFFFFFFFFFFFFFFE000000000000000000000000000FFFFFFFFFF000000000000000000000003FFFFFFFFFFFFFFFFFFE000000000000000000000000000FFFFFFFFFE000000000000000000000003FFFFFFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init1 = "FFFFF000000000000000000000000000FFFFFFFFFC000000000000000000000003FFFFFFFFFFFFFFFFFFFC00000000000000000000000000FFFFFFFFF8000000000000000000000007FFFFFFFFFFFFFFFFFFFE00000000000000000000000000FFFFFFFFF000000000000000000000004DFFFFFFFFFFFFFFFFFFFF00000000000000000000000000FFFFFFFFF0000000000000000000000000FDFFFFFFFFFFFFFFFFFF00000000000000000000000000FFFFFFFFE000000000000000000000000020FFFFFFFFFFFFFFFCFF00000000000000000000000000FFFFFFFF80000000000000000000000000007FFFFFFFFFFFFFFBFE00000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init0 = "FFFFFFFF00000000000000000000000000000FFFFFFFFFFFFFFFFC00000000000000000000000000FFFFFFFE0000000000000000000000000000007FFFFFFFFFFFFFFC00000000000000000000000000FFFFFFFC00000000000000000000000000000007FFFFFFFFFFFFF000000000000000000000000000FFFFFFF800000000000000000000000000000001FFFFFFFFFFFFC000000000000000000000000000FFFFFFF00000000000000000000000000000000003FFFFFFFFFF8000000000000000000000000000FFFFFFE00000000000000000000000000000000000FFFFFFFFFF0000000000000000000000000000FFFFFFC0000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_bit_number = 7;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_bit_number = 7;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init3 = "FFFE0000000000000007FFFFFFFC000000000000000000000000000000000000FFFE00000FFFFFFFFFFC0000000000000007FFFFFFFF000000000000000000000000000000000000FFFC0000FFFFFFFFFFF00000000000000007FFFFFFFF000000000000000000000000000000000000FFF00007FFFFFFFFFFE00000000000000007FFFFFFFF800000000000000000000000000000000000FFE000FFFFFDFFFFFFC00000000000000007FFFFFFFFE00000000000000000000000000000000000FF0001FFFFFFFFFFFF800000000000000007FFFFFFFFE00000000000000000000000000000000000FE00FFFFFFFDFFFFFF000000000000000007FFFFFFFFF000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init2 = "00000000000000000000000000000000F803FFFFF77DFFFFFE000000000000000015FFFFFFFFF80000000000000000000000000000000000E007FFFFFC3FFFFFFC00000000000000001CFFFFFFFFFC0000000000000000000000000000000000E41FFFFFFC3FFFFFF800000000000000001FFFFFFFFFFF0000000000000000000000000000000000CFFF3FFFFE3FFFFFF000000000000000003FFFFFFFFFFF0000000000000000000000000000000000FFFFBFCFFFBFFFFFE000000000000000003FFFFFFFFFFF8000000000000000000000000000000000FFFFFFCFFFFF7FFFC000000000000000007FFFFFFFFFFEE000000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init1 = "FFFFFFFF0FFFFFFF8000000000000000003FFFFFFFFFFFE000000000000000000000000000000000FFFFFFFF0FFFFFFF0000000000000000003FFFFFFFFFFFF800000000000000000000000000000000FFFFFFFF1FFFFFFF0000000000000000007FFFFFFFFFFFFC00000000000000000000000000000000FFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFE00000000000000000000000000000000FFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFF00000000000000000003FFFFFFFFFFFFF80000000000000000000000000000000FFFFFFFFFFFFFFE00000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init0 = "003FFFFFFFFFFFFFC0000000000000000000000000000000FFFFFFFFFFFFFFC00000000000000000003FFFFFFFFFFFFFE0000000000000000000000000000000FFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFF60000000000000000000000000000000FFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFF70000000000000000000000000000000FFFFFFFFFFFFFE00000000000000000000FFFFFFFFFFFFFFFC000000000000000000000000000000FFFFFFFFFFFFF800000000000000000000FFFFFFFFFFFFFFFC000000000000000000000000000000FFFFFFFFFFFFF000000000000000000000FFFFFFFFFFFFFFFF00000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N12
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N18
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .lut_mask = 64'h001D1D1DFF1D1D1D;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N20
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N57
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a174~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .lut_mask = 64'h0F550F55330033FF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_bit_number = 6;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_bit_number = 6;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init3 = "1041FFFFF8000000001800000003FFFFFFFFFFFFF800000000000000000000007CF9FFFFF00000200003FFFFFC000000003800000000FFFFFFFFFFFFF82000000000000000000400FEF3FFFF00000040000FFFFFFC000000003800000000FFFFFFFFFFFFF83000000000000000000000FFCFFFF800000000001FFFFFFE0000000038000000007FFFFFFFFFFFF83000000000000000000000FB1FFF0000021000C03FFFFFFF0000000038000000001FFFFFFFFFFFF83000000000000000000000F8FFFE0000001000007FFFFFFF0000000078000000001FFFFFFFFFFFFC3000000000000000000000F1FF00000002100000FFFFFFFF8000000078000000000FFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init2 = "FFFFFFFFFC1000000000000000000000E7FC00000882100041FFFFFFFFC0000000EA0000000007FFFFFFFFFFFC1000000000000000000001DFF8000003C0100043FFFFFFFFC0000000E30000000003FFFFFFFFFFFC08000000000000000000001BE0000003C0080007FFFFFFFFE0000000E00000000000FFFFFFFFFFFE04000000000000000000003000C00001C007000FFFFFFFFFE0000000C00000000000FFFFFFFFFFEC040000000000000000000000004030004007C01FFFFFFFFFF0000000C000000000007FFFFFFFFFEE000000000000000000000000000030000082C03FFFFFFFFFF00000008000000000011FFFFFFFFFA70000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init1 = "00000000F00001C07FFFFFFFFFF8000001C000000000001FFCFFFF7F9F000000000000000000000000000000F0000180FFFFFFFFFFF8000001C0000000000007FEBFFF3F1F000000000000000000000000000000E0000400FFFFFFFFFFFC00000180000000000003FFFFFF3FBF80000000000000000000000000000000000001FFFFFFFFFFFC00000380000000000001FFBFFFFFFF83000000000000000000000000000000000007FFFFFFFFFFFE00000380000000000000FFBFFCFFFFC300000000000000000000000000000000000FFFFFFFFFFFFF000003C00000000000007FFFFCFFF7C380000000000000000000000000000000001FFFFFFFFFFFFF0000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init0 = "03C00000000000003FFFFFFFFFC380000000000000000000000000000000003FFFFFFFFFFFFF800007C00000000000001FFFFFFFE7E380000000000000000000000000000000007FFFFFFFFFFFFFC00007800000000000009FFFFFFFE7E10000000000000000000000000000000000FFFFFFFFFFFFFFC00007800000000000008FFFFFFFE7E00000000000000000000000000000000001FFFFFFFFFFFFFFE0000F0000000000000003FFFFFFE3000000000000000000000000000000000007FFFFFFFFFFFFFFE0000F0000000000000003FFFFFFF800000000000000000000000000000000000FFFFFFFFFFFFFFFF0000F0000000000000000FFFFFFF8000000";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = "F000000FFFE000000003FFFFC000000000000000000000000000007FFFFFFFFE7FFFFFFFFFFFFE9FF0000001FFFC0000400FFFFFE00000000000000000000000000000FFFFFFFFFEBFFFFFFFFFFFFE9FF80000000FFF8000400FFFFFF00000000000000000000000000001FFFFFFFFFE3FFFFFFFFFFFFE1FF800000001FFFF00800FFFFFF80000000000000000000000000003FFFFFFFFFF1FFFFFFFFFFFFE1FFC000000001FFFFF800FFFFFFC0000000000000000000000000007FFFFFFFFFF9FFFFFFFFFFFFE1FFC0000000001FFFF801FFFFFFE000000000000000000000000000FFFFFFFFFFF9FFFFFFFFFFFFE3FFE00000000001FFFE07FFFFFFF000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = "000000000000000000001FFFFFFFFFFFDFFFFFFFFFFFFC3FFF000000000001FFFFFFFFFFFF800000000000000000000000003FFFFFFFFFFFDFFFFFFFFFFFFC3FFF0000000000003FFFFFFFFFFFC00000000000000000000000007FFFFFFFFFFFDFFFFFFFFFFFFC3FFF80000000000007FFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFC5FFFFFFFFFFFC7FFFC00000000000007FFFFFFFFFF0000000000000000000000001FFFFFFFFFFFFC6FFFFFFFFFFFC7FFFC00000000000000FFFFFFFFFF8000000000000000000000003FFFFFFFFFFFFC6FFFFFFFFFFF87FFFC00000000000000007FFFFFFFC000000000000000000000007FFFFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = "C2FFFFFFFFFFFCFFFFE00000000000000000FFFFFFFC00000000000000000000000FFFFFFFFFFFFFE7FFFFFFFFFFFCFFFFF0000000000000000007FFFFFF00000000000000000000001FFFFFFFFFFFFFE3FFFFFFFFFFFCFFFFF0000000000000000000FFFFFF80000000000000000000003FFFFFFFFFFFFFE0FFFFFFFFFFFDFFFFF800000000000000000007FFFFC0000000000000000000007FFFFFFFFFFFFFF0FFFFFFFFFFFDFFFFF800000000000000000000FFFFE000000000000000000000FFFFFFFFFFFFFFF83FFFFFFFFFFDFFFFFC0000000000000000000007FFF000000000000000000001FFFFFFFFFFFFFFF83FFFFFFFFFFDFFFFFE000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = "0000000003FFF800000000000000000003FFFFFFFFFFFFFFF83FFFFFFFFFE7FFFFFE00000000000000000000001FFC00000000000000000007FFFFFFFFFFFFFFF83FFFFFFFFFE3FFFFFF000000000000000000000001FC0000000000000000000FFFFFFFFFFFFFFFF89FFFFFFFFFE7FFFFFF0000000000000000000000001E0000000000000000001FFFFFFFFFFFFFFFF89FFFFFFFFFF7FFFFFF800000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFE9FFFFFFFFFF7FFFFFFC00000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFE9FFFFFFFFFF7FFFFFFC0000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 6;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 6;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init3 = "00000000000000000000000000003F2FFFFFFFFFFFFFF0000C00000000000000007FFFFFF800000000000000000000000000000000007F33FFFFFFFFFFFFF8001C00000000000000003FFFFFF80000000000000000000000000000000000FFB07FFFFFFFFFFFFC001800000000000000001FFFFF700000000000000000000000000000000000FFBFF3FFFFFFFFFFFC001C00000000000000001FFFFFE00000000000000000000000000000000001FFBFF03FFFFFFFFFFE001800000000000000000FFFFFE00000000000000000000000000000000003FFFFFF01FFFFFFFFFE0038000000000000000007FFBFC00000000000000000000000000000000007FFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init2 = "FFC01FFFFFFFFF0038000000000000000003FF5F80000000000000000000000000000000000FFFEFFFF50FFFFFFFFF0030000000000000000000FFFE00000000000000000000000000000000001FFFEFFC3F807FFFFFFF80380000000000000000007FFE00000000000000000000000000000000003FFFEFFFFFFFDFFFFFFFC0780000000000000000003FF600000000000000000000000000000000007FFFE7FFE7FF80FFFFFFC07C0400000000000000001FE00000000000000000000000000000000000FFFFE30FFFFFFFFFFFFFE0FC0000000000000000001F300000000000000000000000000000000001FFFFE11FFFFFFF007FFFF0FC00000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init1 = "00000F800000000000000000000000000000000003FFFFE1FFFFFFFFF007FFF0FC00000000000000000003C00000000000000000000000000000000007FFFFF0FFFFFFFFF800FFF8F800000000000000000001C0000000000000000000000000000000000FFFFFF03FFFFFFFFC007FFCB200000000000000000000E0000000000000000000000000000000000FFFFFF03FFFFFFFFF0171FDFF02000000000000000000E0000000000000000000000000000000001FFFFFF8FFFFFFFFFFF1700FFFDF000000000000000300F0000000000000000000000000000000007FFFFFF8FFFFFFFFFFD7FC03FFFF800000000000000401F0000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init0 = "00000000FFFFFFF8FFFFFFFFFFFFF807C7FFF00000000000000003F800000000000000000000000000000001FFFFFFF87FFFFFFFFFFFFF07807FFF8000000000000003F800000000000000000000000000000003FFFFFFFC7FFFFFFFFFFFFF07C00FFFF80000000000000FFC00000000000000000000000000000007FFFFFFFC7FFFFFFFFFFFFF07C000FFFE0000000000003FFE0000000000000000000000000000000FFFFFFFFCFFFFFFFFFFFFFF07C00003FFFC00000000007FFF0000000000000000000000000000001FFFFFFFFCFFFFFFFFFFFFFF0FE00000FFFF0000000000FFFF8000000000000000000000000000003FFFFFFFFEFFFFFFFFFFFFFF8F";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_first_bit_number = 6;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_first_bit_number = 6;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init3 = "FFFDFFF8300000000000000030000000FFFFF80000FFFFFFFC1FFFFBD8FFFFF800007FFFFFFF0CFFFFFDFFFC300000000000000060000000FFFFF00000FFFFFEC00FFFFBF8FFFFE0000073FFFFFF3DFFFFFFFFFE0000000000000000C0000000FFFFF000007FFFFC0003FFFBA1FFF800000070FFFFFEFFFFFFFFFFFE000000000000000100000000FFFFE000007FFFF00000FFFB23FFE0000000F0FFFFFFFFFFFFFFFFFE000000000000000300000000FFFFC000007FFFE000003FFB4FFC00000000F07FFFFFFFFFFFFFFF7E000000000000000600000000FFFFC000003FFFFE00000FFB8F0000000000E01F7FFFFFFFFFFFFF7C040000000000000C00000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init2 = "FFFF8000003FFF9FC01F1FF2800000000000F01F3FFFFFFFFFFFFFFE0C0000000000003000000000FFFF0000001FFFFFFFFFFFF0800000000000B00F9FFFBFFFFFFFFFFE0C00000000000030000000007FFF0000001FFFFFFFFFF7FB000000000001A007DFFFFFFFFFFFFFFE04000000000000E000000000FFFF0000001FFFFFFFFFFF7E0000000000018003FFFFFFFFFFFFFFFF00000000000001E000000000FFFFFFFFFF3FFFFFFFFFFC0C0000000000018001FFFFFFFFFFFFFFFF00000000000000E000000000FFFFFFFFFF3FFFFFFFFFC008000000000003C000FFFFFFFFFFFFFFFF800000000000000000000000FFFFFFFFFCFFFFFFFFFF801C00000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init1 = "0003E0003FFFFFFFFFFFFFFF810000000000000000000000FFFFFFFFF3DFFFFFFFF0003C000000000003C0001FFFFFFFFFFFFFFF810000000000000000000000FFFFFFFFCFDFFFFFFF80007E00000000000380000FFFFFFFFFFFFFFF810000000000000000000000FFFFFFFF9F9FFFFFFC0000FF000000000007800007FFFFFFFFFFFFFF810000000000000000000000FFFBFFFE7CFFFFFFC00001FF000000000007000003F7FFFFFFFFFFFF0100000000000000080000007FFFFFF8FFF7FFFE000003FF800000000006000003FFFFFFFFFFFFFF418000000000000000000000FFEFFFE7FBFFFFE0000007FFC0000000000E000000FFFFFFFFFFFFFFC0C00000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init0 = "0000000000000000FFEFFFCFFFF7FE0000000FFFC0000000000E000000FFFFFCFFFFFFFFE0C000000000000000000000FFFFFF3FF3F7E00003E01FFFE0000000000E0000007FFFF8FFFFFFFFE0C000000000000000000000FFFFFC703FFF000007C03FFFE0000000000C0000003FFFF8FFFFFFFFE0C000000000000000000000FFFFF1E3FFFE00100F807FFFF000000000180000201FFFE7FFFFFFFFF840000000000000000000007FFFE78FFFFC03100F80FFFFF000000000180000000FFFFFFFFFFFFFF840000000000000000000007FFF9FCFFFEC001A1F81FFFFF8000000001800000007FFFFFFFFFFFFF800000000000000000000007EFE3FFFFE000038";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N12
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N0
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .lut_mask = 64'h013105F5CDFD05F5;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N2
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_first_bit_number = 5;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_first_bit_number = 5;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mem_init3 = "3FFFFFFC36000000073FC03A061FDFAC8000007EFFFFFFFFFFFFFFF380000000000000000E80002E3FFFFFFE06000000031FC038027FAFFF000000FFFFFFFFFFFFFFFFFE00000000000000000700005D3FFFFFFE6E000000039F013BE4FE3FFF000000FFFFFFFFFFFFFFE3C000000000000000000000013F3FFFFFFF5F000000038F013F8FFF7FFF000000FFFFFFFFEFFFFF3F8000000000000000000108033F3FFFFFFF5F80000001CFE03D2FFCBFFFE00000FFDFFFFFFFFFF8FF8F0000000000000000010C047F3FFFFFFE9FE0000000E7C03F7FF8BFFCF80000FFFD0FFFFFFFFFE799000000000000000000C00CFF3FFFFFFE9FF0000000770E787FFFFFFC";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mem_init2 = "3C0001FFFFFFFFFFFFFFFFD8C00000000000000100E01BFF3FFFFFFE9B78000000330EF5FFF0FFF81E0001FFFFFFFFFFFFFFFFFC700000000000000100E033FF3FFFFFFD0C3E00000013DFF1FFEE7FF00F0003FFFFFFFFC3FFFFF3FC7C0000000000000100F04FFF3FFFFFFB0C1F80000019FFE9FFEA7FE0070003FFFFFFFF0FFFF870FCFF000000000000018000CFFF3FFFFFFA0C0FF0000008FE09FFF7FF80038003FFFFFFFC7FFFF0007CFFC0000000000001C0011FFF3FFFFFF60C03FC00000CFC09FFC3FF0001C003FFFFFFFFFFFC00001CFFE000000000000080033FFF3FFFFFE40E007F00000E2009FF8BE00000E003FFFFFFFFFFFF80011CFFFC0000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mem_init1 = "000000000002FCFF3FFFFFEC06001FC0000E01CDFFFFC000007007FFFFFFFFFF8FE0031FFFFE0000000000000804FFFF3FFFFFE806000FE0000703CDFF0FC000003807FFFFFFFFF803E0001F7FFF8000000000000C1BFFFF3FFFFFD8060007F0000F1FD9FFEFC000001C07FFFFFFFF8001E0001F7FFFC000000000000013FFFF3FFFFFB8030001FE000F3FD9FEEFE000000E0FFC7FFFFF80000000BF3AFFF00000000000006FFFFF3FFFFFB00380003F001F1FD9FF5FE000000F0FFCFFFF8000000000BF38FFF8000000000000CFFFFF3FFFFF200380001F807F0FC9FCBFE0000003983FFFFF0002000000FF3DFFFF0000000000011FFFFF3FFFFF600380000F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mem_init0 = "E0FF0FD9F9FFC0000001F07FFFC00003800000FFBFFFFF000000000C033FFFFF3FFFFEE003800007FFFC0FC9FBE700000000F3FFB800000F800000EFFFFFFFE000000008063FFFFF3FFFFCC001800007FFFC07C9F1CC00000001EFFE0000000FC00000CFFFFFFFF0000000000CFFFFFF3FFFFD8001C00001FFFC03C9FF180000001FEFFC0000000F00000007CFFF0FFC0000001019FFFFFF3FFFFB8001C00003FFF603C9EB080000007C43C00000000300002007CFFF07FF0000001033FFFFFF3FFFF30000C0000FFBFE03CDF60000000F005C000003038200000007CFFE01FFC00000206FFFFFFF3FFFF60000C0001FFEFF81CDC60000017800DE000003C3C0";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_first_bit_number = 5;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_first_bit_number = 5;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mem_init3 = "70000320FFF0000000000BFFFFFFFFFFFFFFFFFFF4000000FFF3FFEFFFFF9D9C0007FC7E0FFFF1F0F8000E40FFF8000000000FFFFFFFFFFFFFFFFFFFF4000000FFCFFFEFFFFF90CE00003C3A0FFFFFF8F8003881FFFF000000000FFFFFFFFFFFFFFFFFFFE4000007FF9FFFFFFFFF70CF0000003807FFFFF0F0006101FEFF0000000207FFFFFFFFFFFFFFFFFFC400001FBE7EF9DFFFFFF0E7C003003A63FFFFE1F003C201F87FC000000206FFFFFFFFFFFFFFFFFFC40003FF78FFF3DFFFFE7073E002003E61FFFFE3E0020401FCFFF000000202FFFFFFFFFFFFFFFFFFCC000FF8E3FFFFD7FFFFE031E000003E007FFFC7801F0803FFFFF800000302FFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mem_init2 = "FFFFFFFF8800FE008FFDFFF7FFFEC019F000003E003FFF0780331003FFFFFE00000702FFFFFFFFFFFFFFFFFF080FFC003F83FFF3FFF9C01CF000183E001FFF8F00FF6003FFFFFF80000103FFFFFFFFFFFFFFFFE0F0FEF800C007FFFBFFFB800CF8003C3E001FFF0C030FC003DFFFFFC0000003FFFFFFFFFFFFFFFFFFC3F86000000FFEFFFFF7000E7800043C0E07FE1C0F3D8007FFFFFFF0000001FFFFFFFFFFFFFFF83000F00001301FFE7FFFFB00077C0004380E01FE381C7F0007FFFFFFF8000001FFFFFFFFFFFFFFFFE000C000003C0FFE7FFFE600073C0004380E01FC707CC20007FFFFFFFF800001BFFFFFFFFFFFF83800008000003F03FC5DFFDC0003";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mem_init1 = "1C0000380320FCE0FFC4000FFFFFFFFFC00040BFFFFFFFFFFFFFE000068000003F80FCDDFFEC00038E04003807307C87FF18000FFFFFFFFFE00000BFFFFFFFFFF8180000060000003FE03CDDFFD80001CE0E003807F83D8EFF10000FFFFFFFFFF80000BFFFFFFFFFBEF00000040000003FF000DEFF900000EE0E003800FC01FFFE20000FFFFFFFFFFC0000FFFFFFFFFE1C000000140000003FF800DEFF700000E70E0038007F03EFFEC0000FFFFFFFFFFF0030FFFFFFFFFF38000000100000003FFF005FFFB00000378600780177307FF900001FFFFFFFFFFFE0007FFFFFFE0E00000000100000301FFF807DFE6000003380007800D0003FF300003FFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mem_init0 = "F1F8006FFFFFFFFC00000000100000001FFFC03DFDC000001BC000780001953FF200003FFFFFFFFFF0FC002FFFFF1E0000000000000000031FFFFC377EC0000019C0003810000FFFFC00003FFFFFFFFFE1FF802FFFFFF80000000000100000023FFFFE077D8000000CE00038301AAEFF8800003FFFFFFFFFF0FF802FFE0700000000000010000C003FFFFF037B0000000CE000383804F33F1000003FFFFFFFFFF0FFE03FFF1E00000000000008000C043FFFFF83BB00000006E0003810D9FB1F6000003FFFFFFFFFF0FFF83B07000000000000001F00101B3FFFFFF1B70000000671E038007FAFCE4000007FFFFFFFFFF0FFFE33BE000000000000001F001013";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_first_bit_number = 5;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_first_bit_number = 5;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .mem_init3 = "FC00FFF8000CFFFFC6F1E1E3FFC0FFC1BF9FFFF0FFFFFFFE0001E003807F90000F02FFFFFFFFFFFFFF001FFC0000FFFFC271EDE3FE57FF0177CFFFF0FFFFBFFF8003C00280FF60000F82FFFFFFFFFFFFFFF0001F8000FFFFD11DE9E3E34FF8036567FFF0FFFFFFFFC002C08680FF40000703FFFFFFFFFFFFFFFE0003E0207FFFDCAE32E74E3FE006F9F7FFF0FEFF3FFFF802804284FD80000383FFFFFFFFFFFFFFFF0000FF70FFFFDF577608A7FFC00CF079FFF2FFFF7FFFFC07800284FB00000103FFFFFFFFFFFFFFFFFC007CFFFFFCDF2BF5E7007F800D807DFFF2FFFFFFFFFF0B800384F200000103FFFFFFFFFFFFFFFFFF0000ECFFFFDF15C419803F8019";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .mem_init2 = "803E7FF2FFFFFFFFFF83C0078FC400000001FFFFFFFFFFFFFFFFFFE000FC1FFFDF6A0FF8003DC01B807F3FF2FFFFFFFFFF3380078F8800000000FFFFFFFFFFFFFFFFFFF001E300FFDF0BFFF00100E037003F9FF2FFFFFFFFFA7FC007891000100000FFFFFFFFFFFFFFFFFFFE0FC0807FDE64FFF00702F0270007CFF2FFFFFFFF783FCE078820403C0020FFFFFFFFFFFFFFFFFFFEFF200701C398E7E0041E706F0001E7F0FFFFFFFF7C3DDF070840F0140000BFFFFFFFFFFFFFFFFFFFFF2001C0378063E0183E306E0200F7F0FFFFFFFFF8FCFF870180F0070000DFFFFFFFFFFFFFFFFFFFFF000004080031E000FE30CE030079F0FFFFFFFFF8FFFF8711007807";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .mem_init1 = "0000FFFFFFFFFFFFFFFFFFFFFF4000033C0018F087FE1B9E07803DF2FFFFFFFFE0BFFFC71200780300007FFFFFFFFFFFFFFFFFFFFF4000003E000CF18E021F3E07803E70FBFFFFFFE3FFFFE334003C0000007FFFFFFFFFFFFFFFFFFFFFC000001FF866E000000F3F0F033D74FFFFFFFFE3FFFFF37800000000002FFFFFFFFFFFFFFFFFFFFF8000000F7C03C600000E7FFFFFFC15FFFFFFFFE67FFFFFF040000000002FFFFFFFFFFFFFFFFFFFFC8000003FFFC0CC00005E7FFFFFFC15FFFFFFFFFC05601C6040001000002FFFFFFFFFFFFFFFFFFFFC0000007FFFF0FFFFFFF83E018000D99000007F7C3FFFFF4070000000002FFFFFFFFFFFFFFFFFFFFC000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .mem_init0 = "FFFFFF4000000400000001E0000000003F00000000C0000000023FFFFFFFFFFFFFFFFFFFFD000000FFFFFE7FFFFFFF1FFFFFFFFC00000000380000000000000000063FFFFFFFFFFFFFFFFFFFFD000000FE0FF87FFFFFF19FFFFFBFFE000000003C00000C1C00000010061FFFFFFFFFFFFFFFFFFFFF000000FC0FE37FFFFFFD7FFC0407FF7E031E003C00001C7E000000F0001BFFFFFFFFFFFFFFFFFFFF000000FC7F9F5FFFFFE07EF03F03FF3F8FE100788000487F00000070000BFFFFFFFFFFFFFFFFFFF6000000ECDF3F5FFFFFEB3EFD1F01FF3FCFE1F8780000D0FFC0000010000BFFFFFFFFFFFFFFFFFFF4000000FFF8FF5FFFFFEF9F401FFC7E1F9FC0F0";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N54
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a173~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 64'h505003F35F5F03F3;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N54
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .lut_mask = 64'h0444F4440777F777;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N56
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_first_bit_number = 4;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_first_bit_number = 4;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mem_init3 = "03FF0007E3F30000938E0A11FF98C03EDC7FFFED000000198000C387C56188FFF0C680000000000000FFE003FFFF000098EE0A11FD0780CF362FFFE5000040004001B3C6C5C341FFF066800000000000000FFFE07FFF0000AD5204179A6E070DE5BBFFE500000001B002B17AC78763FFF8F38000000000000001F03C1FDF8000E3C9DB1BE9201C3A798FFFE50100C000440670B6C18D47FFFC71C400000000000000FF03108F0000E0C494CA17803C35F04CFFE700008000030B78FEC1DB8FFFFEF1C40000000000000003C783000003E08233D69C40703680477FE300000000188B7C7F48F10FFFFEF1C40000000000000000FF3F2CE180A0D1C1D59E337863";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mem_init2 = "80303FE30000000000523E3B47C4DFFFFFF2E400000000000000001F033C1FF0A09DF3E4F83D3FED8071BFE20000000000C27E1B4784FFFFFFF1E000000000000000000FFE117CF0A0EE080DF1021FDB0038FFF70000000005BC3F1B0110FFEFFFF1F0000000000000000001F0E1807FA1537E0FE73D8FCF00076FFF000000008778310B0811BFC3FFD8F00000000000000000010100F9399315671FC4614F87000133FD0000000083F2208B8C630FEBFFF830000000000000000000070002C04670A31F99C18FB60200D5E500000000057B004385450FF8FFFC5800000000000000000001A0001C2E00519F0301AF56030040E50000000005E00063858787F8";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mem_init1 = "FFFC7800000000000000000001600005B20028889801D4AE07802163000000001FA00033B90787FCFFFCB800000000000000000001400001A1F814C9B1FDD15E0780302D040000001CC00017D63FC3FFFFFCB8000000000000000000E38000009FC66AD0FFFFE95F0F0332590000000015C0000FBCFFFFFFFFFEE800000000000000000003C000000F7A05A6FFEF2E9FFFFFFB88007FFE009A7EDFF368BFFFFFFFFF6800000000000000000004400000BFFC3F2C00005E8FE1E00342FFFFFFFFCF85601C51BFFFEFFFFF68000000000000000000048000007FFF8F73878704C1FE7FFEF39000007F4C3FFFF3618FFFFFFFFF280000000000000000003C800000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mem_init0 = "E012001A06000200000001EC0000000030FFFFC3E33FFFFFFFFD1C0000000000000000007D80000040000EDFFFFFF51FFFFF1F9CEFEFFF0736000000FFFFFFFFFFF91E0000000000000000003D00000001F00BFFFFFFF7980000403EFFFFFFFF3303F01263FFFFFFEFF92E0000000000000000003E00000003F0649FFFFFE57003FBF83F81FCE1FF33FFF02A81FFFFFF0FFFEA0000000000000000001E0000000380A6BFFFFFF7610FC0FC1F48701EFF677FF08480FFFFFF8FFFDA0000000000000000003500000013235EBFFFFFCCA102E0FE1F48301E0767FFE1D9003FFFFFEFFFCA00000000000000000036000000000B3E8FFFFFBB10BFE0038E60603F0E";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_first_bit_number = 4;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_first_bit_number = 4;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mem_init3 = "4FFF0511000FFFFFFFFFCB000000000000000000160000000015FF3FFFFFFD53FFF8039E70000E0E87FF16630007FFFFFFFFC7000000000000000000160000010057FF0FFFFF80A9FFFFC3CAF000000687F85A420000FFFFFFFFC78000000000000000002400003801AFFF1FFFF734A8FFFFFFC8F800000C8FE1A5860100FFFFFFFDCB8000000000000000004C0000E142BEF9B7FFFE76D43FFCFFCA9C00001D0FC1C90207803FFFFFFDCA80000000000000000040001C00897FF3B7FFFF306A1FFDFFCE9E00001B1F0C060603000FFFFFFDF6C0000000000000001DF800F00725FFFFAFFFFDA0291FFFFFCEFF8000367C2F2405000007FFFFFCF6C000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mem_init2 = "0000007FA41F01FF97FDFFC3FFFBC0150FFFFFCEFFC000E4785318C5000001FFFFF8E2C000000000000000FF00F0C3FFDF83FFC7FFFFC8128FFFE7CEFFE0006CC37F508D0000007FFFFEF1C000000000000000E0EF0107FF4007FFCBFFFA820A87FFC3CEFFE400CBC40F830C2000003FFFFFF1C00000000000000FFFBC379FFF780FFEE5FFF203CD67FFFBCCF1F80192133D07880000000FFFFFF2C0007C00000000382C0F0FFFFECE1FFE65FFE363C663FFFBC8F1FE0124247E070800000007FFFFF2C000000000000FFFD00F3FFFFFC38FFE75FFF273E6B3FFFBC8F1FE0368BCC10708000000007FFFF0A000000000003826000F7FFFFFC0C3FC53FFF9F7E2";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mem_init1 = "93FFFFC8FCDF02DF7FC60010000000003FFFB9A0000000003FFFD800197FFFFFC470FCD2FFEDFFF349FBFFC8F8CF82CBDF140010000000001FFFF9B000000000F816000019FFFFFFCE183CD0FFBBFFF129F1FFC8F807C176C30818140000000007FFF8B000000007BEE8007F3BFFFFFFC78E00D3FF87FFF09DF1FFD87F03FD1FE21058100000000003FFFC700000007E5B8003E02BFFFFFFC7E780D2FFE7FFF8D4F1FFD87F80CB2FE6E05A300000000000FFCC78000003FF24001FF02FFFFFFFC3E0C0597E33FFF82479FF987E88B77DF980072000000000001FFCB800001E0DC00FFFE82FFFFFCF67F0707B7F63CFFC2A7FFF98FF2F3F30F20C054000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mem_init0 = "0E07FC2800007FF3003FFFC02FFFFFFF63E83E3A7E9787FC173FFF98FFFD6D20F00C0650000000000F03FE6800071DF001FFFFC07FFFFFE063F40334FADF87FF953FFFD8EFE092F0F81F0050000000001E007E6801FFE60083FFFFC06FFFFFC2C7F80185F89B0FFFCA9FFFD8CF99C530841FC0D0000000000F007E2E9E24C001FF9FFC006FFFF385C7FC00C332730FFFCA9FFFD8C60E44D1181FF0D0000000000F001E1FFF190000F45F0000F7FFF30DC7FC087BFF600FFFE5DFFFD8EED68CE35003F8C0000000000F00071B06F800780F040000E0FFEF0BC7FE000DAF3007FFE54E1FD8F8A7A0324003F880000000000F0001D3B9003FFC07C80000E0FFEE32";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_first_bit_number = 4;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_first_bit_number = 4;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mem_init3 = "C1FF00036278E0FFE6A03FCA67AF20504007F08100000000000007B27C0C61F80FC00801F17FFC69C0FF0001E27FE07FE2903FC80CFEB007813FF8000000000000030FDD001E41F81FF00601F8FFFCD2C0FF0001CE3FE0FFE358FECBF1FF200C833FF000000000000007E3BC000F00F01FF00103FFFFE230C1FF00001F0FF1FFE368FECFABFD803CFF78E10000000010001F3E4C000F00F01FF807C3FEF701A0C1FF00601087FFFFC1A81FC2BFF8C0FF1FF001002000000000F8C07C001EE0F93FFE87C7FEF3C868C1FF0041D0E3FFFFC0D43FC67FFFC0FCC7E1030002F0000001FF9869C03EE0FD2FFF7FC7FF3F8480C1FF73C15030FFFFC664F18EBFF501FC";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mem_init2 = "33C0020000000000FF8007A8B01E407FBFFFDFC6FF1F2B20C1FFE780549807FFCFAAF117FFE503F899C00200000000FFFF801FC44C1DC07FBFFF7FC6FF1E1000C1CCFF8183C6007FCF9A201FFFF78FF08CD84000000003C3F01FF3C5430FF03FFFFFFFC6FF088C00C3CCFF06CBE3801FEFD503E7FFE99FE6C6F840000000070FC0F870F4C087F03FFFFFFFC67FF14800C3CCFF81EA30F00FFFC68617FFD81F9FE37CC40000007C780FF0007483A0F03FFFFFFFC63FE21800C3CCFE0DEA3C1C07FFCAFCD7FF943F1FF1BE84000001FFE01C0000148398003FFEF57F8F7FC12000C3C07E13ED1F8F03FFC923FFFFFCE07FF8DF0C00007FF007FF800110C002031F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mem_init1 = "F0007F8FFF86E300C3C07E1BC5CFE3C1F3CD0E3BFF50C0FFFE6F080007FFE00F8FE00313C0398103F0003F0FF70C8000C3C07C87E5EFF1E1F1C4BC3BFED3C1FFFE3708007FE001F803E00013600F6001F0003F1FF30B8000C3E07CB7F5EF7870F08EE02FFE77C3FD3F9B8807FFC00F8001E0001160073000F0001F1FFE320000C1F07C67F2FFFE1E0F0CC02FFED7E7F00FCD943C7001FF80000000B82501EC007E007FFF7C2C0000C1F07B6DF27FFFC70F18E02FFDAFEFE00FCEF7FCE00F8000000000B83700F7007F000FFF78480000C1F0329EF27FFFE38070F03FF8DFEFE01FE36839007F0002000000F832003C004FC0077FE2100000C1F0205FE27FFFF1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mem_init0 = "E0E0F02FFEBFCFF03FE1106007C00003800000FCB0000EC01FE00333C1200000C3F0019FFB7FFFF8FF83F03FF9E70FF07FE0F3C3B800000F800000ECF00000900FF8207782300000C3F0023FF97FFFF87F03F83FECCC27F07FC1EF060000000FC00000CCF80000EC07FEF07F04F00000C3F0017FF93FFFFE3F03FC3FE619FFF01F1C2FFC0000000F000000044800F00301FF386F29800000C3F0067FF93FFFFC3F09FC3FEB09FFF0006383C000000003000020040800F81C81FF9C6E130C0000C1F00AFFFCBFFFF03B81FC3BDE01FFF80CFFE20000030382000000060801FE0F20FFDC58AC060000C1E00DFFFCBFFFE3FEE07E3B9201FFF176017D000003C3C0";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N6
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a172~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 64'h0145236789CDABEF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N24
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 64'h020A135FCE0ADF5F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N26
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_first_bit_number = 3;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_first_bit_number = 3;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mem_init3 = "C3031FC41C300C3F6FCE73F7FE08BFA0EC8C1FF53800086543E2907F401E901FF0FE7FFFC1F0FFE1FCC0E703C03D0C2773CE2FF7FC026032D7461CF9E000407F62C3E8BE47BCD21FF0507FFFF9FF83FFFFCF00E060390017CE420E91548904F7A6871CF9E00001066E86224245FB040F78E57FFFFFFFC7FFFFC10FDC1FD990218201D313219F931FB95589FD4100C001A686EDAE42F7BB0FFC673BFFFFFFFFFFF0C0FCFC288C32008E02AB282743B25170034CFB40008000FA8F67E648AAD70FFEE4BBFFFFFFFFFF801F0338BB30FFE38CF1D7BC627B4ED18068F07C4000000066D2E3B78498D71FFEE4FBFFFFFFFFFFFF1FFCC0C06C9E7D5CEBC9B9A1AC47AA";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mem_init2 = "8023F87C400000003F77395383C2277FFFECDBFDFFC3FFFFFF7FFF1FFC701F8FCF821413243DB07B80681CFD0000000002D07D238FA107FFFFEB5FF1FFC0FFFFFFFFFF0F8EC0BA8F4090362AF91D984100370CEA0000000005183E2149094DEFFFF84FF1FF00FFFFFFFFFFE1F123BE78D1F7990CD75CCC6B0006A7E60000000086D431904483BEC3FFD56F79FFC0FFFFFFFFFFC10E100A458246269CA4A76CBBC01B3FE400000000804A22C1C8010FEBFFF5AF79FFC3FFFFFF7FFFE419D004470D4D02925AC12CEAC206ABF9E0FCC00006030F6B17CB0FF8DFF9D7FDFFFF1FFFFF7FFFFF1F0001E9C500C5508501CB3A03036DF94010D00003580FDB284987F8";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mem_init1 = "FFF937FFFFFF9FFFFC3FFFFFFFC0000FA91C4E7EA8018436078316FF0000500011800FAB663887FCFFEBF5FFFFFFFFFFFC01FFFFFF2000069D0600A191FDBA0607802A550400F80011E10F9FB6C0C3FFFFFB35FFFFFFFFFFFC01FFFF1DC02800183460883F0756EF0F032889207FFF008BFF9FE7B401FFFFFFF964FFFFFFFFFFFF007FFFFF4000008F63C8F62011D02FFFFC6082FF8001FF5B4120E39C8DFFFE7FF8A4FF06FFFFFFFF003FFFF80000003FFB211DFF0350B01E1FFA11607FFE00354560F142BFF1EC7FFEA4FC0015FFFFFF103FFFFE86000040706F8C7878B641FE7FBF549000007F77A30FED038BF1FC7FFE76FD0001FFFFFF103FFFC6060000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mem_init0 = "1FEDFD0589807A7C40000137E3CEFF0388C0043CDD33FC7FFFFD7BFF3F71FFF1FFFFE3FFB7000000B81FF23F8F8DFD180000E06D101008F8A5C0840F43F3FFFFFF394DFF7FF0FFFFFFFFE3FFD4800000F1F3F11FFF9FE897E00047CEFFE3FF02A8FC0C0FE23FFFFFEF39FDFE1FC0FFFFFFFFFFFFC7800000E3F1AFFFFFFFF36903FBF9CF99FCE1FFAB0108E7191FFFFF0FBF09FC1FC0FFFFFFFFFFFFEC00000043818B3FFF0FF4D90FC0BC6DF4701EFED66FE84B9CE3FFFF8FFF29FC0000FFFFFFFFFFFC54004000132DCF0FFF07A11902E0FE2D14301E0647EF9F507F31FFFFEFFF13FC0000FFFFFFFFFFFE5730E0000001D1CFFF03E448BFE003B62E603F0F";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N24
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a171~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 64'h5050303F5F5F303F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 3;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 3;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init3 = "FCAE000000000000000000000001B7D2300003FFF803EA00B4000F00000000000354000007A0FC33FCAC0003000000000000000000016BCC6600003FF003E0008C000F000000C000008C000007ABFD33FCBC00030000000000000000000B885F84E0003FE0017000A8000F000000C000004300008C037FB3FC9C00020000000038000000E01EE1500C6610001800FC80CC000F0000000000001718C01B9ABEFFFD1300000000000038000000E01D81410FCCE000083079E1F0001F0000000000000990001236BEFDFB1300000000000030000000C01A018000FE6C4001003D20B9821F0000000000000540443636B8FDFB510000000000003000000000150180";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init2 = "003DE8C001001FF04B823F0000000000000206A06E67A0FD7B580000000000000000000000EA0050000AF0D9F8300891A3823F00000000000000100188E7A0FD3B580000000000000000000000D4009003C07F93060001B9D9807F0000000000000038013981A1FD3A980000000000000000000001ADC050000000219C00030AB8007F0000000000000030093A01A1FD7AA9000000000000800000000159C0580018007F1B20039E7C047F00000000000000521F7480E1FDF2890000000000008000000006B3805CF000000000CCE1CA5C007F0000000000000015C365C0E0FFF24C000000000000800000000D26805EE0000000FF99004C9C107E0000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init1 = "00000872E9E0D1FFE00C000000000000800000001AC3807E000000000FF9630BBC303C0100000000000001209BF0D1FFE144020E00000000000000001487006F0000000007FF46D878381C03000000000000102FB3F0EBFFF3C2020F00000000000000006B07001BC000000003FFB391B200000300000000080032486FF0EBFFF2C3020F0000000000000000C267603BC000000000FE8E36FF02000700000000070034D88FE0FFFFF281020F0000000000000000967CC00300000000000E8F7178DF00030000000007C308A51FC3D7FFF101020F00000000000000016C7C20170000000000280306FB0F80000000000007C40D9D1FEFD7FFF101000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init0 = "0000001E787E001700000000000007E33B53F000000000173800F2E1067EFBF1E500E0000000000000000011C03F001780000000000000F2DCA30F800000001FF800F2A687FFF2F9C50070000000000000000012803F001B80000000000000F1907530F800000000FC030D2A63FBFAFDC50070000000000010000065801F001380000000000000F9D7CBC9CE000007007C023B6DB8E37AFFCB80600000000000100061EB8307C01600000000000000FD343CCEA4FC0FFFC01BC064C6E8E03AFFDB80400000000000000071920300C00E00000000000000D3640184511F07FFC001C0DB034C601BFFD7004000000000000000612C0FC0FC01000000000000005F";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_first_bit_number = 3;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_first_bit_number = 3;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init3 = "0002000657C0FE1857F833AA047DF0035E3F9780025CFF1BFC163EE7D167461D670E1C800000F3000002000207D8FC37163F17209F7FFC034FBF83800398F8C6C00DB7E1644F0C15E002D2E10000C2000000000037FCF800C67F07003FFF1C0747BEAF180318F33C00034B20D27CDD998007B411000100000000001D1BF4F800F85107CEADFF1E074FBFE6080170E6701E80DBE1ADFBD57C000E5688000000000000001DEEF0F000496FC71B69D00F0347FF360140F049E07FC03509E7FB49C1000E965C000040000000009D5E00D00607EBFF499FC30F03A7F8C6000088D3FE6F80CE7D42FA9000001D669E800000000000009FD800040E1B8CFE8F17870F01";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init2 = "C80B6700E099779FC01F1DFBFED3F000040ADF1FC1C6000000000001858000070FFCA04BB80104004FF082C7F84567FFFFFFFEBC26D80000000BB70F6FFE400000000001810000031FFF51C670000000B00140FC0FB373FCFFF8F641B9F000000008A2052770000000000001890000031F0E3D0770000FC01FF382000F14E2E0D0001F793AF00000000F00020730000000000000860000010806F18330000FC0C09CA205C108000000011DAEEB200000000E000113000000000000008AB00000000321F480D7FFF0FFFF267FEC2B07F80001C5E51BE0000000114180890400000000000047F000000001C323C07FFFF07FF94FFFE1F1FFFFFF87ABE6F0000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init1 = "001563801C80000000000000667000000021C356FF7FFFF07FFABF1F562DF91FFE31282370000000002AC7C097800000000000006A7000000003E3DB777FFFF073FA70954B20F00FFCACCAA1F00000000025838007300000000000005A6000000887742607FFFFFF73F8C3116C6EF00EC5AC8CC3B00000000079811000E000000000000056A00000000FB899917FFFFF71E71E4F9B03780EDA41D7019C000000005700380188000000000000E6A00400303E47C076FFEFFFFBC31EDE380E7FC696F99ECCBC000000004C00380220000000000000AC600C0070FD6E789F3FE7FF7FF1840F44043F6661FBCDFC88000000005A0030C0100000000000002D000C00";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init0 = "F0FAFC8F17DC1FFF7FDDCEBA000D0ED63FF2ABFCD80000000056000040880003000000001E000C00F0EC57C0B26C0FFF3F9FFDF80C0B6AC01C1C1FF890000000004A00C0004400070000000015000C007018173CE6430FFF3FD7E22FC07443FC18383FF0F400000000740040002E000700000000174400007060171C97E0E7FF3FAECD5C00917BEEF6703FF8F300000002890000271139980000000001A0800000C0A00C1D5372F3BFFE257011B884EFF0700DFDE300000005B3800007099D000000000007A800210086A00406E90F83BBE755B0266DC7E5607181FFE000000003C00000000544000000000007E800E13126A000037E738FFF09AFDF667087C7";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init3 = "4C08FC5570E0FFC00043AC00A40109FFF70040000000000000006358CFC0FC018000000000000143621D186A711C771040CF60C05A8309FFFF20400000000000000042A07F00FC05400000000000014B723C0060756F800740CF52C03F030D9FFB0040000000000000000540FF00FC0BC0000000000001CF5D16060F36A77F0083CEA3C012830D8F6B0040000000000000000AC0F800FF0AE0000000000001C61DC70101F9EDE7FF83CE61C019600C8F2F0000000000000000007501F800FF0160000000000001F31B8100F0FFA6361C801940A02DBC0FCF2E000000000000000000CA07F000FFC360000000000001CB1740007F01E12941E066800096DC4F7F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init2 = "1E0000000000000000009445E000FF0220000000000003FBC580007F0001172EFF998000836CD87F5E000000000000000004ADF40000CE2E20000000000003CFC6E31FFF0621E6D67067101C0194F87F6E00000000000000000148FC0000CE2D200000000000034FC1837FC01FF09EC97FCC003C20CE785F6C01000000000000000270F8000000F1BA0000000000033EC103C031FFE08F01A60F00383C6D0FA47C00000000000000101D80F0000000F1B9000000000003BC40F3E021FFC001C391C000001F7687AC7C00000100000000100A80000000037879000000000007DCD6B7E007FFC000017FC901000E3B60ACBC0000010000000090158000000003F8";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init1 = "FD0000000000031EFE6AE00FFFC0000184241FC0071FB0BCBC00000100000000806A000300000FF8980000000000030CBF60780FF9C02800F3E12B00C386A9DD3801000100000000004C000300001FF81C000000000003F83F30280FA000FF0EEC01AB3FE10F55DD780300010000000083AB000F00000FFC7F000000000002383F06000F0000FFFED000732B8103AADFF003000100000000C777000F000003FCEF000000000002381F15001F00FFFF7E300007AB1800561FF00300010000000084A7000F000003FE87C00000000002F80FBD00FF000003F8C00000F34AE16966B003000100000000CD47000F000003FE87C00000000003F0048980FF80008380";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = "00000003A8F3F485F003000100000000DACFE00F000000FEB7C000000000187001CD05FF8003C0010000000064A61B44F003000100000000D507FA80000000FEA7C0000000001FE000EF4DFF8003C076000000001E567AB4E003000100000000EA03FFE0000000FE87600000000019A018F0F5E3013FC4FC0000000003C6A565C003000100000000D401FFE0000000FE1F600000000008A019F195E1033FF8C80000000000E3B766C007000100000000B000FFC00000037C1960000000000B0038FC17E0C0FF31900000000000019CA4C0070003000000002800FFE0400003FC3960000000000B0038FCE3E4E0FF31A00000000000007324C007000300000000";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_bit_number = 3;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_bit_number = 3;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init3 = "EFA8C1FFE500000003B000000002240000000000026800E3F2460000019E7DCEFE99D8283100FFDFF9C1807FFE80000003290000000410000000000007108101E40E500000667A70753E1B1B19C0FBBFFC8B0007FA00000002590000000288000000000005848001281E58000010DBD070C63A7801C1FFFFFE3A03FFFBC0000002A80000000744000000000005C40203507EB80000031E6FE495BA7F00432BEF3E7002EFF780000006480000000F82000000000004CC0C0654FE38000000F3A77FE2023F0000EFFFFCE003FFFE28000007B80003002F10180000000002C8009DA1F97C000003902C6359007C00022FCFF4DF07FFFE38000006180003002F0881";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init2 = "0000000002E8009B63F178008007CB2B57F5C1FC0882CFC1B23B0FFFFF080000044A0003C01704400000000002EA001ECFF178C0C01FCCCE9BFBC33C03C0CFE0A47F0FFF37D8000004630007000002200000000003D608398FB1F0C0800783154BE73E0003C017F0F77C0FEA3310000005A01E07100000100000000001EA0072BF31E0000001D1C8330ED40001C338FCADF81E80335C000004403F070000008C00000000135800CCFF71E00000001033FFCF4030E043483C1BF03C00C3FA000016403F07C000004400000000115E0031CFE1C00200000000801F00300017AD3C33F07C0001C600001B803C0FC00001030000000058CE0123C7CAC00200000030";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init1 = "0000E000F007262CF7FCFC0001E340004BC040078000001713000082608737810FEA0000000000000800FC00F00F167840FCF80000FCC0005CCD400780000003814000C2E08687400FE800000000000008000FC0E00703E480FCF8000CF440001B1D400780000001400000C240639D800FE1000000000000080003F000070760807CF8000CF75000180D400F80000001204000000078BB03CFE50000000000000800007FC003CCA6ACFFFF803CFFD000170D400F80000000F043030000193603DFE50000000000000800000FB803C8BC88FFFFC0FC7F300031CD400F000001017001030008AA28F6FFC9000000000000080000000F0FD4CB01FFFFFFFC3A9000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init0 = "2E49400F00000380A400000000EA20F4FFCB00000000000008000000E3FFDC4B09FCFFFFFC2DB00030C0400F000003C003000000D8DA21E7FFCB00000000000038000000F0FFFFAC7C38FFFFF00F0800F3800000000000C095000000D81E9BFFFFC700000000000030000000F030FA181E00FFFFF00FD8004F800000000000C088810000D81D5FCFFF1700000000000010000000F000FD5E080FFFFFF801100059000C0000000000004200001CE1BECFFE17000000000000100000006000F730000FFFFFFA03D40057000C00000000004220000007F73CEFFE1E0000000000000000000000008F1A003003FFFA03FA006B000F000000000002F800000794EC7F";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N24
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N42
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 64'h010523AFCD05EFAF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N44
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_first_bit_number = 2;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_first_bit_number = 2;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mem_init3 = "3BEC2FA69C5343C09E2E9019FD0067128BBEE030440337A427525D4103D2956070A01F003E0F001EFBA328FAA15E53D9FD5CDC9BFB6D50B6B567E31C58005F84FD25657EC2AD5E64107A1FD146707C037FAE1F205FD41EE94A686F492681E6198597E31D1800027A0943EB6364E94F5498C55FF1F0F83807FF3F8FE49854AADEBE81EF169C337AC8793DD678A100C01E831A4BAFCFFF56D3E547E800FFFB077F0F3FA2FF4CB94DE094E0953D1EEF2182716C833EA000800765D7957406AB73F3C2DB6900FFC30FFF7FE0B238077D7C1F3E204A57E336ED6C01F1E897200007FFA5475885CD7AB2E3C0F82900FD4003FF00E043FFF97CDE62CEA0DE77B81EA786";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mem_init2 = "898F7484200007F74705A4A147C22887C1F30902603C03FE8081FEDEFDF1DE48509971F3520128AC9C54B9356000004035D54B380728483F01F4DE0E003F003CC000FEEF435D76CC9F7C575B6D64D7971C3CFFE860000000159E8E82CD69B22F01EEEC0E00FF003CC020F01187815D640427E4A3FF856BC9F4E716FB70780100858CF3E308A2B94203C94886403F00000000C03116B16117224BEC137509BB252025C9F9E8FC0FD48ADE6C7293C7086B01ED9886743C00000080001A688000083C6AEFD5D94F2B342239BFF71F033FFFE9E6F39A93226C78A1A20002FCC0E0000080601CE7600229141DB0334F1D755E430CBE41B3EF2FFFE674F35A86B8A788";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mem_init1 = "8383E000FFFF600003C07FFF06C30002422290E58A01FDC3059CBF7FE07FAFFFD811F0CB97DB87848097F2007FFF000003FE3FFFE2C3FC039C842D05C7FDCC6B06B7C5B0647F07DF81F2F44FF95143870087F2203DFF000003FE3FFF1427D640D6A972B47EF8AB930F731F63D08000FF5EA06FEDD74E7F400105433000540000F0FF81F8E745E00089553676D8164AB060F3962F7A8001FF56612F0DB133E0B98106DB50F9000000F8FFC030768FC0003776B32C00845A141E1FE3FE9F8001FFC4656718A983CA6A80F01F53FFEA0000FCEFC01DF8C9C004BFAC582D5B487001F26049A7903E047F7C58D18B7286CE7AA071CD52FFFE0000FCEFC01FC2890000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mem_init0 = "5C6DCA35D97FBEF3BFE00DAA1D313E8C27B0FBB7C72C63B8600CF7C0C08E000EFC001CCF80310000A423D4FE7F727A14F800E764D1113688EB3F7A040C4CC001F0C9F1C0800F0000FC001C37E883000069F15F9FFF6E78831F8049F37C1D1C8DE3FC0A058B40C3C3ECC97581E03F0001F0000004C811003F13F2C05FFF1F6B7603FB0ADD25F0E10E22C6CF5DA46087C30C470B03E03F007FF000000032B1FC17A38E05FFFEB77A750FC045A0D0701EFFE1510385E2DD1FAF8C069703FFFF03FF800FE0038A31BC00D327A5C7FEBB66F502E00E72F7301E079592122EC2EE1C3FEE069D83FFFF03FF801FE0010A091C0070116CB4FE8DDE50BFE0039CB5603F2D";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_first_bit_number = 2;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_first_bit_number = 2;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mem_init3 = "E600FF444AB71F3FF5743C5ADA3C4ED4F3197B89BC7E0031F8683A5F39239ED4F03CB773B75E5D1FD700FFB1203C1FBFF2DA3C710FFE3FBC5AC1230E3FFC0040E3CCFB6D5A01BEF4E30CB9F378C0F89AD700FFF3C5C01F7FD0C0E6922FCA565E1CC0CD060FFF7F00E0DBE26208DCFF6FE30E3EF5073830A8F600FBF0E7700E7FD7DCE2488BFAB0DAF08710DE07FDA390E02BB3BF1634FB0FE307F8360236D701E600FF92E9A9007C3BBE92FA3490EE2DD70FFF4120054360FC29C3168D71D176C3E179320CF104D5E600FFB9EB25C07C3DDC3A42DCA351A5F59EE55502F303BE7EF0D8E1FF55D132D3F083398DBC445DE6008C3AD7C5001F394F8582DE2BB6DF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mem_init2 = "7BBFE6358003E007DE506B2D7F29B1B043FC23B80D9ECE56E600184CD492F80F304EA9E5F36B73F175BFE17BF003E706737C339DE3223F8143FC83B2C51B8A3BE6330062C9690F8733CFA439F0C1157F7C24AC4E0000F943E629C3A86E670FCF03F017AECC2E181BE43300CE3065D1E792AFC9C083EB8BF924C6BCFF00E01A0E632B70EDBF4B0FDE03C03F8F656C8A24E4330057AFE45234C2AC08EF03D875AA16F3228207F094535572CF5D37300FDE80003F8E3191C594E43301CDE9DC6598C37917FBA7A18F220F794E833F1EE1562C7F7F02EA47FFCF810A9E5360E6F490E4BF81ED59EDA525E1F523FF87C5613EF7B6E2F75C95EC48F09CDDC51D7205E0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mem_init1 = "0FFF8C584DC697FEE4BF91EB34B2A4DA6CFD971AC609994B71DBA8FF49E2CB3E8C6C3BC1739C7AFC0FFDC4F81457D84FE4BF9303161322AA2E22665BD2BD42EC31EC84FC995506D80367FCC852D6CC5E4FC0C0EC302A33CFE49F835769D69AB5EF79C66FD008C5C2D0F57A1940A8958FFDE7C05A53F4FB874FE0ECE59E3F4D03D6CF83F000B3386A70C052EF80BF2BCF1793CBD45BE68F80FF9E80BF750A4DD081FC832B9693FE07D6CC84A60B127E6D50823ECF023A145FD7A8FBFCB4B68000FFBC80AC8F05662E80FC75298263FE66C68CCD518E521636B6C6167759B1605FE79A6F962DAF400217C0C0F52A04C8C6B33FF8AC4005FE07E60C5778DD4E13DB";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mem_init0 = "604EE6EFC0FB7CEEC952D372FAC0300381E0C0F1E00615F1E39FFCC02E8BFF0FE40C3299A2CFFF6A435B51D7912413EC8F1DD001B8FCFC0F80FC4428E903AD64D7F7DFB5CE8FBF8FE40C3B8B3547F4692C4241D797EDD9A89937E8CC8000EC0FC07F80CE31C0779369990E1E41F73FFFE48C42CD16301076D0C3F3C7C750E30828B76B1C88F8F00F0017001113C0F6772718C42A5C7C1FFFE40E764457F008E58E4993E77EAF35CFDC33F35EFCF0000300002013E060CB06DF33606D9ED90FFFE64CDCB8B06203E5CBD1E8A7D7625077C8A1C896F8C3038200000126207DFE303D0328DC1F398FFCC61C6630BBA310646E944B93D556582B4F482AFFFF03C3C0";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_first_bit_number = 2;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_first_bit_number = 2;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mem_init3 = "18709B824C4BCC3FFE0600833FF000FF803FF00FF14E8C014CD36E9DDF45E48F80387B863C01CE6B55FE83A1CFB4C03FFF079DC33FF0005F003FF003DEFCB81647886E6CFFE35EC903C7C372A336319056CF0AA100603CF7FE0FD00FE7F00000003FFC024C20C05F3C4BD7F74FABCB7E8387FE78E9CDDF2F3E5EABC3111BCCDFFF1D6D6FFFF0C00F001FFC000040184A4F5A597F0F86D98D381C00B210F1CE33E18C401CE788B003FF1D84ECFFE0F03F00077FFC7C10A40FAB801326878F5E12981D039690B9CF46569600C3830C2CF11F1D8EACFFC0F03F0001FFE24A7258C7AA735E67DBFDC89D19E3FB8F63981E14C65346608C1F8C301FDCAC2CF80EF002";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mem_init2 = "00E01FB578478DFF8A355D09DDFC895089E3FC8F8BAF3CF6E570020B881D25030FF8B423F00CF00000F0875F657B3BE5479A7C3BEAFE770A68E0E60E0FBF060AE5B4C76681FF8F5F0FFEC76003DC03FF03FEC7AF9165B564FCF64829F2F3DDAF94C0C34E8F42766AA947C8CF21D3B86EC7FFC0F984DE83FF07FE3372550C91F5F50F7297EC23F43804C01B545CDACF93C59D5119815157CB6FDF5B43D983F03FF6714EA81B0B4C96CB5E2A5BEE7B14E078809B505DE3E8B56947908C800003367707E66021FF38547FB072A81F2400BFFA6FB663FDEE8CD72214DB5031F0DC4344BCA84AFF00C718480FDE109DC080AB1E591FD0776500CF103B8C577FBE0B38";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mem_init1 = "1A3ECF701CD4E4803444DEC6FF00FFFCA20D8132DC3EA03EC19B980CC947035FEAE49CD06DB34226C43BCE7068CF987DA6993E2E7FC00FFF5071CCA8E13F38F971A4EA9FB9C3107FF1C53C46FFA5C60CB5114C76280422AFBFD2E6127FC00FFF74FBFC2CF80FFECBA28004807B9080FFE85DC04D7232C61A4B31406ED102187095AA26643FC000013318F03E7B86FDB79A778C1C6A3802FFC88D50D973388215CCF1006EF5B016E95FA7A5953FC00001B8C103727B86E5391409E0CE4E1F40FE1D9AA65D76D007168F79022EF2B948F602F7F87B3FC00001B01BB2336D87CA83E6B00014CA8E50C0F08CCDEEFA3533F3CE7F022E5F2FCC8D72000ADABFC000F9";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mem_init0 = "EE746E82C09C98D802C7003C481647AEFC97F1A6FDEA79F3C227222E9E229C145003098AFFC0C0FFCB8BB893003AF18F06007C3818127F81FC8BB174FE8078F060E3B3EEAED9A426BC009FCCFFC0C0FFD0832C3E12F73F027C000C3380012E451807242CBBA4F0F88C83F3EACD50D755A03E3C4EFF00C003C9DD534966CBA7F8406003F8EE00D08908033E713868F0FFF453F3EAD3DBD30B3463C846FF00C003E9415F538711819F4BA0FFF9773CF3D86803356F2B35F0FFC093E3EAECEE5520E60111D4000021FFE940D41B70E7DF84F0FBFFE1E0266FE7E801BEFDE547F87F98CE10ED3637A920218C51B80000017FEF60ED77AD8EC0727837FF61ECB72FED";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N24
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a170~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_first_bit_number = 2;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_first_bit_number = 2;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init3 = "00020034283EFE680CF9F0FCFBBD0FFC463C6660FBC30F687CC580AFDE2136175430AD31C01FF300700204305C26FCC91FDFD7F1A89F03FC57A04A61EAA7195AC0E9752923DF7BC89C0DA332801FC200F0000C1D5C0298FF5340E5A79000E3F85BA100D80375155C1FFA71697CB1375570087A6E8FF9000700000E20C40BB91D08CF0087F200E1F817BC598801986AB0217C1E487027BC63BF1259BF1FF8FE0F001F0E20830EF030B228C6CC97AF70FC0BFCE1814078D2609EB7ADE4B0366D3ECEF7F9EE101CBF7C03FF8EA8B7FFD0C6FBDEFEB4613370FCC8C7C0C0C09545FE936124FF15F45F070FEFC94097FFFFF803FF8EA269FE04EE64A6E191AA7470FE";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init2 = "396684C316EC139BC09F115F5F8F08000BB9A617DE390FF0001F0011106C00F737DF18124719FBFF876AA239164AA1F8B7F88C4EA41400001F3A3A0BE00147E000000001F7FC01F32F07E9ED8F34FFFFD05F02FC8811B43300C7153AC3EC00001F1EAD06688E07C000000001B3FC41F324F6A3168DF1F03F2C111D0FCEE76D1F2FFF2F63250800001F3A0F0328CE01C00000000098F8C1F137000538CCF7F03F7F6B453A27780003FF1EE7A1D6D800001F3D0F876DFE000F00000000CD48F9F01F05034F7F28000F7FFF6980C83407F8000ECBD5E41000001F674E67F6CB000F000000002E88FFF00E02CB5BBF80000F3FF8F4780A92F80FFF88FFD39DF00000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init1 = "1F7C6C63A74EC00F00000000020AFFF40C20EF98889C000F33F57F12EE7086E03E567AD239F000001F4808336A4EC00F000000007E02FFF40C0496D67698000FF9EBB749458E803205054BCB0C0000001DFC8C7F68C0E00F000000004DD8FFDC749AE4ABF4800000F9FC7C9FA64F8A365CF568236C0000000DA78EEF7793C00F000000007318FFDCFC36D3DCA94100003BC4214D0F0E77F24FDE3E83C10000000F9F4FC6B829C80000000000C9D8BB82CCDCE0A3E5C41000B5E721BAF00D79DAB3066DCED2000000079A07C6E1C2C00000000040B23E73038D39157697BC180039B93457B4E63FB2A6041A34640000000FE407CD300F3E000000004039987303";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init0 = "0970F76E0DB2E0003F8F4DCD81C8427E4FCD5614DC00000007F603FDB1963E0300000000099873030F1A483A789AF0007F611D6C0F4C2F4D0CDB57D8DE00000003E34337F8003FC700000000F35873038F1622CAD618F0007FC2970FD38D56336AB63BD4B200000007C3FCB3FCFD7FC700000003FDBC3F038F5E282E98C018007ED9B41C1FBF0C2901ED8EF88C0100000D22E0F028FE565800000000E6886F83FF8E9FF21B49ED0CFC2C49F06695F8AF176ADD3D2A0100000244607008EA62C000000000E880F426FE49BC9A85848C7CFF79093042A6BBE5A06FF1FF3B4000000427E0300F1EFB00000000002846CCE6CCA9FC1EE2C43A70BDDD13A13283FBC7";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_bit_number = 2;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_bit_number = 2;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init3 = "2DB4B1FFD4E0000005BFC0304F1FCB0000000000073D3CE40959580FC153C9B1BBCA107956F383DF36F8707FC37000000556C03C8FFAEF00000000000254BD0292352C04E016A3EC35BBA44C6634B4BFC328F407C170000004DEC03C8FFD970C000000000000B0060469F420679CD43F3A5CD83B1E3D30CDE13DFBFF863000000703003FC3F8FA0C00000000275A023D789914E03FE324803BCE9B2005BE64D421C3FAEFF93800000B59003FC3F0459C000000003E760C7A057154E03FFF02D7799F7CC0C01D2000F1C00339B7F400000BC180FCF0D0C72700310000005A00A512E733F03FFC5883CB2D7F83400AC030FC53071DFF9400001E9800FCF0D0C07E";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init2 = "00000000036A00AA5DEF37F0BFF8E77F26C22E13088AEB3EA1A50C1FFEA600001C6A3FFC3CE885E700040000030D802C31EFF730C7E0AAD3FD0F3CD283C02F1FB7430CFF35E6000039237FF8FCFF01CF000000000287085477AE6D3C80F87A94DB28091EC3C3D74FC1740FEA336700003B2061F8EF0700EF0000000000BB8189472E1DC000DE29A808D1E817F1C488E358981E803B4300003A00C0F8FF007383000000001239833B036B0050F0EFE838DFB640331C5C38335A023C00CFC000002DC0C0F83F80700A00000000110707EE33D32102FCFB11F1580600B3FEA8E5BA9B107C000C1B2000232EC3F03F0C7994E00000065A578E843BB827027DF303C3";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init1 = "7F601F00F7F8DE962F7CFC000118B831B677BFD87FF03E79A30CC08D669DB322F39BFF003C7FFFFF77FFE3C097F0D644B0FCF80040AF301EAEF2B4787FFFBE751946C0CDA6B00AE3F799BF007EFFFFF077FF0C3EE0F833D210FCF8000C88301E6A22B4787FFFFE3B8E03C0CD4716234FF794BF007EFFFFF877F803CF80F8C488007CF8000CEFA01E6AB2B4707FFFFF0CDE47C00703ECD68C3790BF00FFFFFFFF77FC7C70300C6AB62CFFFF803DF3E00FE2B2B4F07FFFFFDE1144C30743A6AD7F211EBF02FFFFFFFF77FC3F0FB70CE67708FFFFC0FD7CC007DB52BCF0FFFFFEC68806C301C9047F0A0132AF03FFFFFFFF77FFC7C0ECF0376581FFFFFFFC1A4007";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init0 = "CAD6BFF0FFFFFC631B03C001C136EBC8803CAF03FFFFFFFF77FFC3C11300C30989FCFFFF7D2C0C07EF4DBFF0FFFFFC20D6F0C0011908CADB821CAF07FFFFFFFF47FFFFFF68DF87437C38FFFFF04FE30E288FFFFFFFFFFB379A33000118E70483C030AFCFFFFFFFFF4FFFFFFFCC3085D89E00FFFFF0CFDE0E8B87FFFFFFFFFF2FBF72000018030333C0E88FCFFFFFFFFF6FFFFFFF0D83C0CDC80FFFFF38E17F008723F3FFFFFFFFEF39BD0000DCFB6233C1EC8FCFFFFFFFFF6FFFFFC19402C99FF00FFFFF7AF39300B523F3FFFFFFFF1FBBDF0000C7978493C1718FCFFFFFFFFF7FFFFFFFE000C5A0F83003FF7AF33DF1DF43F0FFFFFFFFFFE5170FF0C743D443";
// synopsys translate_on

// Location: M10K_X5_Y14_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 2;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 2;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init3 = "C3C58C0FFFFFFFFF7FFFFFFFC0012094D18303FF38F373F12007F0FFFFFFFFFC64A20FF00674C42DC3960C0CFFFFFFFF7FFFFFFF03C1DF9CAAFF003F30F3FB40040FF0FFFFFF2F3C3F770FFE167E612C83EF0C0CFFFFFFFF7FFFFFFE038A646F9F60803FE0E16AE0580FF0FFFFFF273C1E8E1FFF8BA603AC02C3801DFFFFFFFF47FFFFC0E7DC9C6F8CAAEFC019C07EDC2D01F0FFFFFFFFFF8719A737D651C6E0014C807FFFFFFFFF47FFFFC0E3100EDECFD5E7E208307D14FB83E0FFFFFFFFFE8F2A6FFF99BD9EF2074CC07FFFFFFFFF4FFFFFF0C7138F1FE0FEA5B001003111CE45E0FFFFFFFFFE8E048F4A27A598F2072EC07FFFFFFFFF4FFFFFF01C1885C7";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init2 = "9F3273C081001529EC6DC0FBFFFFFFFE0F0BE9AE5D5480F28727C07FFFFFFFFF7FFFFFFE3CDD0090000AF3420430094E747DC0FBFFFFFFFF070EEF014E9600F2C7E7C07FFFFFFFFF7FFFFFFF3CBE021103C060A519C01057EA7780FBFFFFFFFF870F4301B56101F2C627C07FFFFFFFFF3F0FFFFFFD19C211C000002EA5C102FC5BC080EBFFFFFFFFC7078489A1210DF28656D07FFFFFFFFFBF0FFFFF99F1C219381800716921DBF5756480CBFFFFFFFFC3C3A19E7E844DF20AF6D07FFFFFFFFFBF8FFFFFD5E381E4F0FF000003551DBA543080CBFFFFFFFFC0F3CA8E71C6C0F00F23C07FFFFFFFFFBF8FFFFF8B9680A2E0FF0000FFAAFE73E46881DFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init1 = "E0FFCFE19DE7F1F09D63C07FFFFFFFFFBF0FFFFF93A380D2001FF0000F1A2C97CC4FC3FEFFFFFFFFFFFF3A50F7F7C1C09CABC271FFFFFFFF3F0FFFFF064700E3003FF00007019AD7E947E3FCFFFFFFFFFF3FAD296BF7BBC18D0DC270FFFFFFFF7FFFFFF15E8700A5C00000800381CCAD327C7FFCFFFFFFFFF7DECC675FF2A3034024C270FFFFFFFF7FFFFFF0A96760BDC000008040FE8A5D07323F08FFFFFFFFF8E0CB0CEFE09707C346C270FFFFFFFF7FFFFFC6CC7CC0D500000000F00E8F907BDF3F0CFFFFFFFF792376B99FC3BA07C0C6C270FFFFFFFF7FFFFFC1CA7C22EA0000E007F12882970831831FFFFF07FFF924711C1FEFA887C2C2E03FFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init0 = "7BFFCFD1C47E01E900000000000067D17104F07F03C003E8C7C10BA2A6668F0E9281181FFFFFFFFF72FECFDDB83F01AC800000000000E0E2D417379E00C003E006DF084AF7C7860632818C03FFFFFFFF70FCFC0BF83F0038800000000000F0E84FAE570BFFD407FF03FCEB905BFBCE623EC58C03FFFFFFFF68FCFC77701F0034800400000000FCD5AC195AD67F7FF8FF83FDB658F4E34EC0314F9C03FFFFFFFF68F09DDE0307C039000100000000DC9F334DD46B7CF0003C643F56B546E43CC02D43BC03FFFFFFFF70F08D598300C027000100000000DCF9933E81766138703E7E3892E2DA6799E020C3BC03FFFFFFFF70109D8B0FC0FC24000000000000D074";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = "620B05F0B327003F17B33B00EE06CBF00883BC0FFFFFFFFF70109A17CFC0FC3D800000000000C162681EE7BA126C88EF572ECCC03864CBFE94A3BC0FFFFFFFFF7030B9107F00FC3F400000800000D1662BED00A71E308078472C0ACEAEFCFE9E1003BC0FFFFFFFFF3070E060FF00FC31C00000000000F1EA5ED606F153C9073F9C2973C6047CEC8E8007BC0FFFFFFFFF30FCC000F800FF13E000000000003DF79137C10E7EBE60FFBC29D1C7131FED8EFC0DFC0FFFFFFFFF30FC6081F800FF1A6006000000003D68DEF150F1018BDA6397D538A7A8030B4E7D1BFC0FFFFFFFFF30FEE107F000FFD96004000000000D40D430407FFE66E38E60574007155348FE";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = "4D7FFC3FFFFFFFFF30FED645E000FF02A000000000000E4004B0007F01FE72767C5541DF433AD7B83D7FFC3FFFFFFFFF30FA39F40000CE2FA000000000008E4436F31FFF0626607B0F7493E3F132F73A897FFC3FFFFFFFFF3DFD24FC0000CE2CA0000000000083F431587FC01FF1665B332281C3DC95771A8B7EFC3FFFFFFFFF3EC3C8F8000000F1CA0CC000000012A139B0C031FFE07303CA08E3C74A448CA7DA1FF01FFFFFFFFF2EDBF8F0000000F1C908C00000000373BE3860219FC0FE3D36CFF87F2C63E7AFD80FE01EFFFFFFFF2C037C00000003780908F0000000079329AFE707FFC07FFE1C5BF11F713150AB103FE01EFFFFFFFFA8007C00000003F8";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = "6D08F00000000331011AE04FFFC0141EB7CD61DFF8DA689B903FE01EFFFFFFFFB840FF0300000FB88800FC0000000BEB425C79CFF9C028006A267D18CC6105FA543EE01EFFFFFFFF38187F0300001FB87C00FC0000000BD7C2FA29CFA000FF0E0B1E81CFE6EEC17AA43CE01EFFFFFFFFB3037F8F00000FFC9F00FF0000804A36C2DE80CB0000FFFE381F977D86C3E0F82CBCC01EFFFFFFFFC6AF7FCF000003FC6F00FF00008048D6E4C6B91900FFFF7EE03FF88DE980632168ACC01EFFFFFFFF961707CF000003FE07C0FF0000002124707788FC000003FAA0A0FF351F195B2FAC2CF01EFFFFFFFFC8E4010F000003FE77C0FF00000002CC1B49C0FC80008384";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = "C0003F1CFD73E808CC2CF01EFFFFFFFF54ACE00F000000FE47C0FFC0000018CF1239D5FD8003C07800000000A98A1139CC2CF01EFFFFFFFF5CC4FA80000000FE6FC0FFC00000145E031F7DFF8003C08D0000000062A287E9DC3CF01EFFFFFFFF3D22FFE0000000FE5F60FFF00000119C1B21A5E3013FC508000003001C5A0BB3BC3CF01EFFFFFFFF3F01FDE7000000FEE760FFF00000029C1A2F75E1033FFB2400000300291D1807BC18F01EFFFFFFFFE780B8C00000037DF164FFFC0000402C3B32DFEEC0FF36187E8703001FFEA75D8C38F01CFFFFFFFF5FC0F0E2400003FDD164FFFC0000622D3B1ACBEAE0FF3618FFFF00073FC1B11D0438F01CFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N51
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N0
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 64'h0105CD0523AFEFAF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N2
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y12_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_first_bit_number = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_first_bit_number = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mem_init3 = "22901713D533F303F4D83371FCAC903D9FDF7CC1C71CD4034C801FAF234C0AE390B502FF3E6F03DE7EFE30E012E882DAA41A5D27FB740C90288773ED07C8609B3DB067EF06B170AA7016E3AEB68C7F3CBC2FA446916E616A359AA07BDB2AD3946195226C47E01CFFA1E55FB2811D09A2BACFA2CEED06B87905F92E48DC18655273C7404AD49F9F195F5764B9B10041669D0493DC814509B798F983FD7DC4D89E0F3ED88D2C09CD5CF3889B195FF45B99B6D5F15F10008779F2C6C03E0E02228FE5A756F57D7CF03E7FE0499BDBF8831396C7997C71673A109EB575A61FF8184126DE7FEF4C85ED87F680B6310283FC0E70FFBABF476E505283E15B4E154C74C9";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mem_init2 = "F68075B23FF8384892079DDA850B6189B3C252329FFC7C0F709E7D979D4D1124F28A2A7415B6142FE341D06F4AF807B7D8D9F5E144883148F33EA53EE03F3FC33FFFFDDF33B70D63F22EF4B649A9FCE4E224536853F807E2E5827D4A4DBA726CC2EF433EC0FD3FC33EDFFF01F210AD5663283D79FD6DF389EA11E7F6CF871EFFBD93245147B3B58384C756B6BF3F03FCC00F3027E1C1DF81D8F295A34DF98B757E62DBFD777FF32BF2D8E57E8FE152EA8638A6B68BFC03FC0085F319F8A003532F3F38C9039D4B3202CB3DFB4F033FD4F2A544DF9AC30A9826C7973A733FE00FC0859FE3645204FB5C8ABB1C90620EB1A03499FBACEF2FC0868BD4484D46C470";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mem_init1 = "44E634347800600FC3C0803ED746800475C9A146F5088C3AFEA583F05390A3002BBB071A0CB0064C43718E31F8FE0000F3FE5FFED6459A0A721CF6CDFD1D78BA75C9B119959F0720D43E13F8CC8AC34BC347DE51C2548000F3FE47F8028DD1309D4546DB59FBBDE5782A3AE65F8000CFD972649EBEF8F19F32873F483DABFFC10CFF9E07F56AD040C7E5BB6B5712B844997A1DCCE58001F02F10BF07F9821145B2F4772CF915FFC1E6FFC30DC9E4200480A8D387784F237217D0184703BC01F186D549145EF8EEA731013F2F01EAFFF1FBEFCCE23B692019971F0C3D6C2109F5EE5FDA7DD2413B673424AE5007C560BDD0964CAA017E7FF1FBEFC8E0E1B9C00F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mem_init0 = "B82DC185634F17A2BF9C3358E6BDCD55E42F0A499BED9A1498054635C08E7C0E63001C304906006F3A64E87DD652A1FF0780286F3612F4D145B34B113D8D3F3E4CC0B934BC0F7C0143001CC8743100CF3DF4BE1FFF7574341B7F5BC5EB97E37512840F18A19E2D3C6AC0C97DE03F0FFE0FFFE03B9323CFC77DF784BFFEEFEA7AC3FA39737DEDE1F1D08A25748CBE7BAD0F4E05FAE03F0F840FFFE03CED0363E98293D87FFF5AEECF0FC44CB217F31EFF5D169DAB2B86E0508F1B18D27FFF0C1F7FF01C0377B2BBF533303EAFF95CCB1C02E6122DC216DE64925D42EABDAE23C0ED1199527FFF0C3F7FE01C01BFC65A00EC79C277E564A644BD6303FBC947B159";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_first_bit_number = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_first_bit_number = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mem_init3 = "4A1EC743180D105CD6B26857BEF6E8742AEFAA0F4381014E17A735517016B05C733BD7AA41F3A2CB791EC14E7880D0DCDF40431B31FEB6F07E4E5228C00381BF88DC50331B3FB07364CAD93E8EB11F0E799E313FE39E91001E52D29B7F3A3966C47CFDE0F0F89FC70CCDE8F19316179864E9CFF93F1EEF69589E35EDEED3CE800B42B6DF0BB062C758B5D3BB5806A350677D69C79108757DE4F6193C7054FA7F489C7981F733E083B1EE5119D769A9A00669ADA0207B2078717EBC2495C33A06C559782BE6D343C54ADCF1AB7A103183F2D5F5CA7F59A12111521E1482FCFBBCE207033D93D53B4AD5CC84E1613BC7FE4BC08C0BFBBFC3E0886259A9B61EC732";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mem_init2 = "05F31FC47D04631F5E117CB03665AFCD44C32566C85A64934BC01878BC6CF872B778C346E47984D568F5AB0BFFE4281ECF24ECEBD20E319E44C39F6914D45C814BF3CF50F37E7198B531E9DC2F6180E8D26FB1F471104C1907EAD0F29F93EC508C0F28118D2EE2634DF3CEEFE191A63856FFE05E75AF7D3DBA7DEFC1F91F2F6AB9455C84049D2E098C3F003054FCADCA4DF31C320EDDE6DB04CD6E1887F00AA99E08517C603F9167A4968450447A0C6D7FC0483CA2C374C24FF33CFB0715B0A9252267342365F5EDCB55617D7F26EE4D59834C8B547BDFD4790AA1817E4539E74F7DBCBBB9F6F26C56A62BF45A1C3EE105E5E789AFBB201077A43980F69D88E1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mem_init1 = "EFF59327B045A37E4F7D2D98B236964F5D3AF35F21F0E896B89AC803C26F0C568BB4CFE3DDD6E4DDEFC2CB9E641222EB4F7D2BDE2B44FBF21EF34C8EF673972BF949383DFE7E5AC872A808C23F701CA68C3DCF8A587E7D4C4B5CBA538B11B7E10F78E31DF7F447B623021F8AEC4C243053E98F93F419CBB98E99E3C3B9A3E500322C8BF1C9E4CAC5B7D25C07704451AE21ABC34F6B6AF3BDF86240D0FFF3CA671CE01D363B2186F0723F140AC55D0AC1C686F467D6F4B412C30A08D5DF1AFF3C17BC6E0E260F26AE8FFBB2549B8382916B434435421DE665D8C99DDF8062FB30AB49B63EECE1BF3269C0BFC19AE9C7D9B4B80D8E1F1BC2F04BC392CFBF81E072";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mem_init0 = "0CD051439F124799199963D32E5ECE339660BF1B15FA083B645F0C72F29CC36C49C3FFCE937E00BFD2D2662BCF73B598B61692A5BB9CF30C977C0BC3CAFCDFEAF906DF245BBBB18CC9C330FC637EC900CEF9752F754C5B4CA9A5CBB80700EB0CC397C7DD223F2A35BB910D9BC02130FC494F5ACA4D40DC9B928A6F1F216A55FF7AF2120488C70C0C03E8C72047AEDE3F2317C64E298AD01F49CD52813F08E52C412900BE9F03AA386E10C68DFC08FC0143FFE7754C5EBCD1D63C6BB66665C80F4B8F8D65EBDA3A76604183B30510B80ED7B00305F8333B82FF1056513A6B826CE9740CD1B1584C0C2ADF278D242B0EB1B2327363A4CAF059C9CA7044E0F2C3D9";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N24
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a169~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 64'h0505F5F503F303F3;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N6
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 64'h020A135FCE0ADF5F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N8
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_bit_number = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_bit_number = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init3 = "CBFCA3C35121E37C853AF0FC84A22817FFFFFFE0251E5AE4ABCB46B23413C43EFC89C0FA1646ED5C3FF9DE7FCEE1E7FF87D4F0FFE310F4EEFFFFFFF04D3799D4FE98C93B5A58A45FB3D4775D46016FB9B27C5907F203F7F8C2FAF0E7668FA350FFFFFFFED6988CFE13F42B1EDA6FA8DE773E093BE4C92B71A8DCA73A57DC0FF07DFDF0E3243D1F4BFFFFFFFFD85C72C4E55FA112FF830DACF05D28732C1F0D1B43980F2A9C120FF033F2706320978163FFFFFFFF5541ED8F177D22135D72FDD7702A6FEA27E952054893808792240018141A7F0090D7B5B61FCEFFFF04DCB0CFB84C611145FF6846C04E9127AD5F5F356D2FE722F5F1003848A3FF000B1D3C3A";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init2 = "FFFFFFFF0457BCDBD34AE49D9CFAA3E884BBD228CA55B57103DD0EEC1984003855AEFE00356F4BEFFFAAFFFF168723FB26C89ECD6C419D809163CD40C19805792C49CE1C9F8602780D533C00D21FD6751F66FFFFCE55AB0CD0A03E00A3E3FB447F7BD0FD211CC4AC600D6F7F480C0EF8CD301C002C9373921FC1FFFFA51A0AB15352C0F2FC32E1D48AA44A280C9FA57101CE5ED2B5A68EF8CF28FC0013D4113CFF8DFFFF133865C01F5697E60C12E056A6D2DD7F12F74E7BF43EA4C5DE47EEF829A9F2008477EBC5FF00FFFF509DBA9EB60952E20025ABF2A14A9D541BC731D5EA6D42B73055CFF87189FF02FBF1C5CA1F81FF7F49B902991E6DB0E3E62C346B";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init1 = "48188800F6DE4A7937BCFC01F02BB84E2FAAF83E000FFDD9887309CC45933FF5570CCFCDC380001F4418B462DB4F5ED6D4F0F800FC8CD8ED3CD4FB9A000F7D50EE7B08EC6358100F5864CFCF8100000F4438EAB1C388237AAE86F800E5A1EE8C5789FB9A000F99D4F80708FC19156BA35826CFC78100000744C7F82F2B0B46B75E61F80029763A870641FB8000039CF135730C0E55834C40B82FCFC30000000044C392685B749DA764E4F800E831B8467A69FB0000001CE16E480F0FA980B5DC2F029FC10000000044C3C037C4B017C8080B7800601AA8022A6BFB0000003AA2795E8F0FED4BBD69EF2E9CC00000000044C019E744A3C688B4773800513AACAA";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init0 = "BAA4F80000001978D38FC3179119D119AFEF1CC000000000443F05F8EA932C0488C63800CC00F17E42C3F8000000193381AFC33A37846C1889ED18C00000000044F3F0008BFA7915748AFEF8428CE0436983F0000000E70EF8D3F1022249C74ABEBC9B000000000048F3F00026A21B371A23FF0047AE53639FB1F0000000C835DB8AE3022204C49ABED5B300000000006BFFFF00CA6088A37A7C00C7C8107CC38CD5F000000087105051033D9C6ECEFCBDD23300000000006BFFFEFF1B038A70E7EB00008A6336874EC5F000000073E91EFAE01D8F19A999ADBE33000000000079FE00FFBC3D1E4544747FC18A681148A722F0000000551438F4FC07251366C0";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init3 = "A1B933000000000071FE00FFDC090993E64CCEC0C86DE046B5E8F00000004E3FF096FF03B31C084581CB330000000000717E0300CA89AFF88B184E80470FF7B723A6F000000092C10BBABF03291BD5C6414A630000000000757C1F00E52AC7079D047E3F429BB4336B6EF00000007A0CF9153F81EF013230410C630000000000947603F0FB25D58E4648263E1AB0E0659FF5F080C000F0FE4EF446387E360643FAAAFC0000000000947603F07FB2417381F07A950BB25F585073E0808000FC0794DDAA5A0FC3EE433A4EF6000000000094840FF848D8E7541F1B0298C500ED55EF39E08000003F00175E27517DFEF143CB1EF6000000000094840FFC4BAD6FBD";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init2 = "223B25055503C4B66395C084000001FF96D5BCB0E9FE38C18E75FE0000000000978BFFFF4BB7B75B7A33E008E6A1B88A1041C08400000000BFE8EA45A44D6AC1CF61FE0000000000978BFFFF3E4B0481B3D95B45608F2EFABECB8084000000C03B0770912F61F981ED2DFF0000000000BF8BFFFF112185BF3D13DF270A2E3DEC7C320016000000003815A74853DD2981EEB0EF0000000000BF8FFFFF67DD850AC5DA313A7C12A8B5AA9600360000003FBCA4AA002A4ED9896F74EF00000000005B4EFF8F271BACD894E0310E981EDF8AAE67003700000000F0C695C55A5B4CA98ACDFF18000000005B4EFF8F71B4AEEE2500F8CFC1DF0DC8CB20002000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init1 = "D80D2AFC067344883CC7FF0000000000DF8BFF7E780135148DE7F880813AA0CC9DBCFF0000000000481F9A91CA903D0A7A9BFF00000000009F8BFF72BA253429F303FF00BF80A23EAEA200000000000044D4A7AC0113CA1E6935FF8000000000938B0F7A6E03040952C03873AF7AA8ECB6BEFF000000FFFF47F120DEE8AADABC0D90FE8000000000938B0FFE6A4062F180C77073B07A6E3329CB83F80000FF00FC19E3DE6400C7B8024CF68000000000924E03F8511A96A74FF0F83F020EF9160E509F1F0080FF00E73347B9B0436C6806D8F48000000000964EE3505163A551D20313D97EB00CCA91521C0300C0FFFF27DD6D13DC371648D134FC8100000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init0 = "3CBB13EF547C2D27072E1FFFFFD79EBB3B3D2289ED0FF7F8C9F7472316E3DFEF1C360000000000003DBB100FB23E6C6FCF801FFFFFFF94E3D5C752E9919507E0C1B7E1F36DA445E3BE4E0000000000003FF72398723F91C7EFCE7FFFFFFFDD040E206B19BF607FFFC3648BAE738126DB5B8A00000000000026B70858621F91ECEFFBFFFFFFFF8604F66735DE0EE038FC87E5263F600CF5A9EE71000000000000268702A76107DBF508FEFFFFFFFFA677EBD7C693381C11E3B6E50A675EA9327B6C710000000000002E8795804900FFEF0172FFFFFFFFA1E7BB081B8610DEFCE030E3958B11FFD59F25B10000000000002EA7D01FA900FFB21003FFFFFFFF2E73";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_first_bit_number = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_first_bit_number = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init3 = "F000C1C81C9197347137F91886ECFF3FC812F1F32399105F013DCFCD02060B20820721AFA6E4C3C0FF00884BCCA5B0CC227D9CD0D11EFF1F1BFE0F1AD65C2B6233BEEBC830BBEF1C5F3C676453E7C658FF0098A4B4412FDC66291735519AFF9F5D9ED4DBDE6621C8F4D13E1B8F837B3664000A8471F543BCFFF05DCAD6CA1A3CA084340FD37AFFFF6262DCC85B3F2A81DB32960F755513C300FBAC8063F719BFFFFFFD0E7D7D26C198C4740376603FFF9C6AB4035EFD9001A74AFAD82EAE428A351316A208E399BF8FFF4D9515FC90A57960BDB016003FFFF71EC1061FC0658F9857E4D0677A4C8AD7665B6A09C19BBF8FFF4D8E56FCC5B285281A7094633FFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init2 = "7E90D3F22C89190569530840AD7F6CFF1A60B6D9E5F80038FFFF3F0E9218FFF6F36278E7C6E67FFF94525EDAFBD10AF34F676100F9D8E6FF16861E815288F038FFFF1FE118CC3FF8607A150788C9FFFFD1BECD984C573BCCD1283F1350907FFF17A12455513FF07FFFFF00015B0B07F843B255AC9E23FFFF6F26C8507C4B713F6FCC788113EC3FFF1DB80FBC8FCFB0FFFFFF80F1B5DC07FC979AD2557B017FFFD16DCC80F610F40506F6E91110D407FF14182F778EE18EFFFFFF8C0E815807FC30939A5943303FFF3FFFD51F2122BD7BFCDB54D98668C7F740634E11DEF0007FFFFFC3C6A71A07FD235E525A08251FFFBBFF77AAE7A2C590780B43C122E00EE1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init1 = "C96AACD28600303FFFFFF3F1860407F8FF826630D26A0FFFD5F1CFDD32360CE942F98CDCCD47FCE0C11570404455773FFFFFFB0FEDED07F83F95BD14D4AC8FFF76FB55FD9C8D0F0501BF8162FA80F8FFE3442F219D50553FFFFFFF0E8B7A3FE336A565A54653E0FFE5F9C7C082630703888D594EFF7BFCFFE286B784A755F03FFFFFFF6F6A083FE14A192E2DAC3B19FFADF468250CF2407201227B0E30030EFF748783014B1A743FFFFFFFE7B47E7BE1C705839126289DFFC9EC60CE68FF76CDAE610039790107FF38345B850AE57D3FFFFFFFB79CE9F3E1CA60D87F127F99FF039FD5155F52F5B22EDC9387AA4007FF3101BB422AC88D0F7FFFFFB7C08EF3F0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init0 = "4EB1A77CB55BC3FFF7FA4E50376C33534229134C40680FFF1DE9B3E6FA1E010FBFFFFFF0BB2AF3F800FE43252B18CFE77FEE2BBF29014973E197A0BE6EF80EFE1DF6FC31529BC00FBFFFFE3F8EF3F3F892A58D46D7FA03E7774963DB04E194AEA93A9B0766861CFC08F719723D0F910FBFFFFC9C3C5BFFB88EF947DDB798DBC3FEB583776F8B5993B146C9063941E340041AF0E0EE9044BF7FFFFFDC16E7522EAC3F2BD2DAB1458F7B7948F6A840BA6AE9820CF9D1C6E3400A6DF0F419125455FFFFFFC8313B6BB863075FDBF4D52E959C7243EBB4CD8725F5ED21C68CB0E37C8219F0FCF6E45D8EFFFFFFC0D37531EB887E0ADF1BE445D7FC798A07FE2D7807";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = "1E595EC192BBFCF848A3D88E918A625FB8C90000000000000727D545C9001F26F076FFFFFFFF714B2BF143ECCE15CE6748128866CD436E514269000000000000AE8F77AEFF00DC4E4204FF1DFCC0AC432F1193E93BA677A87E1F66912271CC1738110000000000008E8F37F3FC00FE13D28EFF9DFEC01DF399D6E63612BC8A80A84F9D19964AAE6888110000000000000F9F23B6F800FE07B2DFFF9DFFC0C3A5F51571C49807C806C9E86D18045C38AE40E300000000000033B7EFC1F900FFCC0AF9FF9FFFC047C29570E201C3EB82A3A9C767392BE8B42E40C700000000000033BB371EF100FFE9A2FBFF9FFF3F7CE5D3C3316928324314BF0CAFA77E7FF1BA";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = "49B70000000000000FFB4955E100FF3C000FFF9FFF3FDF611AE81C6842AD3E0E5BA0982B328A997621B70000000000008EF91D470000CE3C7864FF9FFF3F033541E860FFE62B7A16D94AB4DE9A083836FD07000000000000AE76A74C0000CE6123F0FF9FFF3F2CF21CE26EC8D192F2048FEFFEDAD97C78DDBD0E000000000000F1E57FFF0000F1FE63B1FF8FF8FFC55D2768969C0073474EA6371DCE922E2B99955D0066000000004D3FE4FF0000C0FCB5B5FF8FF8FFD9AA2B32FEED000063351F168406664A437CF7D8106600000000628E31000000DA06A974FF0FFEFF1E22291C00C6007FC05F86FA9D60ED1CAE4E1E801866000000002F99E0000000829F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = "2550FF0FFFFF909929BE01AA00E763094289AFD70E926C73DA001E660000000084CFC0C000000F6D8ADAFC07FFFFB46365C85261F9FF1F550BA00B260820386636001FE600000000327E64C000001F6C04DEF803FFFF7D27CCB6AE65A001D339F6921C5460FAF81A36C81FE600000000DF0BA53F00000FA9F45EF023FF7F2CD9CD562F6D0000B49BCB31ACCAF4A3F8EC7F4C3FE60000000077347C3F0000C234AC56F033FF7FC07D1BD784DC01FF9C2FC305FA8113D1319B0D5C3FE6000000002E641F200000C07AF25DF87FFF78069A0B6130F3000082CC03D77FBACC5E0F6BBC110366000000004C76043E0000C07E3ED9F87FFF7824AF73651CF380009981";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = "01BF00ED8D72DD10F215036600000000F018FE7F0000C07EF0C1FEFFFF702B144EA7DD37C0035D300011FFFBE45454FD829D03E600000000C2CFFCC00000E07D14C0FFFFFF706CCB50E96BDEC00389A200000CC16AD171163C8903E600000000D099FCE70000F0754B66FFFFFF70B93BF55397D7013FA5BA54007B2030E6E1E7983103E600000000DAB0FFE00000B071EF6EFFFFFF32CD51CC3CE5F4033FD93099FBE388D41F44BA043003E600000000FF40C50780000F72786AFFFFFF37347DBA5835ECC0FF13CCF168800D234007A9740903E0000000002D130E06C000ECF2FB6AFFFFFF3797E09C5E59E8E0FF2F428C4BCFF9F6FC0FC08CC983E000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N24
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .lut_mask = 64'h04340737C4F4C7F7;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_first_bit_number = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_first_bit_number = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mem_init3 = "4E7626BAC83262ACF089CD61CFF000000000CFCF0EB5AC06CAEF14E5E667E58E7FFF82052846223E8FF0AAC141825E88F0099580CFF000000000CF03243A0413D4966F76FEE23496F0FFFAAB398E22548317F363DAFB9C6AFF87BD729B3000000001D8DE069A68D36F04E78E3FFFEC7EF01F5C528CEC03FCA8F85F29353ECC653FC7A0930070000F0000BAF846F826665F9E114713C31B6F8300FCB32D0E03325F9F9E9E767FD1583FE7B90099F1003F00009B9F18103C247E21F89C5BFEF621C1C02244FA5E036FABCAAB47FE221AF6FFE343B187F1003F00003A2AA67BF3BCFB9EA93BFFAC19F0C3F8A2B8880D3DA67CA31B0DF1066635FFE0FD7CCC710002";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mem_init2 = "00E0FA057CC8E90D39B8EA69F8FC00C36338A2F4C3C83F891E84C76E750346E3B8C0B7C7C573000000F0F845A034613302778137E2FAA6950E0724974A83C207CFA72C4386156CDF7F06D1C20C230000E3FE3DB575B6A17BA5756F15E873B3BBC6CF08175711C08A1DE020053BCC2D3E0B0E787D9B230000E7FE36CDFCC4DAB286E446CB347D0A28C91F7886488B54FDC59F68057EAEEEFFB786BAE7671A985EDEB9E23FB8972ED201C3967BDC4C0E2429EB38827193431EDB1BD9097FFFFC3714DA42741E82C6B844D4A7981333B2CAA43B5B9E6FA5412CDDC33082812C1B4E8D06187700FF381D0A12D2C3769AACF9A1DEF908AFD05BDCDD40C7D3F9E2CC13";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mem_init1 = "D5803082A5748F691F812CE100FF00F72212A579F79BEA8FDF3F1011D470CC8B7921EC597FA8AC126C40108AA4AEC8BD20A861E4003FF07C4D77F16254A310BD8D6D65B0AB97D7B861FB36F3CFF8D81D12E00099223D1A9E40E0EE43003FF01C47E878B9C41261F214404CAAFE2AC05AC1FFF0D6FC7A380E8E860198A33C1C9A17A02ABE003FFEFF3FCB30DBCBA19AD081DAB110235CE24C7A560F517D85CDE8FD06839A19D2B30A283809D1003FFEC0BF616F5AE920293FFB0B7880C75C7ED6644A3E13F7E6FBFC0600CE97D030026AC78D4CD2003F00FF7ED74410F28EEFE950F4DE1FB8D5B6E1EB585F31F65AF9FE3B808F1707A75DA3C3E23A73003FC007";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mem_init0 = "8BAF6320A065C8E2C3E82404B06B41F5353561897CCCF8FF82C0CF14F17FD953583FF861003F2080F575058B069255433398901432AF14941438BA95BFD3F87FDF40CBF4B51C27F9207EEDA7003FE000F2F392618C313B4C693FF01BADBEAD1564C40FC2BF65F03740C0C9FCB5C362E8D8230C7900FFEFFF7762A0E4579797F79F68077709C5E7446D1202283DF1F030AF20C9FD85E4F45B581F3EC900FF2FFE379E2500882F039DED1796E475AFF989CC402A4D83D6F130A0A0D8FD244F1438129E54D7FFFFDE1F36E304F69E487414143AC61C8C933DE039C370377E3DF130FF501CF9602E4AF2449B0606FFFF02808CF555580C1B79E73D1263F9E469AA50";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_first_bit_number = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_first_bit_number = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mem_init3 = "10500403708B70CF474FFACFE99D626996CCAED34AE0CC104C004E550768970C80C9FDF0F21CE3BCF2759BD5F7ABA011FB5E9D01FC8552789D172A411D374463B706B19765C0B488AA4DDE60FFC04C0580C17EBD4FE1ACE38C1018BF1846FE04ED89F8B64CDB1480C5F5A7438BFF93BBFD89BD00DF000E7B3AA8DDD5670C855908357BE14C86DCC178D1241B1FF0D70B10C1F4D90815A82518181F43003C0080FF3E524563AA443A04694677775462F30A0F8A083AF800F998C040D0686F00155FE3E849003C0000F3E0CE25A76AF162DBE8E4AD0124B917A316688EA8FF603F87813BF84F12A9E8CACC1B4D003C000080E030AEDE0D67270B152E934F2DD64A";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mem_init2 = "961AD3729DFFC0181A3B1EA94E39801009B15A4E003C000100E0C0B8E9572049449AAE85F7650C9DC8E0535BD5073818E138D35585DE4C30C4CBD44E00030003001F019EF4A289E1CEC2DFC696561279E825073DCC071819AC86E1E88DDB3FC0772578CE00C30003011FCE4D51B0203BEB142707345C27784B9EC7E94200E0F8C6E9DCAEC6F0614901D18EA6003300033FFF2E09B311722AB8D2E44F157E90280D89EDFE1703F0FC1DA7E70703D4A5BB008A8AB6003C0003FFFEEDCBB01003ABEC36CF2EB6D7D029164863F01C003FFF50D3B01D1987198E6359C4C20700E00000801C601A2002DE16F07EC66BA9E9D1D2566D56FFEF2FFF52FD00CECF72D273";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mem_init1 = "006F9BC80700E00003C03FC108C1800AF8AD710C1370C971664821C419FF0CC0B4BFF722A21935382F9DF2DC8700800003FEE37DFC2637147955CAB63C741C041F8AB5975EFF00E04FA8084E780FC244BB3E96DCC3000000037ECF0650E4D5807D8565F906F1887C0D9BAE19CB80C0F0056CDE0DD361C28F4A7260D4C3000000003F9F065CEFF0E0A7994F1F74D0BD3330602EBCBC1C4000BFC956A0AC2A4351CAF64CA419000000003F5FC3AAE9B0710B701E3BA7DC16226A3C76AFDDC347E0806E7FDE9CE01589BA7046A31FEA000060EFC36073CBE01AA858CB52BCD08C4D5C753160F700F81C4B50B76F7F0ABA0679E285A21FFE000060EFC4207682807F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mem_init0 = "978CEA8735AE55F1000391CA541710E6226F6E9B445391C7FEF592AAC08E000E00001F3F869F00DF55887F5B6F30857A0000F0F67AD21762850C715AB2E73B40FEF5BCABC00F000000001FCFC3B0033F49B52F5FFFED64459CFE467E15420AC932C9962B3FBD96ADE1F1DF55E03F000000001FC3131333F97A51AF5FFF1FE0FD03039E1527FC609789FFBB839A1D491400FBB09CE03F000000009FC30192000400B860BFFF58EF350FC27A963240FE3317025DA7971E275780EF908C9FFF000400009FC39581A78391358AD7E5C98C8240E3B40BF2ADBCB142955F7BAF1B7A0CE0AFB1EC9FFF00060000DFC0D0091B008F986DACCF91F320C0E30298EAE2E247";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_first_bit_number = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_first_bit_number = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mem_init3 = "13E109995D4681CF95812E2ED5AD091FCDBBCC264398E05EE1B53165C23CDE43FFFF2610F9D8868913E19398231009DF9F39A7A7BABCDD272E19F079C07AFEBA63D1A3DAA101B6EDFFEFA947B86A4EBE1361D2CDA45FCE38AC1F99C14D01B91E4ED12C8117F6B089A3FC78509A680BEEFFCF768BFB0D1C30126135D2C94DE33897EBD7410FB85C60ACFF391C89C32FB18B40ED60809AA7EBFFC7E66883AEAB5E1263365CAA0AC73B44D7F87347CDD591029FC6481F0BD315E6FB447C132BBF4EDE8172FBE9A2849012234EBAA28203BF279AAE579F5872C2770E0ED4FCF557BA94F5619AD88FC8F6DC009030876D196C16028C292997E0EE394F90A591C9D164";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mem_init2 = "C925E56470F8FF69727FFE250F04B2AE4C003C03A5C04D07160299979668713501524F03B1C67BD7E808DCBB0FDBC8482BEB54DE4966287A4800FC0CA6AA76669EB3B445F3C067FA3F79A54313519CE3662730709C6F8E802A54D16A77034A4C000049D37F5697569CB335B6BF6320E03F210D0F66D3A96F4627AC87FB1867DA36126CF7FDB6C9E70000CFA206CFA8E09CB3EA5A1F54EDE33BCFD863D7F40BE1A1A234FEE173AD550AA43E2EFD418A9B000087230392363A9CB21B4524847C13C2F81E3BFFAD2EAB380456F5B0EE7457A1A44C1C342E2F5A070ACF695126344E1D32997684AC01C8C25B4DA223884BAB231AA06A05A238BA31A065B8B9BFCDE7";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mem_init1 = "1E00FCC3B2C8CA161D72E8FEE360D24C6F10AA1A39F3D37180F659189093D49700E473A98AFF9B441C007C1133CABD9D1D72EF59045728CD6FE1489253D756854796F60628E32D6F68CE0321469DBD803F007CC8933737781D7277917D1D1DD4DFD92B66C2E7DE2A7E632962D7F15891291A8DDD2DABD6803D00F2B4FC1075F26B811143352AC6FF781DD44B0D0577C382A63919E771BEC2007E9FFC6789B22CA39F0E43E9BEFFFC2B832E5AA7819758E63BA32B9A61A142A3C91CF651D5DCC3003CD1B16731CD85F2C2CABDEE8FCF9C267E262D4B9D36880544BEDA38A94BA65EE4E506EBD73CC380003E6662175FFAFB6412DB89A9FFFC06AC49E4548022D0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mem_init0 = "F6C95502181370CF4137C2AAD809C1C3E800DFE19C0CD657A138F7E677CFFFFE048C708A2589D4841B268B7692782F0B5D08A626BF7C3CC301C373C7E0CD6F7B42CD5134608BFFFF14FEC2856967BAB2A8139A10E64D1FD196F8617A43F966C300FF47DB3781B2BF17973B3A714EFFFF1473F53671AE283738075ED04A7D9CE5049A454FE8E13FC3007F82F621F0A19A0EFEDCFB4BDEFFFF15F033328F3ADA4EAACA5A37A196432222579079F5C77BC30010002463C43E247CBC153E7327FFFF07BFC010A72ED8BC5AE0B3B8C6C09FA5D14F6AD53BEAC3874000C8F808D3F6E6E947622478C97F3FC7E3EE20A273ED9296FEA8B90BBD71BC5D5D670B9F09C3C6";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N27
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 64'h0522AF220577AF77;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N36
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 64'h50005CCC53335FFF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N38
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N48
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .lut_mask = 64'h00001110FFF0AAA0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N6
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1 .lut_mask = 64'h0257025700550055;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N22
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N0
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 .lut_mask = 64'h3330CCC033308880;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N39
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~feeder (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~feeder .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N40
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N18
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 .lut_mask = 64'hCCC0CCC0CCC08880;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N11
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N6
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 .lut_mask = 64'h5550666055502220;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N53
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N39
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 64'h00F000F005000500;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N12
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 64'hA0A0A0A005050505;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N15
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 64'h00000000AA55AA55;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N18
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\altera_internal_jtag~TDIUTAP ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 64'h000000FCA800A8FC;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N54
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 .lut_mask = 64'h0257025722772277;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N19
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N36
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 64'h0000000005050505;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N21
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 64'h00000F0CA080AF8C;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N22
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N12
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 64'h0A0008000AFF08CC;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N14
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N48
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 64'h0C080C083F2A3F2A;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N50
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N3
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 64'h05050505F5F5F5F5;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N32
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N30
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .extended_lut = "on";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 64'h03330F0FA3330F0F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 64'h000000000F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .lut_mask = 64'h0A0A0A0AA0A0A0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .lut_mask = 64'h000F000F222F222F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .lut_mask = 64'h3030303030C030C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .lut_mask = 64'h00AA00AA02A802A8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .lut_mask = 64'h007F000001FE0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .lut_mask = 64'hC0C040C0C0C0C0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .lut_mask = 64'h00C400C400C400C4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 64'h0F000F00000F000F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 64'hD010101010101010;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .lut_mask = 64'h000F000F777F777F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 64'h222222220A0A0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .lut_mask = 64'h222222220A0A0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .lut_mask = 64'h0050005000503050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 64'h08000F0000000F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 64'h0F0F0F0F55555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 64'h3333333300000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 64'h33333333FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 64'h55555555FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 64'h5555000055550000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 64'h55555555003F0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 .lut_mask = 64'h111F111F111F111F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .lut_mask = 64'hFFFFFFFF55555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .lut_mask = 64'h99999999FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .lut_mask = 64'hF333F3333FFF3FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .lut_mask = 64'h807F807FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .lut_mask = 64'h8F7F0FFF0FFF0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .lut_mask = 64'h4AB14AB180008000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 64'h85805B0885805B08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0 .lut_mask = 64'h0000000000010001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 64'hF177F1778C008C00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 64'hC6C0C6C0C050C050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 64'h0000000000000200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 64'h0002000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~DUPLICATE_q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3 .lut_mask = 64'h000033330000FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 64'h3333555533330F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .lut_mask = 64'h3333555533330F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 64'h000010FF000000FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 64'hAA0AAA0AAAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 64'hFFFFFFFF03573377;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y1_N43
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N42
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w[3] (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3] = ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(gnd),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w[3] .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w[3] .lut_mask = 64'h0303000000000000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N43
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PIXEL_GEN|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N39
cyclonev_lcell_comb \PIXEL_GEN|color_hex~1 (
// Equation(s):
// \PIXEL_GEN|color_hex~1_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout ))))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout ))))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  & ( (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout ))))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~1 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~1 .lut_mask = 64'h110511AFBB05BBAF;
defparam \PIXEL_GEN|color_hex~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N51
cyclonev_lcell_comb \PIXEL_GEN|color_hex~0 (
// Equation(s):
// \PIXEL_GEN|color_hex~0_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout ) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout  & !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout ))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout ))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~0 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~0 .lut_mask = 64'h550F550F330033FF;
defparam \PIXEL_GEN|color_hex~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N24
cyclonev_lcell_comb \PIXEL_GEN|color_hex~2 (
// Equation(s):
// \PIXEL_GEN|color_hex~2_combout  = ( \PIXEL_GEN|color_hex~0_combout  & ( (\PIXEL_GEN|color_hex~1_combout ) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) ) ) # ( !\PIXEL_GEN|color_hex~0_combout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \PIXEL_GEN|color_hex~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(!\PIXEL_GEN|color_hex~1_combout ),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~2 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \PIXEL_GEN|color_hex~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N42
cyclonev_lcell_comb \PIXEL_GEN|always0~1 (
// Equation(s):
// \PIXEL_GEN|always0~1_combout  = ( \VGA_VTC|l_ctr[6]~DUPLICATE_q  & ( \VGA_VTC|l_ctr [7] & ( (\VGA_VTC|l_ctr [9] & \VGA_VTC|l_ctr [5]) ) ) )

	.dataa(!\VGA_VTC|l_ctr [9]),
	.datab(gnd),
	.datac(!\VGA_VTC|l_ctr [5]),
	.datad(gnd),
	.datae(!\VGA_VTC|l_ctr[6]~DUPLICATE_q ),
	.dataf(!\VGA_VTC|l_ctr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|always0~1 .extended_lut = "off";
defparam \PIXEL_GEN|always0~1 .lut_mask = 64'h0000000000000505;
defparam \PIXEL_GEN|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N36
cyclonev_lcell_comb \PIXEL_GEN|always0~0 (
// Equation(s):
// \PIXEL_GEN|always0~0_combout  = ( !\VGA_VTC|l_ctr [4] & ( \VGA_VTC|l_ctr [0] & ( (!\VGA_VTC|l_ctr[3]~DUPLICATE_q ) # ((!\VGA_VTC|l_ctr [1]) # (!\VGA_VTC|l_ctr [2])) ) ) ) # ( !\VGA_VTC|l_ctr [4] & ( !\VGA_VTC|l_ctr [0] ) )

	.dataa(gnd),
	.datab(!\VGA_VTC|l_ctr[3]~DUPLICATE_q ),
	.datac(!\VGA_VTC|l_ctr [1]),
	.datad(!\VGA_VTC|l_ctr [2]),
	.datae(!\VGA_VTC|l_ctr [4]),
	.dataf(!\VGA_VTC|l_ctr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|always0~0 .extended_lut = "off";
defparam \PIXEL_GEN|always0~0 .lut_mask = 64'hFFFF0000FFFC0000;
defparam \PIXEL_GEN|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N39
cyclonev_lcell_comb \PIXEL_GEN|always0~2 (
// Equation(s):
// \PIXEL_GEN|always0~2_combout  = ( \VGA_VTC|l_ctr [8] & ( (!\VGA_VTC|l_ctr [11] & (!\VGA_VTC|l_ctr [9] & (!\VGA_VTC|p_ctr [11] & !\VGA_VTC|l_ctr [10]))) ) ) # ( !\VGA_VTC|l_ctr [8] & ( (!\VGA_VTC|l_ctr [11] & (!\VGA_VTC|p_ctr [11] & !\VGA_VTC|l_ctr [10])) 
// ) )

	.dataa(!\VGA_VTC|l_ctr [11]),
	.datab(!\VGA_VTC|l_ctr [9]),
	.datac(!\VGA_VTC|p_ctr [11]),
	.datad(!\VGA_VTC|l_ctr [10]),
	.datae(!\VGA_VTC|l_ctr [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|always0~2 .extended_lut = "off";
defparam \PIXEL_GEN|always0~2 .lut_mask = 64'hA0008000A0008000;
defparam \PIXEL_GEN|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N42
cyclonev_lcell_comb \PIXEL_GEN|always0~3 (
// Equation(s):
// \PIXEL_GEN|always0~3_combout  = ( \VGA_VTC|p_ctr [10] & ( \VGA_VTC|p_ctr [8] ) ) # ( !\VGA_VTC|p_ctr [10] & ( \VGA_VTC|p_ctr [8] & ( (!\PIXEL_GEN|always0~2_combout ) # ((\PIXEL_GEN|always0~1_combout  & !\PIXEL_GEN|always0~0_combout )) ) ) ) # ( 
// \VGA_VTC|p_ctr [10] & ( !\VGA_VTC|p_ctr [8] & ( ((!\PIXEL_GEN|always0~2_combout ) # ((\PIXEL_GEN|always0~1_combout  & !\PIXEL_GEN|always0~0_combout ))) # (\VGA_VTC|p_ctr [9]) ) ) ) # ( !\VGA_VTC|p_ctr [10] & ( !\VGA_VTC|p_ctr [8] & ( 
// (!\PIXEL_GEN|always0~2_combout ) # ((\PIXEL_GEN|always0~1_combout  & !\PIXEL_GEN|always0~0_combout )) ) ) )

	.dataa(!\PIXEL_GEN|always0~1_combout ),
	.datab(!\VGA_VTC|p_ctr [9]),
	.datac(!\PIXEL_GEN|always0~0_combout ),
	.datad(!\PIXEL_GEN|always0~2_combout ),
	.datae(!\VGA_VTC|p_ctr [10]),
	.dataf(!\VGA_VTC|p_ctr [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|always0~3 .extended_lut = "off";
defparam \PIXEL_GEN|always0~3 .lut_mask = 64'hFF50FF73FF50FFFF;
defparam \PIXEL_GEN|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N26
dffeas \PIXEL_GEN|color_hex[0] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~2_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[0] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N27
cyclonev_lcell_comb \PIXEL_GEN|p_blue[0] (
// Equation(s):
// \PIXEL_GEN|p_blue [0] = ( \PIXEL_GEN|color_hex [0] & ( (!\VGA_VTC|video_on_h~q  & !\VGA_VTC|video_on_v~q ) ) )

	.dataa(!\VGA_VTC|video_on_h~q ),
	.datab(gnd),
	.datac(!\VGA_VTC|video_on_v~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_blue [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_blue[0] .extended_lut = "off";
defparam \PIXEL_GEN|p_blue[0] .lut_mask = 64'h00000000A0A0A0A0;
defparam \PIXEL_GEN|p_blue[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N0
cyclonev_lcell_comb \PIXEL_GEN|color_hex~3 (
// Equation(s):
// \PIXEL_GEN|color_hex~3_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 ))))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 ))))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout  & ( (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 ))))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~3 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~3 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \PIXEL_GEN|color_hex~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N24
cyclonev_lcell_comb \PIXEL_GEN|color_hex~4 (
// Equation(s):
// \PIXEL_GEN|color_hex~4_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout )))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout  & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0]) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout  & 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~4 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~4 .lut_mask = 64'h4403770344CF77CF;
defparam \PIXEL_GEN|color_hex~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N51
cyclonev_lcell_comb \PIXEL_GEN|color_hex~5 (
// Equation(s):
// \PIXEL_GEN|color_hex~5_combout  = ( \PIXEL_GEN|color_hex~4_combout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\PIXEL_GEN|color_hex~3_combout ) ) ) # ( !\PIXEL_GEN|color_hex~4_combout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \PIXEL_GEN|color_hex~3_combout ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\PIXEL_GEN|color_hex~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~5 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~5 .lut_mask = 64'h11111111BBBBBBBB;
defparam \PIXEL_GEN|color_hex~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N53
dffeas \PIXEL_GEN|color_hex[1] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~5_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[1] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N48
cyclonev_lcell_comb \PIXEL_GEN|p_blue[1] (
// Equation(s):
// \PIXEL_GEN|p_blue [1] = ( \PIXEL_GEN|color_hex [1] & ( (!\VGA_VTC|video_on_h~q  & !\VGA_VTC|video_on_v~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|video_on_h~q ),
	.datad(!\VGA_VTC|video_on_v~q ),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_blue [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_blue[1] .extended_lut = "off";
defparam \PIXEL_GEN|p_blue[1] .lut_mask = 64'h00000000F000F000;
defparam \PIXEL_GEN|p_blue[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N6
cyclonev_lcell_comb \PIXEL_GEN|color_hex~6 (
// Equation(s):
// \PIXEL_GEN|color_hex~6_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a170  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout ) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a170  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout )))) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a170  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout  & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout ) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a170  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout  & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] 
// & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout )))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~6 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~6 .lut_mask = 64'h02520757A2F2A7F7;
defparam \PIXEL_GEN|color_hex~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N0
cyclonev_lcell_comb \PIXEL_GEN|color_hex~7 (
// Equation(s):
// \PIXEL_GEN|color_hex~7_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout )))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout )))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  & ( (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout ))))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~7 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~7 .lut_mask = 64'h021346578A9BCEDF;
defparam \PIXEL_GEN|color_hex~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N9
cyclonev_lcell_comb \PIXEL_GEN|color_hex~8 (
// Equation(s):
// \PIXEL_GEN|color_hex~8_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( \PIXEL_GEN|color_hex~6_combout  ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( 
// \PIXEL_GEN|color_hex~7_combout  ) )

	.dataa(!\PIXEL_GEN|color_hex~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PIXEL_GEN|color_hex~7_combout ),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~8 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~8 .lut_mask = 64'h00FF00FF55555555;
defparam \PIXEL_GEN|color_hex~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N11
dffeas \PIXEL_GEN|color_hex[2] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~8_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[2] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N6
cyclonev_lcell_comb \PIXEL_GEN|p_blue[2] (
// Equation(s):
// \PIXEL_GEN|p_blue [2] = ( \PIXEL_GEN|color_hex [2] & ( (!\VGA_VTC|video_on_h~q  & !\VGA_VTC|video_on_v~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|video_on_h~q ),
	.datad(!\VGA_VTC|video_on_v~q ),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_blue [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_blue[2] .extended_lut = "off";
defparam \PIXEL_GEN|p_blue[2] .lut_mask = 64'h00000000F000F000;
defparam \PIXEL_GEN|p_blue[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N0
cyclonev_lcell_comb \PIXEL_GEN|color_hex~9 (
// Equation(s):
// \PIXEL_GEN|color_hex~9_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 ))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 )))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] 
// & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout  & ( (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 )))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~9 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~9 .lut_mask = 64'h014589CD2367ABEF;
defparam \PIXEL_GEN|color_hex~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N18
cyclonev_lcell_comb \PIXEL_GEN|color_hex~10 (
// Equation(s):
// \PIXEL_GEN|color_hex~10_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  & 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~10 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~10 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \PIXEL_GEN|color_hex~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N12
cyclonev_lcell_comb \PIXEL_GEN|color_hex~11 (
// Equation(s):
// \PIXEL_GEN|color_hex~11_combout  = ( \PIXEL_GEN|color_hex~10_combout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\PIXEL_GEN|color_hex~9_combout ) ) ) # ( !\PIXEL_GEN|color_hex~10_combout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \PIXEL_GEN|color_hex~9_combout ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(gnd),
	.datac(!\PIXEL_GEN|color_hex~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~11 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~11 .lut_mask = 64'h05050505AFAFAFAF;
defparam \PIXEL_GEN|color_hex~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N14
dffeas \PIXEL_GEN|color_hex[3] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~11_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[3] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N15
cyclonev_lcell_comb \PIXEL_GEN|p_blue[3] (
// Equation(s):
// \PIXEL_GEN|p_blue [3] = ( !\VGA_VTC|video_on_h~q  & ( (\PIXEL_GEN|color_hex [3] & !\VGA_VTC|video_on_v~q ) ) )

	.dataa(gnd),
	.datab(!\PIXEL_GEN|color_hex [3]),
	.datac(!\VGA_VTC|video_on_v~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_VTC|video_on_h~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_blue [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_blue[3] .extended_lut = "off";
defparam \PIXEL_GEN|p_blue[3] .lut_mask = 64'h3030303000000000;
defparam \PIXEL_GEN|p_blue[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N51
cyclonev_lcell_comb \PIXEL_GEN|color_hex~12 (
// Equation(s):
// \PIXEL_GEN|color_hex~12_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a172  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout ))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a172  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout  & (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a172  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout ))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a172  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout  & (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~12 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~12 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \PIXEL_GEN|color_hex~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N45
cyclonev_lcell_comb \PIXEL_GEN|color_hex~13 (
// Equation(s):
// \PIXEL_GEN|color_hex~13_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout  & ( 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout )))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout )))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~13 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~13 .lut_mask = 64'h028A46CE139B57DF;
defparam \PIXEL_GEN|color_hex~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N18
cyclonev_lcell_comb \PIXEL_GEN|color_hex~14 (
// Equation(s):
// \PIXEL_GEN|color_hex~14_combout  = ( \PIXEL_GEN|color_hex~13_combout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\PIXEL_GEN|color_hex~12_combout ) ) ) # ( !\PIXEL_GEN|color_hex~13_combout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \PIXEL_GEN|color_hex~12_combout ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(gnd),
	.datac(!\PIXEL_GEN|color_hex~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~14 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~14 .lut_mask = 64'h05050505AFAFAFAF;
defparam \PIXEL_GEN|color_hex~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N19
dffeas \PIXEL_GEN|color_hex[4] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~14_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[4] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N21
cyclonev_lcell_comb \PIXEL_GEN|p_blue[4] (
// Equation(s):
// \PIXEL_GEN|p_blue [4] = ( !\VGA_VTC|video_on_h~q  & ( (\PIXEL_GEN|color_hex [4] & !\VGA_VTC|video_on_v~q ) ) )

	.dataa(gnd),
	.datab(!\PIXEL_GEN|color_hex [4]),
	.datac(!\VGA_VTC|video_on_v~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_VTC|video_on_h~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_blue [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_blue[4] .extended_lut = "off";
defparam \PIXEL_GEN|p_blue[4] .lut_mask = 64'h3030303000000000;
defparam \PIXEL_GEN|p_blue[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N39
cyclonev_lcell_comb \PIXEL_GEN|color_hex~15 (
// Equation(s):
// \PIXEL_GEN|color_hex~15_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 ) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 ) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout )) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout )) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~15 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~15 .lut_mask = 64'h35353535000FF0FF;
defparam \PIXEL_GEN|color_hex~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N3
cyclonev_lcell_comb \PIXEL_GEN|color_hex~16 (
// Equation(s):
// \PIXEL_GEN|color_hex~16_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout  & ( 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout )))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout )))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~16 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~16 .lut_mask = 64'h0A225F220A775F77;
defparam \PIXEL_GEN|color_hex~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N9
cyclonev_lcell_comb \PIXEL_GEN|color_hex~17 (
// Equation(s):
// \PIXEL_GEN|color_hex~17_combout  = ( \PIXEL_GEN|color_hex~16_combout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\PIXEL_GEN|color_hex~15_combout ) ) ) # ( !\PIXEL_GEN|color_hex~16_combout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \PIXEL_GEN|color_hex~15_combout ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(gnd),
	.datac(!\PIXEL_GEN|color_hex~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~17 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~17 .lut_mask = 64'h05050505AFAFAFAF;
defparam \PIXEL_GEN|color_hex~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N11
dffeas \PIXEL_GEN|color_hex[5] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~17_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[5] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N6
cyclonev_lcell_comb \PIXEL_GEN|p_blue[5] (
// Equation(s):
// \PIXEL_GEN|p_blue [5] = ( \PIXEL_GEN|color_hex [5] & ( (!\VGA_VTC|video_on_h~q  & !\VGA_VTC|video_on_v~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|video_on_h~q ),
	.datad(!\VGA_VTC|video_on_v~q ),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_blue [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_blue[5] .extended_lut = "off";
defparam \PIXEL_GEN|p_blue[5] .lut_mask = 64'h00000000F000F000;
defparam \PIXEL_GEN|p_blue[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N33
cyclonev_lcell_comb \PIXEL_GEN|color_hex~18 (
// Equation(s):
// \PIXEL_GEN|color_hex~18_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 ) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a174  & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout )) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout )) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~18 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~18 .lut_mask = 64'h03F303F30505F5F5;
defparam \PIXEL_GEN|color_hex~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N45
cyclonev_lcell_comb \PIXEL_GEN|color_hex~19 (
// Equation(s):
// \PIXEL_GEN|color_hex~19_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ))) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~19 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~19 .lut_mask = 64'h042615378CAE9DBF;
defparam \PIXEL_GEN|color_hex~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N12
cyclonev_lcell_comb \PIXEL_GEN|color_hex~20 (
// Equation(s):
// \PIXEL_GEN|color_hex~20_combout  = ( \PIXEL_GEN|color_hex~19_combout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\PIXEL_GEN|color_hex~18_combout ) ) ) # ( !\PIXEL_GEN|color_hex~19_combout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \PIXEL_GEN|color_hex~18_combout ) ) )

	.dataa(gnd),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\PIXEL_GEN|color_hex~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~20 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~20 .lut_mask = 64'h03030303CFCFCFCF;
defparam \PIXEL_GEN|color_hex~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N14
dffeas \PIXEL_GEN|color_hex[6] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~20_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[6] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N15
cyclonev_lcell_comb \PIXEL_GEN|p_blue[6] (
// Equation(s):
// \PIXEL_GEN|p_blue [6] = ( !\VGA_VTC|video_on_h~q  & ( (!\VGA_VTC|video_on_v~q  & \PIXEL_GEN|color_hex [6]) ) )

	.dataa(!\VGA_VTC|video_on_v~q ),
	.datab(gnd),
	.datac(!\PIXEL_GEN|color_hex [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_VTC|video_on_h~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_blue [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_blue[6] .extended_lut = "off";
defparam \PIXEL_GEN|p_blue[6] .lut_mask = 64'h0A0A0A0A00000000;
defparam \PIXEL_GEN|p_blue[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N18
cyclonev_lcell_comb \PIXEL_GEN|color_hex~21 (
// Equation(s):
// \PIXEL_GEN|color_hex~21_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 )))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout  & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1]) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 )))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 )))) ) 
// ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout  & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] 
// & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 )))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~21 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~21 .lut_mask = 64'h40434C4F70737C7F;
defparam \PIXEL_GEN|color_hex~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N24
cyclonev_lcell_comb \PIXEL_GEN|color_hex~22 (
// Equation(s):
// \PIXEL_GEN|color_hex~22_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) 
// # ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout )))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout )))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~22 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~22 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \PIXEL_GEN|color_hex~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N39
cyclonev_lcell_comb \PIXEL_GEN|color_hex~23 (
// Equation(s):
// \PIXEL_GEN|color_hex~23_combout  = ( \PIXEL_GEN|color_hex~22_combout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\PIXEL_GEN|color_hex~21_combout ) ) ) # ( !\PIXEL_GEN|color_hex~22_combout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \PIXEL_GEN|color_hex~21_combout ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\PIXEL_GEN|color_hex~21_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~23 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~23 .lut_mask = 64'h11111111BBBBBBBB;
defparam \PIXEL_GEN|color_hex~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N41
dffeas \PIXEL_GEN|color_hex[7] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~23_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[7] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N36
cyclonev_lcell_comb \PIXEL_GEN|p_blue[7] (
// Equation(s):
// \PIXEL_GEN|p_blue [7] = ( \PIXEL_GEN|color_hex [7] & ( (!\VGA_VTC|video_on_h~q  & !\VGA_VTC|video_on_v~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|video_on_h~q ),
	.datad(!\VGA_VTC|video_on_v~q ),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_blue [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_blue[7] .extended_lut = "off";
defparam \PIXEL_GEN|p_blue[7] .lut_mask = 64'h00000000F000F000;
defparam \PIXEL_GEN|p_blue[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N48
cyclonev_lcell_comb \PIXEL_GEN|color_hex~25 (
// Equation(s):
// \PIXEL_GEN|color_hex~25_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ))) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  & !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~25 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~25 .lut_mask = 64'h0C3F44440C3F7777;
defparam \PIXEL_GEN|color_hex~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N39
cyclonev_lcell_comb \PIXEL_GEN|color_hex~24 (
// Equation(s):
// \PIXEL_GEN|color_hex~24_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) 
// # ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 )))) ) 
// ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 )))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 )))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~24 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~24 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \PIXEL_GEN|color_hex~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N45
cyclonev_lcell_comb \PIXEL_GEN|color_hex~26 (
// Equation(s):
// \PIXEL_GEN|color_hex~26_combout  = ( \PIXEL_GEN|color_hex~24_combout  & ( (\PIXEL_GEN|color_hex~25_combout ) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) ) ) # ( !\PIXEL_GEN|color_hex~24_combout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \PIXEL_GEN|color_hex~25_combout ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PIXEL_GEN|color_hex~25_combout ),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~26 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~26 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \PIXEL_GEN|color_hex~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N47
dffeas \PIXEL_GEN|color_hex[8] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~26_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[8] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N42
cyclonev_lcell_comb \PIXEL_GEN|p_green[0] (
// Equation(s):
// \PIXEL_GEN|p_green [0] = (\PIXEL_GEN|color_hex [8] & (!\VGA_VTC|video_on_h~q  & !\VGA_VTC|video_on_v~q ))

	.dataa(gnd),
	.datab(!\PIXEL_GEN|color_hex [8]),
	.datac(!\VGA_VTC|video_on_h~q ),
	.datad(!\VGA_VTC|video_on_v~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_green [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_green[0] .extended_lut = "off";
defparam \PIXEL_GEN|p_green[0] .lut_mask = 64'h3000300030003000;
defparam \PIXEL_GEN|p_green[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N0
cyclonev_lcell_comb \PIXEL_GEN|color_hex~28 (
// Equation(s):
// \PIXEL_GEN|color_hex~28_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout ) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout ) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~28 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~28 .lut_mask = 64'h447744770303CFCF;
defparam \PIXEL_GEN|color_hex~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N24
cyclonev_lcell_comb \PIXEL_GEN|color_hex~27 (
// Equation(s):
// \PIXEL_GEN|color_hex~27_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 )))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout  & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0]) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 )))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a177  & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) 
// ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout  & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a177  
// & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~27 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~27 .lut_mask = 64'h440344CF770377CF;
defparam \PIXEL_GEN|color_hex~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N51
cyclonev_lcell_comb \PIXEL_GEN|color_hex~29 (
// Equation(s):
// \PIXEL_GEN|color_hex~29_combout  = ( \PIXEL_GEN|color_hex~28_combout  & ( \PIXEL_GEN|color_hex~27_combout  ) ) # ( !\PIXEL_GEN|color_hex~28_combout  & ( \PIXEL_GEN|color_hex~27_combout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] ) ) ) # ( \PIXEL_GEN|color_hex~28_combout  & ( !\PIXEL_GEN|color_hex~27_combout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(gnd),
	.datae(!\PIXEL_GEN|color_hex~28_combout ),
	.dataf(!\PIXEL_GEN|color_hex~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~29 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~29 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \PIXEL_GEN|color_hex~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N52
dffeas \PIXEL_GEN|color_hex[9] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~29_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[9] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N3
cyclonev_lcell_comb \PIXEL_GEN|p_green[1] (
// Equation(s):
// \PIXEL_GEN|p_green [1] = ( !\VGA_VTC|video_on_h~q  & ( \PIXEL_GEN|color_hex [9] & ( !\VGA_VTC|video_on_v~q  ) ) )

	.dataa(!\VGA_VTC|video_on_v~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA_VTC|video_on_h~q ),
	.dataf(!\PIXEL_GEN|color_hex [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_green [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_green[1] .extended_lut = "off";
defparam \PIXEL_GEN|p_green[1] .lut_mask = 64'h00000000AAAA0000;
defparam \PIXEL_GEN|p_green[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N42
cyclonev_lcell_comb \PIXEL_GEN|color_hex~30 (
// Equation(s):
// \PIXEL_GEN|color_hex~30_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 ) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~portadataout )) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout  & ( (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 ) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~portadataout )) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~portadataout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~30 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~30 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \PIXEL_GEN|color_hex~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N12
cyclonev_lcell_comb \PIXEL_GEN|color_hex~31 (
// Equation(s):
// \PIXEL_GEN|color_hex~31_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout ))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout )))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout ))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout )))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  & ( (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout )))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~31 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~31 .lut_mask = 64'h0123456789ABCDEF;
defparam \PIXEL_GEN|color_hex~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N18
cyclonev_lcell_comb \PIXEL_GEN|color_hex~32 (
// Equation(s):
// \PIXEL_GEN|color_hex~32_combout  = ( \PIXEL_GEN|color_hex~31_combout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\PIXEL_GEN|color_hex~30_combout ) ) ) # ( !\PIXEL_GEN|color_hex~31_combout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \PIXEL_GEN|color_hex~30_combout ) ) )

	.dataa(gnd),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\PIXEL_GEN|color_hex~30_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~32 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~32 .lut_mask = 64'h03030303CFCFCFCF;
defparam \PIXEL_GEN|color_hex~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N20
dffeas \PIXEL_GEN|color_hex[10] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~32_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[10] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N21
cyclonev_lcell_comb \PIXEL_GEN|p_green[2] (
// Equation(s):
// \PIXEL_GEN|p_green [2] = ( \PIXEL_GEN|color_hex [10] & ( (!\VGA_VTC|video_on_h~q  & !\VGA_VTC|video_on_v~q ) ) )

	.dataa(!\VGA_VTC|video_on_h~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_VTC|video_on_v~q ),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_green [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_green[2] .extended_lut = "off";
defparam \PIXEL_GEN|p_green[2] .lut_mask = 64'h00000000AA00AA00;
defparam \PIXEL_GEN|p_green[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N24
cyclonev_lcell_comb \PIXEL_GEN|color_hex~33 (
// Equation(s):
// \PIXEL_GEN|color_hex~33_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 ) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout ))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout  & ( (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 ) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout ))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~33 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~33 .lut_mask = 64'h474700334747CCFF;
defparam \PIXEL_GEN|color_hex~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N54
cyclonev_lcell_comb \PIXEL_GEN|color_hex~34 (
// Equation(s):
// \PIXEL_GEN|color_hex~34_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout )) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout )) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~34 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~34 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \PIXEL_GEN|color_hex~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N0
cyclonev_lcell_comb \PIXEL_GEN|color_hex~35 (
// Equation(s):
// \PIXEL_GEN|color_hex~35_combout  = ( \PIXEL_GEN|color_hex~34_combout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\PIXEL_GEN|color_hex~33_combout ) ) ) # ( !\PIXEL_GEN|color_hex~34_combout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \PIXEL_GEN|color_hex~33_combout ) ) )

	.dataa(gnd),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\PIXEL_GEN|color_hex~33_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~35 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~35 .lut_mask = 64'h03030303CFCFCFCF;
defparam \PIXEL_GEN|color_hex~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N2
dffeas \PIXEL_GEN|color_hex[11] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~35_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[11] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N3
cyclonev_lcell_comb \PIXEL_GEN|p_green[3] (
// Equation(s):
// \PIXEL_GEN|p_green [3] = ( !\VGA_VTC|video_on_h~q  & ( (!\VGA_VTC|video_on_v~q  & \PIXEL_GEN|color_hex [11]) ) )

	.dataa(!\VGA_VTC|video_on_v~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PIXEL_GEN|color_hex [11]),
	.datae(gnd),
	.dataf(!\VGA_VTC|video_on_h~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_green [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_green[3] .extended_lut = "off";
defparam \PIXEL_GEN|p_green[3] .lut_mask = 64'h00AA00AA00000000;
defparam \PIXEL_GEN|p_green[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N18
cyclonev_lcell_comb \PIXEL_GEN|color_hex~36 (
// Equation(s):
// \PIXEL_GEN|color_hex~36_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a180  & ( 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout )))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a180  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a180  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a180  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout ))))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~36 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~36 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \PIXEL_GEN|color_hex~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N54
cyclonev_lcell_comb \PIXEL_GEN|color_hex~37 (
// Equation(s):
// \PIXEL_GEN|color_hex~37_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~37 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~37 .lut_mask = 64'h04268CAE15379DBF;
defparam \PIXEL_GEN|color_hex~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N15
cyclonev_lcell_comb \PIXEL_GEN|color_hex~38 (
// Equation(s):
// \PIXEL_GEN|color_hex~38_combout  = ( \PIXEL_GEN|color_hex~37_combout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\PIXEL_GEN|color_hex~36_combout ) ) ) # ( !\PIXEL_GEN|color_hex~37_combout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \PIXEL_GEN|color_hex~36_combout ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\PIXEL_GEN|color_hex~36_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~38 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~38 .lut_mask = 64'h11111111BBBBBBBB;
defparam \PIXEL_GEN|color_hex~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N17
dffeas \PIXEL_GEN|color_hex[12] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~38_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[12] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N12
cyclonev_lcell_comb \PIXEL_GEN|p_green[4] (
// Equation(s):
// \PIXEL_GEN|p_green [4] = ( \PIXEL_GEN|color_hex [12] & ( (!\VGA_VTC|video_on_h~q  & !\VGA_VTC|video_on_v~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|video_on_h~q ),
	.datad(!\VGA_VTC|video_on_v~q ),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_green [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_green[4] .extended_lut = "off";
defparam \PIXEL_GEN|p_green[4] .lut_mask = 64'h00000000F000F000;
defparam \PIXEL_GEN|p_green[4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N36
cyclonev_lcell_comb \PIXEL_GEN|color_hex~39 (
// Equation(s):
// \PIXEL_GEN|color_hex~39_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 ))))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] 
// & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 ))))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout  & ( (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 ))))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~39 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~39 .lut_mask = 64'h04158C9D2637AEBF;
defparam \PIXEL_GEN|color_hex~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N18
cyclonev_lcell_comb \PIXEL_GEN|color_hex~40 (
// Equation(s):
// \PIXEL_GEN|color_hex~40_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout )) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  & !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout )) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~40 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~40 .lut_mask = 64'h03CF444403CF7777;
defparam \PIXEL_GEN|color_hex~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N33
cyclonev_lcell_comb \PIXEL_GEN|color_hex~41 (
// Equation(s):
// \PIXEL_GEN|color_hex~41_combout  = ( \PIXEL_GEN|color_hex~40_combout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\PIXEL_GEN|color_hex~39_combout ) ) ) # ( !\PIXEL_GEN|color_hex~40_combout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \PIXEL_GEN|color_hex~39_combout ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\PIXEL_GEN|color_hex~39_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~41 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~41 .lut_mask = 64'h11111111BBBBBBBB;
defparam \PIXEL_GEN|color_hex~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N35
dffeas \PIXEL_GEN|color_hex[13] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~41_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[13] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N30
cyclonev_lcell_comb \PIXEL_GEN|p_green[5] (
// Equation(s):
// \PIXEL_GEN|p_green [5] = ( \PIXEL_GEN|color_hex [13] & ( (!\VGA_VTC|video_on_h~q  & !\VGA_VTC|video_on_v~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|video_on_h~q ),
	.datad(!\VGA_VTC|video_on_v~q ),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_green [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_green[5] .extended_lut = "off";
defparam \PIXEL_GEN|p_green[5] .lut_mask = 64'h00000000F000F000;
defparam \PIXEL_GEN|p_green[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N12
cyclonev_lcell_comb \PIXEL_GEN|color_hex~43 (
// Equation(s):
// \PIXEL_GEN|color_hex~43_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout )) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout )) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  & !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~43 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~43 .lut_mask = 64'h303005F53F3F05F5;
defparam \PIXEL_GEN|color_hex~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N51
cyclonev_lcell_comb \PIXEL_GEN|color_hex~42 (
// Equation(s):
// \PIXEL_GEN|color_hex~42_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 ))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout  & 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 ))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout )))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a182  & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) 
// ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout  & 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a182  & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~42 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~42 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \PIXEL_GEN|color_hex~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N24
cyclonev_lcell_comb \PIXEL_GEN|color_hex~44 (
// Equation(s):
// \PIXEL_GEN|color_hex~44_combout  = ( \PIXEL_GEN|color_hex~42_combout  & ( (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\PIXEL_GEN|color_hex~43_combout ) ) ) # ( !\PIXEL_GEN|color_hex~42_combout  & ( 
// (\PIXEL_GEN|color_hex~43_combout  & !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(!\PIXEL_GEN|color_hex~43_combout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~44 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~44 .lut_mask = 64'h303030303F3F3F3F;
defparam \PIXEL_GEN|color_hex~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N26
dffeas \PIXEL_GEN|color_hex[14] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~44_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[14] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N27
cyclonev_lcell_comb \PIXEL_GEN|p_green[6] (
// Equation(s):
// \PIXEL_GEN|p_green [6] = ( \PIXEL_GEN|color_hex [14] & ( (!\VGA_VTC|video_on_h~q  & !\VGA_VTC|video_on_v~q ) ) )

	.dataa(!\VGA_VTC|video_on_h~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_VTC|video_on_v~q ),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_green [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_green[6] .extended_lut = "off";
defparam \PIXEL_GEN|p_green[6] .lut_mask = 64'h00000000AA00AA00;
defparam \PIXEL_GEN|p_green[6] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N54
cyclonev_lcell_comb \PIXEL_GEN|color_hex~45 (
// Equation(s):
// \PIXEL_GEN|color_hex~45_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 ))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 )))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] 
// & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout  & ( (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 )))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~45 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~45 .lut_mask = 64'h014589CD2367ABEF;
defparam \PIXEL_GEN|color_hex~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N24
cyclonev_lcell_comb \PIXEL_GEN|color_hex~46 (
// Equation(s):
// \PIXEL_GEN|color_hex~46_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) 
// # ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout ))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout )))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout )))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout ))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~46 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~46 .lut_mask = 64'h018945CD23AB67EF;
defparam \PIXEL_GEN|color_hex~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N0
cyclonev_lcell_comb \PIXEL_GEN|color_hex~47 (
// Equation(s):
// \PIXEL_GEN|color_hex~47_combout  = ( \PIXEL_GEN|color_hex~46_combout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\PIXEL_GEN|color_hex~45_combout ) ) ) # ( !\PIXEL_GEN|color_hex~46_combout  & ( 
// (\PIXEL_GEN|color_hex~45_combout  & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(!\PIXEL_GEN|color_hex~45_combout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~47 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~47 .lut_mask = 64'h03030303F3F3F3F3;
defparam \PIXEL_GEN|color_hex~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N2
dffeas \PIXEL_GEN|color_hex[15] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~47_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[15] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N3
cyclonev_lcell_comb \PIXEL_GEN|p_green[7] (
// Equation(s):
// \PIXEL_GEN|p_green [7] = ( !\VGA_VTC|video_on_h~q  & ( (\PIXEL_GEN|color_hex [15] & !\VGA_VTC|video_on_v~q ) ) )

	.dataa(!\PIXEL_GEN|color_hex [15]),
	.datab(gnd),
	.datac(!\VGA_VTC|video_on_v~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_VTC|video_on_h~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_green [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_green[7] .extended_lut = "off";
defparam \PIXEL_GEN|p_green[7] .lut_mask = 64'h5050505000000000;
defparam \PIXEL_GEN|p_green[7] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N57
cyclonev_lcell_comb \VGA_VTC|Selector10~0 (
// Equation(s):
// \VGA_VTC|Selector10~0_combout  = ( \VGA_VTC|h_pulse~q  & ( \VGA_VTC|Equal0~2_combout  ) ) # ( !\VGA_VTC|h_pulse~q  & ( \VGA_VTC|Equal0~2_combout  & ( \VGA_VTC|Equal1~1_combout  ) ) ) # ( \VGA_VTC|h_pulse~q  & ( !\VGA_VTC|Equal0~2_combout  & ( 
// ((!\VGA_VTC|Equal2~1_combout ) # (\VGA_VTC|Equal3~2_combout )) # (\VGA_VTC|Equal1~1_combout ) ) ) ) # ( !\VGA_VTC|h_pulse~q  & ( !\VGA_VTC|Equal0~2_combout  & ( \VGA_VTC|Equal1~1_combout  ) ) )

	.dataa(!\VGA_VTC|Equal1~1_combout ),
	.datab(gnd),
	.datac(!\VGA_VTC|Equal3~2_combout ),
	.datad(!\VGA_VTC|Equal2~1_combout ),
	.datae(!\VGA_VTC|h_pulse~q ),
	.dataf(!\VGA_VTC|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Selector10~0 .extended_lut = "off";
defparam \VGA_VTC|Selector10~0 .lut_mask = 64'h5555FF5F5555FFFF;
defparam \VGA_VTC|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N58
dffeas \VGA_VTC|h_pulse (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|h_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|h_pulse .is_wysiwyg = "true";
defparam \VGA_VTC|h_pulse .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N27
cyclonev_lcell_comb \PIXEL_GEN|color_hex~48 (
// Equation(s):
// \PIXEL_GEN|color_hex~48_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 ) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 ) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~portadataout ))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~portadataout ))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~48 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~48 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \PIXEL_GEN|color_hex~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N42
cyclonev_lcell_comb \PIXEL_GEN|color_hex~49 (
// Equation(s):
// \PIXEL_GEN|color_hex~49_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout ))))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] 
// & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout ))))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout  & ( (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout ))))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~49 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~49 .lut_mask = 64'h04158C9D2637AEBF;
defparam \PIXEL_GEN|color_hex~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N54
cyclonev_lcell_comb \PIXEL_GEN|color_hex~50 (
// Equation(s):
// \PIXEL_GEN|color_hex~50_combout  = ( \PIXEL_GEN|color_hex~49_combout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\PIXEL_GEN|color_hex~48_combout ) ) ) # ( !\PIXEL_GEN|color_hex~49_combout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \PIXEL_GEN|color_hex~48_combout ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(gnd),
	.datac(!\PIXEL_GEN|color_hex~48_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~50 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~50 .lut_mask = 64'h05050505AFAFAFAF;
defparam \PIXEL_GEN|color_hex~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N55
dffeas \PIXEL_GEN|color_hex[16] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~50_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [16]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[16] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N57
cyclonev_lcell_comb \PIXEL_GEN|p_red[0] (
// Equation(s):
// \PIXEL_GEN|p_red [0] = ( !\VGA_VTC|video_on_h~q  & ( (\PIXEL_GEN|color_hex [16] & !\VGA_VTC|video_on_v~q ) ) )

	.dataa(gnd),
	.datab(!\PIXEL_GEN|color_hex [16]),
	.datac(!\VGA_VTC|video_on_v~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_VTC|video_on_h~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_red [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_red[0] .extended_lut = "off";
defparam \PIXEL_GEN|p_red[0] .lut_mask = 64'h3030303000000000;
defparam \PIXEL_GEN|p_red[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N24
cyclonev_lcell_comb \PIXEL_GEN|color_hex~52 (
// Equation(s):
// \PIXEL_GEN|color_hex~52_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout  & ( 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout )))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout )))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~52 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~52 .lut_mask = 64'h0C443F440C773F77;
defparam \PIXEL_GEN|color_hex~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N30
cyclonev_lcell_comb \PIXEL_GEN|color_hex~51 (
// Equation(s):
// \PIXEL_GEN|color_hex~51_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a185  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~portadataout ) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a185  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout ))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a185  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~portadataout ) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a185  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout ))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~51 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~51 .lut_mask = 64'h44770C0C44773F3F;
defparam \PIXEL_GEN|color_hex~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N54
cyclonev_lcell_comb \PIXEL_GEN|color_hex~53 (
// Equation(s):
// \PIXEL_GEN|color_hex~53_combout  = ( \PIXEL_GEN|color_hex~51_combout  & ( (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\PIXEL_GEN|color_hex~52_combout ) ) ) # ( !\PIXEL_GEN|color_hex~51_combout  & ( 
// (\PIXEL_GEN|color_hex~52_combout  & !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(!\PIXEL_GEN|color_hex~52_combout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~53 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~53 .lut_mask = 64'h303030303F3F3F3F;
defparam \PIXEL_GEN|color_hex~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N55
dffeas \PIXEL_GEN|color_hex[17] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~53_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [17]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[17] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N57
cyclonev_lcell_comb \PIXEL_GEN|p_red[1] (
// Equation(s):
// \PIXEL_GEN|p_red [1] = (!\VGA_VTC|video_on_h~q  & (\PIXEL_GEN|color_hex [17] & !\VGA_VTC|video_on_v~q ))

	.dataa(!\VGA_VTC|video_on_h~q ),
	.datab(gnd),
	.datac(!\PIXEL_GEN|color_hex [17]),
	.datad(!\VGA_VTC|video_on_v~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_red [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_red[1] .extended_lut = "off";
defparam \PIXEL_GEN|p_red[1] .lut_mask = 64'h0A000A000A000A00;
defparam \PIXEL_GEN|p_red[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N12
cyclonev_lcell_comb \PIXEL_GEN|color_hex~55 (
// Equation(s):
// \PIXEL_GEN|color_hex~55_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout  & ( 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout )))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout )))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~55 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~55 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \PIXEL_GEN|color_hex~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N30
cyclonev_lcell_comb \PIXEL_GEN|color_hex~54 (
// Equation(s):
// \PIXEL_GEN|color_hex~54_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) 
// # ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 )))) 
// ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 )))) ) 
// ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~54 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~54 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \PIXEL_GEN|color_hex~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N36
cyclonev_lcell_comb \PIXEL_GEN|color_hex~56 (
// Equation(s):
// \PIXEL_GEN|color_hex~56_combout  = ( \PIXEL_GEN|color_hex~54_combout  & ( (\PIXEL_GEN|color_hex~55_combout ) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) ) ) # ( !\PIXEL_GEN|color_hex~54_combout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \PIXEL_GEN|color_hex~55_combout ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(gnd),
	.datac(!\PIXEL_GEN|color_hex~55_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~56 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~56 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \PIXEL_GEN|color_hex~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N38
dffeas \PIXEL_GEN|color_hex[18] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~56_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [18]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[18] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N39
cyclonev_lcell_comb \PIXEL_GEN|p_red[2] (
// Equation(s):
// \PIXEL_GEN|p_red [2] = ( !\VGA_VTC|video_on_h~q  & ( (!\VGA_VTC|video_on_v~q  & \PIXEL_GEN|color_hex [18]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|video_on_v~q ),
	.datad(!\PIXEL_GEN|color_hex [18]),
	.datae(gnd),
	.dataf(!\VGA_VTC|video_on_h~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_red [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_red[2] .extended_lut = "off";
defparam \PIXEL_GEN|p_red[2] .lut_mask = 64'h00F000F000000000;
defparam \PIXEL_GEN|p_red[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N54
cyclonev_lcell_comb \PIXEL_GEN|color_hex~57 (
// Equation(s):
// \PIXEL_GEN|color_hex~57_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 ))))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 ))))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout  & ( (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 ))))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~57 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~57 .lut_mask = 64'h110311CFDD03DDCF;
defparam \PIXEL_GEN|color_hex~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N36
cyclonev_lcell_comb \PIXEL_GEN|color_hex~58 (
// Equation(s):
// \PIXEL_GEN|color_hex~58_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout  & ( 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout )))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout ))))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout ))))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout ))))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~58 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~58 .lut_mask = 64'h440C770C443F773F;
defparam \PIXEL_GEN|color_hex~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N45
cyclonev_lcell_comb \PIXEL_GEN|color_hex~59 (
// Equation(s):
// \PIXEL_GEN|color_hex~59_combout  = (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\PIXEL_GEN|color_hex~58_combout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\PIXEL_GEN|color_hex~57_combout ))

	.dataa(!\PIXEL_GEN|color_hex~57_combout ),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(!\PIXEL_GEN|color_hex~58_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~59 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~59 .lut_mask = 64'h05F505F505F505F5;
defparam \PIXEL_GEN|color_hex~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N47
dffeas \PIXEL_GEN|color_hex[19] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~59_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [19]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[19] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N42
cyclonev_lcell_comb \PIXEL_GEN|p_red[3] (
// Equation(s):
// \PIXEL_GEN|p_red [3] = ( !\VGA_VTC|video_on_h~q  & ( (!\VGA_VTC|video_on_v~q  & \PIXEL_GEN|color_hex [19]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|video_on_v~q ),
	.datad(!\PIXEL_GEN|color_hex [19]),
	.datae(gnd),
	.dataf(!\VGA_VTC|video_on_h~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_red [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_red[3] .extended_lut = "off";
defparam \PIXEL_GEN|p_red[3] .lut_mask = 64'h00F000F000000000;
defparam \PIXEL_GEN|p_red[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N18
cyclonev_lcell_comb \PIXEL_GEN|color_hex~61 (
// Equation(s):
// \PIXEL_GEN|color_hex~61_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout  & ( 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout )))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout )))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~61 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~61 .lut_mask = 64'h028A46CE139B57DF;
defparam \PIXEL_GEN|color_hex~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N48
cyclonev_lcell_comb \PIXEL_GEN|color_hex~60 (
// Equation(s):
// \PIXEL_GEN|color_hex~60_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188~portadataout )) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~portadataout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout ) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188~portadataout )) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout ) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188~portadataout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~60 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~60 .lut_mask = 64'h00AA1B1B55FF1B1B;
defparam \PIXEL_GEN|color_hex~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N36
cyclonev_lcell_comb \PIXEL_GEN|color_hex~62 (
// Equation(s):
// \PIXEL_GEN|color_hex~62_combout  = ( \PIXEL_GEN|color_hex~60_combout  & ( (\PIXEL_GEN|color_hex~61_combout ) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) ) ) # ( !\PIXEL_GEN|color_hex~60_combout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \PIXEL_GEN|color_hex~61_combout ) ) )

	.dataa(gnd),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\PIXEL_GEN|color_hex~61_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~62 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~62 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \PIXEL_GEN|color_hex~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N37
dffeas \PIXEL_GEN|color_hex[20] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~62_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [20]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[20] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N39
cyclonev_lcell_comb \PIXEL_GEN|p_red[4] (
// Equation(s):
// \PIXEL_GEN|p_red [4] = ( !\VGA_VTC|video_on_h~q  & ( (!\VGA_VTC|video_on_v~q  & \PIXEL_GEN|color_hex [20]) ) )

	.dataa(!\VGA_VTC|video_on_v~q ),
	.datab(gnd),
	.datac(!\PIXEL_GEN|color_hex [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_VTC|video_on_h~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_red [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_red[4] .extended_lut = "off";
defparam \PIXEL_GEN|p_red[4] .lut_mask = 64'h0A0A0A0A00000000;
defparam \PIXEL_GEN|p_red[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N0
cyclonev_lcell_comb \PIXEL_GEN|color_hex~64 (
// Equation(s):
// \PIXEL_GEN|color_hex~64_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout ))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout  & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  & 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout ))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout  & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~64 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~64 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \PIXEL_GEN|color_hex~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N6
cyclonev_lcell_comb \PIXEL_GEN|color_hex~63 (
// Equation(s):
// \PIXEL_GEN|color_hex~63_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a189  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout ))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a189  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout  & (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a189  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout ))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a189  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout  & (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~63 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~63 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \PIXEL_GEN|color_hex~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N33
cyclonev_lcell_comb \PIXEL_GEN|color_hex~65 (
// Equation(s):
// \PIXEL_GEN|color_hex~65_combout  = ( \PIXEL_GEN|color_hex~63_combout  & ( (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\PIXEL_GEN|color_hex~64_combout ) ) ) # ( !\PIXEL_GEN|color_hex~63_combout  & ( 
// (\PIXEL_GEN|color_hex~64_combout  & !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(!\PIXEL_GEN|color_hex~64_combout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~65 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~65 .lut_mask = 64'h303030303F3F3F3F;
defparam \PIXEL_GEN|color_hex~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N35
dffeas \PIXEL_GEN|color_hex[21] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~65_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [21]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[21] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N30
cyclonev_lcell_comb \PIXEL_GEN|p_red[5] (
// Equation(s):
// \PIXEL_GEN|p_red [5] = ( \PIXEL_GEN|color_hex [21] & ( (!\VGA_VTC|video_on_h~q  & !\VGA_VTC|video_on_v~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|video_on_h~q ),
	.datad(!\VGA_VTC|video_on_v~q ),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_red [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_red[5] .extended_lut = "off";
defparam \PIXEL_GEN|p_red[5] .lut_mask = 64'h00000000F000F000;
defparam \PIXEL_GEN|p_red[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N36
cyclonev_lcell_comb \PIXEL_GEN|color_hex~66 (
// Equation(s):
// \PIXEL_GEN|color_hex~66_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 ) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout ))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~portadataout  & ( (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 ) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout ))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~66 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~66 .lut_mask = 64'h447703034477CFCF;
defparam \PIXEL_GEN|color_hex~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N48
cyclonev_lcell_comb \PIXEL_GEN|color_hex~67 (
// Equation(s):
// \PIXEL_GEN|color_hex~67_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout ))))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout ))))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout ))))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~67 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~67 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \PIXEL_GEN|color_hex~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N6
cyclonev_lcell_comb \PIXEL_GEN|color_hex~68 (
// Equation(s):
// \PIXEL_GEN|color_hex~68_combout  = ( \PIXEL_GEN|color_hex~66_combout  & ( \PIXEL_GEN|color_hex~67_combout  ) ) # ( !\PIXEL_GEN|color_hex~66_combout  & ( \PIXEL_GEN|color_hex~67_combout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] ) ) ) # ( \PIXEL_GEN|color_hex~66_combout  & ( !\PIXEL_GEN|color_hex~67_combout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\PIXEL_GEN|color_hex~66_combout ),
	.dataf(!\PIXEL_GEN|color_hex~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~68 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~68 .lut_mask = 64'h00003333CCCCFFFF;
defparam \PIXEL_GEN|color_hex~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N7
dffeas \PIXEL_GEN|color_hex[22] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~68_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [22]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[22] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N33
cyclonev_lcell_comb \PIXEL_GEN|p_red[6] (
// Equation(s):
// \PIXEL_GEN|p_red [6] = ( !\VGA_VTC|video_on_v~q  & ( \PIXEL_GEN|color_hex [22] & ( !\VGA_VTC|video_on_h~q  ) ) )

	.dataa(!\VGA_VTC|video_on_h~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA_VTC|video_on_v~q ),
	.dataf(!\PIXEL_GEN|color_hex [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_red [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_red[6] .extended_lut = "off";
defparam \PIXEL_GEN|p_red[6] .lut_mask = 64'h00000000AAAA0000;
defparam \PIXEL_GEN|p_red[6] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N48
cyclonev_lcell_comb \PIXEL_GEN|color_hex~69 (
// Equation(s):
// \PIXEL_GEN|color_hex~69_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a191  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout ) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a191  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~portadataout ))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a191  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout ) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a191  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~portadataout ))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~69 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~69 .lut_mask = 64'h0A5F22220A5F7777;
defparam \PIXEL_GEN|color_hex~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N48
cyclonev_lcell_comb \PIXEL_GEN|color_hex~70 (
// Equation(s):
// \PIXEL_GEN|color_hex~70_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout ) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout )))) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout ) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] 
// & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout )))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~70 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~70 .lut_mask = 64'h02520757A2F2A7F7;
defparam \PIXEL_GEN|color_hex~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N12
cyclonev_lcell_comb \PIXEL_GEN|color_hex~71 (
// Equation(s):
// \PIXEL_GEN|color_hex~71_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( \PIXEL_GEN|color_hex~70_combout  & ( \PIXEL_GEN|color_hex~69_combout  ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( \PIXEL_GEN|color_hex~70_combout  ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( !\PIXEL_GEN|color_hex~70_combout  & ( 
// \PIXEL_GEN|color_hex~69_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PIXEL_GEN|color_hex~69_combout ),
	.datad(gnd),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.dataf(!\PIXEL_GEN|color_hex~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~71 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~71 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \PIXEL_GEN|color_hex~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N13
dffeas \PIXEL_GEN|color_hex[23] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~71_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [23]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[23] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N18
cyclonev_lcell_comb \PIXEL_GEN|p_red[7] (
// Equation(s):
// \PIXEL_GEN|p_red [7] = ( !\VGA_VTC|video_on_h~q  & ( (\PIXEL_GEN|color_hex [23] & !\VGA_VTC|video_on_v~q ) ) )

	.dataa(!\PIXEL_GEN|color_hex [23]),
	.datab(gnd),
	.datac(!\VGA_VTC|video_on_v~q ),
	.datad(gnd),
	.datae(!\VGA_VTC|video_on_h~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_red [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_red[7] .extended_lut = "off";
defparam \PIXEL_GEN|p_red[7] .lut_mask = 64'h5050000050500000;
defparam \PIXEL_GEN|p_red[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N54
cyclonev_lcell_comb \VGA_VTC|Selector12~0 (
// Equation(s):
// \VGA_VTC|Selector12~0_combout  = ( \VGA_VTC|v_pulse~q  & ( \VGA_VTC|Equal7~1_combout  ) ) # ( !\VGA_VTC|v_pulse~q  & ( \VGA_VTC|Equal7~1_combout  & ( (\VGA_VTC|Equal5~0_combout  & \VGA_VTC|Equal6~0_combout ) ) ) ) # ( \VGA_VTC|v_pulse~q  & ( 
// !\VGA_VTC|Equal7~1_combout  & ( (!\VGA_VTC|Equal6~1_combout ) # (((!\VGA_VTC|Equal6~0_combout ) # (\VGA_VTC|Equal4~2_combout )) # (\VGA_VTC|Equal5~0_combout )) ) ) ) # ( !\VGA_VTC|v_pulse~q  & ( !\VGA_VTC|Equal7~1_combout  & ( (\VGA_VTC|Equal5~0_combout  
// & \VGA_VTC|Equal6~0_combout ) ) ) )

	.dataa(!\VGA_VTC|Equal6~1_combout ),
	.datab(!\VGA_VTC|Equal5~0_combout ),
	.datac(!\VGA_VTC|Equal4~2_combout ),
	.datad(!\VGA_VTC|Equal6~0_combout ),
	.datae(!\VGA_VTC|v_pulse~q ),
	.dataf(!\VGA_VTC|Equal7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Selector12~0 .extended_lut = "off";
defparam \VGA_VTC|Selector12~0 .lut_mask = 64'h0033FFBF0033FFFF;
defparam \VGA_VTC|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N55
dffeas \VGA_VTC|v_pulse (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|v_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|v_pulse .is_wysiwyg = "true";
defparam \VGA_VTC|v_pulse .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N0
cyclonev_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|~GND .extended_lut = "off";
defparam \auto_hub|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_hub|~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N38
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N55
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N44
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N61
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N78
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N38
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N95
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y42_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
