<!DOCTYPE html>
<html>

<head>
  <meta charset="utf-8">
  <title>Greg Steiert</title>
  <link rel="stylesheet" href="resume.css">
</head>

<body>
    <div class="left-top">
      <img src="img/gs.svg">
      <div class="left-group">
        <h2>Education</h2>
        <b>BSEE, California Institute of Technology</b>
      </div>
      <div class="left-group">
        <h2>Skills</h2>
        <ul>
          <li><b>System Architecture:</b>
            <br> IoT, Wearable, Embedded, Video, Computer</li>
          <li><b>Hardware Design:</b>
            <br>ASIC, FPGA, Microcontrollers, Boards, Systems</li>
          <li><b>Software Development:</b>
            <br>Embedded C/C++, JAVA, Perl, Python, JavaScript</li>
          </ul>
      </div>
      <div class="left-group">
        <h2>Patents</h2>
        <ul>
          <li><b><a href="https://patents.google.com/patent/US6122735A/en">US Patent #6,122,735</a></b></li>
          <li><b><a href="https://patents.google.com/patent/US5790430A/en">US Patent #5,790,430</a></b></li>
        </ul>
      </div>
      <div class="left-group">
        <h2>Publications</h2>
        <ul>
          <li><b><a href="https://www.edn.com/design/analog/4438443/A-Chimera-of-Standards--or-the-Challenges-of-Adapting-Prototyping-Standards">EDN, Jan. 2015</a></b>
            <br>“A Chimera of Standards, or the Challenges of "Adapting Prototyping Standards</li>
          <li><b><a href="https://www.elektronikjournal.de/wp-content/uploads/sites/8/2014/11/eJL_2014_07_Internet-PDF_gepr.pdf">elektronikJOURNAL, Nov. 2014</a></b>
            <br>"Wearable Weight Loss - Slim Down Wellness Devices with Better Energy Efficiency"<a href="https://www.maximintegrated.com/en/design/technical-documents/app-notes/5/5949.html">(english)</a></li>
        </ul>
      </div>
      <div class="left-group">
        <h2>Presentations</h2>
        <ul>
          <li><b>ARM TechCon 2015</b>
            <br>Wearable System Power Analysis and Optimization</li>
          <li><b>CrowdSupply Teardown 2019</b>
            <br>Badge Workshop</li>
        </ul>
      </div>
      <div class="left-group">
        <h2>Open Source</h2>
        <ul>
          <li><b><a href="https://github.com/hathach/tinyusb/graphs/contributors">TinyUSB</a></b></li>
          <li><b><a href="https://github.com/adafruit/tinyuf2/graphs/contributors">TinyUF2</a></b></li>
        </ul>
      </div>
    </div>
    <div class="right-top">
      <h1><span class="bigger">GREG</span>@<span class="bigger">STEIERT</span>.NET</h1>
      <p>Creative problem-solver with extensive experience in electronics design, architecture, and applications
        <br>Curiosity driven, detail oriented engineer who quickly devlivers quality results</p>
      </div>

    <div class="right-side">
      <div class="right-group">
        <h2>Experience</h2>

        <h3 id="nxp-semiconductor-2019---present--field-applications-engineer">NXP Semiconductor, 2019 - Present:  Field Applications Engineer</h3>
        <p>Supporting a broad portfolio of microcontrollers at key customers in the Pacific Northwest.</p>
        <ul>
          <li>ARM Cortex M0/M3/M4/M33/M7 up to 1GHz</li>
          <li>Connectivity MCUs with BLE and NFC</li>
          <li>Pre and post sales support</li>
          <li>Debug and technical support</li>
          <li>Mentor junior engineers</li>
        </ul>
        
        <h3 id="lattice-semiconductor-2018---2019--field-applications-engineer">Lattice Semiconductor, 2018 - 2019:  Field Applications Engineer</h3>
        <p>Supporting FPGA customers in Oregon, Washington and Western Canada.</p>
        <ul>
          <li>Pre and post sales support for FPGAs and associated IP including AI and MIPI conversion.</li>
          <li>Debug and technical support FPGA, tools and IP</li>
        </ul>
        
        <h3 id="maxim-integrated-2011---2018--pmts-product-definer">Maxim Integrated, 2011 - 2018:  PMTS Product Definer</h3>
        <p>This is a customer facing system architect role.  Presents the value proposition to customers and gathers feedback to drive new compelling solutions to market.</p>
        <ul>
          <li>Defined industry’s leading wearable power management portfolio</li>
          <li>Content creation including published articles, application notes, and ARM TechCon presentation</li>
          <li>Lead two internal hackathons, including developing and presenting the training curriculum for embedded programming with HTML, CSS and Javascript</li>
          <li>Designed evaluation kits from concept through production; modernized features and improved ease of use to grow demand more than tenfold</li>
          <li>Developed embedded firmware in C and C++ for demonstrations and production test</li>
          <li>My rapid prototyping platform became common building block for Maxim evaluation kits</li>
        </ul>
        
        <h3 id="avnet-2008-2011--field-applications-engineer">Avnet, 2008-2011:  Field Applications Engineer</h3>
        <p>Provided technical sales and support for a wide range of customers in the state of Washington.  Delivered custom presentations highlighting key technologies based on detailed analysis of customers’ needs.</p>
        <ul>
          <li>Bronze Certified Xilinx Field Applications Engineer</li>
          <li>Supported Maxim, Xilinx, Intel, Cypress, NXP, ST, Lattice</li>
        </ul>
        
        <h3 id="mathstar-2007-2008--senior-systems-engineer">Mathstar, 2007-2008:  Senior Systems Engineer</h3>
        <p>Lead the system-level engineering effort to support Field Programmable Object Arrays</p>
        <ul>
          <li>Designed boards for demonstration and validation of FPOAs</li>
          <li>Implemented Arena PLM system for engineering AVL and documentaiton control</li>
          <li>Developed RESTful IoT network connected validation system</li>
        </ul>
        
        <h3 id="omneon-video-networks-2004-2007--senior-design-engineer">Omneon Video Networks, 2004-2007:  Senior Design Engineer</h3>
        <p>Designed 1U modular real-time audio/video broadcast servers</p>
        <ul>
          <li>Hardware development including:  system architecture, component selection, FPGA development, schematic capture, layout supervisions, compliance testing, signal integrity.</li>
          <li>Worked with technologies including:  Ethernet, Fibre Channel, HD-SDI, PCI, PCI Express, 1394, USB</li>
        </ul>
        
        <h3 id="welch-allyn-2003-2004--electronics-engineer">Welch Allyn, 2003-2004:  Electronics Engineer</h3>
        <p>Part of the Product Optimization Group for portable battery-powered patient monitors</p>  
        <ul>
          <li>Handled manufacturing issues, component obsolescence, and compliance with regulatory changes</li>
        </ul>
        
        <h3 id="focus-enhancements-2001-2002--asic-design-engineer">Focus Enhancements, 2001-2002:  ASIC Design Engineer</h3>
        <p>Designed VGA to TV scan conversion ASICs in Verilog.</p>
        <ul>
          <li>Developed a closed caption waveform generator in Verilog</li>
          <li>Automated the build-and-test environment to visually display simulation results</li>
          <li>Worked with video scaling, color conversion, VGA, NTSC, PAL, HDTV</li>
        </ul>
        
        <h3 id="geocast-network-systems-1999-2001--design-engineer">Geocast Network Systems, 1999-2001:  Design Engineer</h3>
        <p>Performed many roles as a board design engineer in a small startup.</p>
        <ul>
          <li>Created ATSC playback system on extremely aggressive schedule to evaluate demodulators at CES</li>
          <li>Designed the ATSC data receiver using custom MIPS chipset</li>
        </ul>
        
        <h3 id="intel-corporation-1996-1999--design-engineer">Intel Corporation, 1996-1999:  Design Engineer</h3>
        <ul>
          <li>Designed first Itanium 460GX quad-processor server board</li>
          <li>Designed quad-processor server enclosures to comply with thermal, EMC, environmental, and regulatory requirements</li>
        </ul>
        
    </div>
</body>

</html>