<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4017" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4017{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4017{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4017{left:780px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4017{left:70px;bottom:1083px;letter-spacing:0.13px;}
#t5_4017{left:152px;bottom:1083px;letter-spacing:0.13px;word-spacing:0.01px;}
#t6_4017{left:70px;bottom:1059px;letter-spacing:-0.16px;word-spacing:-0.37px;}
#t7_4017{left:70px;bottom:1042px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t8_4017{left:70px;bottom:1015px;}
#t9_4017{left:96px;bottom:1019px;letter-spacing:-0.15px;word-spacing:-0.92px;}
#ta_4017{left:163px;bottom:1019px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#tb_4017{left:550px;bottom:1019px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#tc_4017{left:690px;bottom:1019px;letter-spacing:-0.19px;word-spacing:-0.84px;}
#td_4017{left:96px;bottom:1002px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_4017{left:70px;bottom:976px;}
#tf_4017{left:96px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tg_4017{left:96px;bottom:955px;}
#th_4017{left:122px;bottom:955px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#ti_4017{left:122px;bottom:938px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#tj_4017{left:122px;bottom:921px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tk_4017{left:96px;bottom:897px;}
#tl_4017{left:122px;bottom:897px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tm_4017{left:122px;bottom:880px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_4017{left:122px;bottom:863px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#to_4017{left:70px;bottom:837px;}
#tp_4017{left:96px;bottom:840px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tq_4017{left:96px;bottom:816px;}
#tr_4017{left:122px;bottom:816px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#ts_4017{left:122px;bottom:799px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tt_4017{left:122px;bottom:782px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tu_4017{left:122px;bottom:765px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tv_4017{left:96px;bottom:741px;}
#tw_4017{left:122px;bottom:741px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tx_4017{left:122px;bottom:724px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ty_4017{left:122px;bottom:698px;}
#tz_4017{left:148px;bottom:700px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t10_4017{left:147px;bottom:683px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t11_4017{left:147px;bottom:666px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t12_4017{left:122px;bottom:639px;}
#t13_4017{left:148px;bottom:642px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t14_4017{left:147px;bottom:625px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t15_4017{left:147px;bottom:608px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#t16_4017{left:147px;bottom:591px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t17_4017{left:96px;bottom:568px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t18_4017{left:70px;bottom:542px;}
#t19_4017{left:96px;bottom:545px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1a_4017{left:96px;bottom:521px;}
#t1b_4017{left:122px;bottom:521px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1c_4017{left:122px;bottom:504px;letter-spacing:-0.34px;word-spacing:0.3px;}
#t1d_4017{left:96px;bottom:480px;}
#t1e_4017{left:122px;bottom:480px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t1f_4017{left:122px;bottom:463px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1g_4017{left:70px;bottom:404px;letter-spacing:0.13px;}
#t1h_4017{left:152px;bottom:404px;letter-spacing:0.14px;word-spacing:0.01px;}
#t1i_4017{left:70px;bottom:380px;letter-spacing:-0.17px;word-spacing:-0.79px;}
#t1j_4017{left:70px;bottom:364px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1k_4017{left:70px;bottom:337px;}
#t1l_4017{left:96px;bottom:341px;letter-spacing:-0.15px;word-spacing:-0.39px;}
#t1m_4017{left:96px;bottom:324px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1n_4017{left:96px;bottom:307px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t1o_4017{left:70px;bottom:281px;}
#t1p_4017{left:96px;bottom:284px;letter-spacing:-0.14px;word-spacing:-0.63px;}
#t1q_4017{left:96px;bottom:267px;letter-spacing:-0.12px;word-spacing:-0.95px;}
#t1r_4017{left:214px;bottom:267px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#t1s_4017{left:712px;bottom:267px;letter-spacing:-0.16px;word-spacing:-0.86px;}
#t1t_4017{left:96px;bottom:250px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1u_4017{left:96px;bottom:234px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1v_4017{left:96px;bottom:217px;letter-spacing:-0.16px;}
#t1w_4017{left:166px;bottom:224px;}
#t1x_4017{left:178px;bottom:217px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t1y_4017{left:231px;bottom:224px;}
#t1z_4017{left:246px;bottom:217px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t20_4017{left:96px;bottom:200px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t21_4017{left:267px;bottom:207px;}
#t22_4017{left:283px;bottom:200px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t23_4017{left:70px;bottom:133px;letter-spacing:-0.16px;}
#t24_4017{left:92px;bottom:133px;letter-spacing:-0.12px;}
#t25_4017{left:92px;bottom:116px;letter-spacing:-0.12px;}
#t26_4017{left:431px;bottom:123px;}
#t27_4017{left:445px;bottom:116px;letter-spacing:-0.12px;}

.s1_4017{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4017{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4017{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4017{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4017{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_4017{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_4017{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_4017{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4017" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4017Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4017" style="-webkit-user-select: none;"><object width="935" height="1210" data="4017/4017.svg" type="image/svg+xml" id="pdf4017" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4017" class="t s1_4017">Vol. 3C </span><span id="t2_4017" class="t s1_4017">27-23 </span>
<span id="t3_4017" class="t s2_4017">VM ENTRIES </span>
<span id="t4_4017" class="t s3_4017">27.7.1 </span><span id="t5_4017" class="t s3_4017">Interruptibility State </span>
<span id="t6_4017" class="t s4_4017">The interruptibility-state field in the guest-state area (see Table 25-3) contains bits that control blocking by STI, </span>
<span id="t7_4017" class="t s4_4017">blocking by MOV SS, and blocking by NMI. This field impacts event blocking after VM entry as follows: </span>
<span id="t8_4017" class="t s5_4017">• </span><span id="t9_4017" class="t s4_4017">If the VM </span><span id="ta_4017" class="t s4_4017">entry is vectoring, there is no blocking by STI or by MOV </span><span id="tb_4017" class="t s4_4017">SS following the VM </span><span id="tc_4017" class="t s4_4017">entry, regardless of the </span>
<span id="td_4017" class="t s4_4017">contents of the interruptibility-state field. </span>
<span id="te_4017" class="t s5_4017">• </span><span id="tf_4017" class="t s4_4017">If the VM entry is not vectoring, the following apply: </span>
<span id="tg_4017" class="t s4_4017">— </span><span id="th_4017" class="t s4_4017">Events are blocked by STI if and only if bit 0 in the interruptibility-state field is 1. This blocking is cleared </span>
<span id="ti_4017" class="t s4_4017">after the guest executes one instruction or incurs an exception (including a debug exception made pending </span>
<span id="tj_4017" class="t s4_4017">by VM entry; see Section 27.7.3). </span>
<span id="tk_4017" class="t s4_4017">— </span><span id="tl_4017" class="t s4_4017">Events are blocked by MOV SS if and only if bit 1 in the interruptibility-state field is 1. This may affect the </span>
<span id="tm_4017" class="t s4_4017">treatment of pending debug exceptions; see Section 27.7.3. This blocking is cleared after the guest </span>
<span id="tn_4017" class="t s4_4017">executes one instruction or incurs an exception (including a debug exception made pending by VM entry). </span>
<span id="to_4017" class="t s5_4017">• </span><span id="tp_4017" class="t s4_4017">The blocking of non-maskable interrupts (NMIs) is determined as follows: </span>
<span id="tq_4017" class="t s4_4017">— </span><span id="tr_4017" class="t s4_4017">If the “virtual NMIs” VM-execution control is 0, NMIs are blocked if and only if bit 3 (blocking by NMI) in the </span>
<span id="ts_4017" class="t s4_4017">interruptibility-state field is 1. If the “NMI exiting” VM-execution control is 0, execution of the IRET </span>
<span id="tt_4017" class="t s4_4017">instruction removes this blocking (even if the instruction generates a fault). If the “NMI exiting” control is </span>
<span id="tu_4017" class="t s4_4017">1, IRET does not affect this blocking. </span>
<span id="tv_4017" class="t s4_4017">— </span><span id="tw_4017" class="t s4_4017">The following items describe the use of bit 3 (blocking by NMI) in the interruptibility-state field if the </span>
<span id="tx_4017" class="t s4_4017">“virtual NMIs” VM-execution control is 1: </span>
<span id="ty_4017" class="t s6_4017">• </span><span id="tz_4017" class="t s4_4017">The bit’s value does not affect the blocking of NMIs after VM entry. NMIs are not blocked in VMX non- </span>
<span id="t10_4017" class="t s4_4017">root operation (except for ordinary blocking for other reasons, such as by the MOV SS instruction, the </span>
<span id="t11_4017" class="t s4_4017">wait-for-SIPI state, etc.) </span>
<span id="t12_4017" class="t s6_4017">• </span><span id="t13_4017" class="t s4_4017">The bit’s value determines whether there is virtual-NMI blocking after VM entry. If the bit is 1, virtual- </span>
<span id="t14_4017" class="t s4_4017">NMI blocking is in effect after VM entry. If the bit is 0, there is no virtual-NMI blocking after VM entry </span>
<span id="t15_4017" class="t s4_4017">unless the VM entry is injecting an NMI (see Section 27.6.1.1). Execution of IRET removes virtual-NMI </span>
<span id="t16_4017" class="t s4_4017">blocking (even if the instruction generates a fault). </span>
<span id="t17_4017" class="t s4_4017">If the “NMI exiting” VM-execution control is 0, the “virtual NMIs” control must be 0; see Section 27.2.1.1. </span>
<span id="t18_4017" class="t s5_4017">• </span><span id="t19_4017" class="t s4_4017">Blocking of system-management interrupts (SMIs) is determined as follows: </span>
<span id="t1a_4017" class="t s4_4017">— </span><span id="t1b_4017" class="t s4_4017">If the VM entry was not executed in system-management mode (SMM), SMI blocking is unchanged by </span>
<span id="t1c_4017" class="t s4_4017">VM entry. </span>
<span id="t1d_4017" class="t s4_4017">— </span><span id="t1e_4017" class="t s4_4017">If the VM entry was executed in SMM, SMIs are blocked after VM entry if and only if the bit 2 in the inter- </span>
<span id="t1f_4017" class="t s4_4017">ruptibility-state field is 1. </span>
<span id="t1g_4017" class="t s3_4017">27.7.2 </span><span id="t1h_4017" class="t s3_4017">Activity State </span>
<span id="t1i_4017" class="t s4_4017">The activity-state field in the guest-state area controls whether, after VM entry, the logical processor is active or in </span>
<span id="t1j_4017" class="t s4_4017">one of the inactive states identified in Section 25.4.2. The use of this field is determined as follows: </span>
<span id="t1k_4017" class="t s5_4017">• </span><span id="t1l_4017" class="t s4_4017">If the VM entry is vectoring, the logical processor is in the active state after VM entry. While the consistency </span>
<span id="t1m_4017" class="t s4_4017">checks described in Section 27.3.1.5 on the activity-state field do apply in this case, the contents of the </span>
<span id="t1n_4017" class="t s4_4017">activity-state field do not determine the activity state after VM entry. </span>
<span id="t1o_4017" class="t s5_4017">• </span><span id="t1p_4017" class="t s4_4017">If the VM entry is not vectoring, the logical processor ends VM entry in the activity state specified in the guest- </span>
<span id="t1q_4017" class="t s4_4017">state area. If VM </span><span id="t1r_4017" class="t s4_4017">entry ends with the logical processor in an inactive activity state, the VM </span><span id="t1s_4017" class="t s4_4017">entry generates any </span>
<span id="t1t_4017" class="t s4_4017">special bus cycle that is normally generated when that activity state is entered from the active state. If </span>
<span id="t1u_4017" class="t s4_4017">VM entry would end with the logical processor in the shutdown state and the logical processor is in SMX </span>
<span id="t1v_4017" class="t s4_4017">operation, </span>
<span id="t1w_4017" class="t s7_4017">1 </span>
<span id="t1x_4017" class="t s4_4017">an Intel </span>
<span id="t1y_4017" class="t s7_4017">® </span>
<span id="t1z_4017" class="t s4_4017">TXT shutdown condition occurs. The error code used is 0000H, indicating “legacy </span>
<span id="t20_4017" class="t s4_4017">shutdown.” See the Intel </span>
<span id="t21_4017" class="t s7_4017">® </span>
<span id="t22_4017" class="t s4_4017">Trusted Execution Technology Preliminary Architecture Specification. </span>
<span id="t23_4017" class="t s8_4017">1. </span><span id="t24_4017" class="t s8_4017">A logical processor is in SMX operation if GETSEC[SEXIT] has not been executed since the last execution of GETSEC[SENTER]. See </span>
<span id="t25_4017" class="t s8_4017">Chapter 6, “Safer Mode Extensions Reference,” in the Intel </span>
<span id="t26_4017" class="t s7_4017">® </span>
<span id="t27_4017" class="t s8_4017">64 and IA-32 Architectures Software Developer’s Manual, Volume 2B. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
