# AES-256-Bit-Encryption-Algorithm
VHDL design of AES-256 bit encryption algorithm with 6 button push authentication, implemented on spartan 6 FPGA
