#include "Memory/DRAMAddr.hpp"
#include "GlobalDefines.hpp"

// initialize static variable
std::map<size_t, MemConfiguration> DRAMAddr::Configs;

void DRAMAddr::initialize(uint64_t num_bank_rank_functions, volatile char *start_address) {
  // TODO: This is a shortcut to check if it's a single rank dimm or dual rank in order to load the right memory
  //  configuration. We should get these infos from dmidecode to do it properly, but for now this is easier.
  size_t num_ranks;
  if (num_bank_rank_functions==5) {
    num_ranks = RANKS(2);
  } else if (num_bank_rank_functions==4) {
    num_ranks = RANKS(1);
  } else {
    Logger::log_error("Could not initialize DRAMAddr as #ranks seems not to be 1 or 2.");
    exit(1);
  }
  DRAMAddr::load_mem_config((CHANS(CHANNEL) | DIMMS(DIMM) | num_ranks | BANKS(NUM_BANKS)));
  DRAMAddr::set_base_msb((void *) start_address);
}

void DRAMAddr::set_base_msb(void *buff) {
  base_msb = (size_t) buff & (~((size_t) (1ULL << 30UL) - 1UL));  // get higher order bits above the super page
}

// TODO we can create a DRAMconfig class to load the right matrix depending on
// the configuration. You could also test it by checking if you can trigger bank conflcits
void DRAMAddr::load_mem_config(mem_config_t cfg) {
  DRAMAddr::initialize_configs();
  MemConfig = Configs[cfg];
}

DRAMAddr::DRAMAddr() = default;

DRAMAddr::DRAMAddr(size_t bk, size_t r, size_t c) {
  bank = bk;
  row = r;
  col = c;
}

DRAMAddr::DRAMAddr(void *addr) {
  auto p = (size_t) addr;
  size_t res = 0;
  for (unsigned long i : MemConfig.DRAM_MTX) {
    res <<= 1ULL;
    res |= (size_t) __builtin_parityl(p & i);
  }
  bank = (res >> MemConfig.BK_SHIFT) & MemConfig.BK_MASK;
  row = (res >> MemConfig.ROW_SHIFT) & MemConfig.ROW_MASK;
  col = (res >> MemConfig.COL_SHIFT) & MemConfig.COL_MASK;
}

size_t DRAMAddr::linearize() const {
  return (this->bank << MemConfig.BK_SHIFT) | (this->row << MemConfig.ROW_SHIFT) | (this->col << MemConfig.COL_SHIFT);
}

void *DRAMAddr::to_virt() {
  return const_cast<const DRAMAddr *>(this)->to_virt();
}

void *DRAMAddr::to_virt() const {
  size_t res = 0;
  size_t l = this->linearize();
  for (unsigned long i : MemConfig.ADDR_MTX) {
    res <<= 1ULL;
    res |= (size_t) __builtin_parityl(l & i);
  }
  void *v_addr = (void *) (base_msb | res);
  return v_addr;
}

std::string DRAMAddr::to_string() {
  char buff[1024];
  sprintf(buff, "DRAMAddr(b: %zu, r: %zu, c: %zu) = %p",
      this->bank,
      this->row,
      this->col,
      this->to_virt());
  return std::string(buff);
}

std::string DRAMAddr::to_string_compact() const {
  char buff[1024];
  sprintf(buff, "(%ld,%ld,%ld)",
      this->bank,
      this->row,
      this->col);
  return std::string(buff);
}

DRAMAddr DRAMAddr::add(size_t bank_increment, size_t row_increment, size_t column_increment) const {
  return {bank + bank_increment, row + row_increment, col + column_increment};
}

void DRAMAddr::add_inplace(size_t bank_increment, size_t row_increment, size_t column_increment) {
  bank += bank_increment;
  row += row_increment;
  col += column_increment;
}

// Define the static DRAM configs
MemConfiguration DRAMAddr::MemConfig;
size_t DRAMAddr::base_msb;

#ifdef ENABLE_JSON

nlohmann::json DRAMAddr::get_memcfg_json() {
  std::map<size_t, nlohmann::json> memcfg_to_json = {
      {(CHANS(1UL) | DIMMS(1UL) | RANKS(1UL) | BANKS(16UL)),
       nlohmann::json{
           {"channels", 1},
           {"dimms", 1},
           {"ranks", 1},
           {"banks", 16}}},
      {(CHANS(1UL) | DIMMS(1UL) | RANKS(2UL) | BANKS(16UL)),
       nlohmann::json{
           {"channels", 1},
           {"dimms", 1},
           {"ranks", 2},
           {"banks", 16}}}
  };
  return memcfg_to_json[MemConfig.IDENTIFIER];
}

#endif

void DRAMAddr::initialize_configs() {
  struct MemConfiguration single_rank = {
      .IDENTIFIER = (CHANS(1UL) | DIMMS(1UL) | RANKS(1UL) | BANKS(16UL)),
      .BK_SHIFT =  26,
      .BK_MASK =  (0b1111),
      .ROW_SHIFT =  0,
      .ROW_MASK =  (0b1111111111111),
      .COL_SHIFT =  13,
      .COL_MASK =  (0b1111111111111),
      /* maps a virtual addr -> DRAM addr: bank (4 bits) | col (13 bits) | row (13 bits) */
      .DRAM_MTX =  {
          0b000000000000000010000001000000, /* 0x02040 bank b3 = addr b6 + b13 */
          0b000000000000100100000000000000, /* 0x24000 bank b2 = addr b14 + b17 */
          0b000000000001001000000000000000, /* 0x48000 bank b1 = addr b15 + b18 */
          0b000000000010010000000000000000, /* 0x90000 bank b0 = addr b16 + b19 */
          0b000000000000000010000000000000, /* col b12 = addr b13 */
          0b000000000000000001000000000000, /* col b11 = addr b12 */
          0b000000000000000000100000000000, /* col b10 = addr b11 */
          0b000000000000000000010000000000, /* col b9 = addr b10 */
          0b000000000000000000001000000000, /* col b8 = addr b9 */
          0b000000000000000000000100000000, /* col b7 = addr b8*/
          0b000000000000000000000010000000, /* col b6 = addr b7 */
          0b000000000000000000000000100000, /* col b5 = addr b5 */
          0b000000000000000000000000010000, /* col b4 = addr b4*/
          0b000000000000000000000000001000, /* col b3 = addr b3 */
          0b000000000000000000000000000100, /* col b2 = addr b2 */
          0b000000000000000000000000000010, /* col b1 = addr b1 */
          0b000000000000000000000000000001, /* col b0 = addr b0*/
          0b100000000000000000000000000000, /* row b12 = addr b29 */
          0b010000000000000000000000000000, /* row b11 = addr b28 */
          0b001000000000000000000000000000, /* row b10 = addr b27 */
          0b000100000000000000000000000000, /* row b9 = addr b26 */
          0b000010000000000000000000000000, /* row b8 = addr b25 */
          0b000001000000000000000000000000, /* row b7 = addr b24 */
          0b000000100000000000000000000000, /* row b6 = addr b23 */
          0b000000010000000000000000000000, /* row b5 = addr b22 */
          0b000000001000000000000000000000, /* row b4 = addr b21 */
          0b000000000100000000000000000000, /* row b3 = addr b20 */
          0b000000000010000000000000000000, /* row b2 = addr b19 */
          0b000000000001000000000000000000, /* row b1 = addr b18 */
          0b000000000000100000000000000000, /* row b0 = addr b17 */
          },
      /* maps a DRAM addr (bank | col | row) --> virtual addr */
      .ADDR_MTX =  {
          0b000000000000000001000000000000, /* addr b29 = row b12 */
          0b000000000000000000100000000000, /* addr b28 = row b11 */
          0b000000000000000000010000000000, /* addr b27 = row b10 */
          0b000000000000000000001000000000, /* addr b26 = row b9 */
          0b000000000000000000000100000000, /* addr b25 = row b8 */
          0b000000000000000000000010000000, /* addr b24 = row b7 */
          0b000000000000000000000001000000, /* addr b23 = row b6 */
          0b000000000000000000000000100000, /* addr b22 = row b5 */
          0b000000000000000000000000010000, /* addr b21 = row b4 */
          0b000000000000000000000000001000, /* addr b20 = row b3 */
          0b000000000000000000000000000100, /* addr b19 = row b2 */
          0b000000000000000000000000000010, /* addr b18 = row b1 */
          0b000000000000000000000000000001, /* addr b17 = row b0 */
          0b000100000000000000000000000100, /* addr b16 = bank b0 + row b2 (addr b19) */
          0b001000000000000000000000000010, /* addr b15 = bank b1 + row b1 (addr b18) */
          0b010000000000000000000000000001, /* addr b14 = bank b2 + row b0 (addr b17) */
          0b000010000000000000000000000000, /* addr b13 = col b12 */
          0b000001000000000000000000000000, /* addr b12 = col b11 */
          0b000000100000000000000000000000, /* addr b11 = col b10 */
          0b000000010000000000000000000000, /* addr b10 = col b9 */
          0b000000001000000000000000000000, /* addr b9 = col b8 */
          0b000000000100000000000000000000, /* addr b8 = col b7 */
          0b000000000010000000000000000000, /* addr b7 = col b6 */
          0b100010000000000000000000000000, /* addr b6 = bank b3 + col b12 (addr b13)*/
          0b000000000001000000000000000000, /* addr b5 = col b5 */
          0b000000000000100000000000000000, /* addr b4 = col b4 */
          0b000000000000010000000000000000, /* addr b3 = col b3 */
          0b000000000000001000000000000000, /* addr b2 = col b2 */
          0b000000000000000100000000000000, /* addr b1 = col b1 */
          0b000000000000000010000000000000  /* addr b0 = col b0 */
      }
  };
  struct MemConfiguration dual_rank = {
      .IDENTIFIER = (CHANS(1UL) | DIMMS(1UL) | RANKS(2UL) | BANKS(16UL)),
      .BK_SHIFT = 24,
      .BK_MASK = (0b000000000000000000000000111111),
      .ROW_SHIFT = 0,
      .ROW_MASK = (0b000000000000000000111111111111),
      .COL_SHIFT = 12,
      .COL_MASK = (0b000000000000000000111111111111),
      .DRAM_MTX = {          
          0b000000000000000000000010000000,
          0b000000000000000000000100000000,
          0b000000000000000000001000000000,
          0b000000000000000000010000000000,
          0b000000000000000000100000000000,
          0b000000000000000000000001000000,
          0b000000000000100000000000000000,
          0b000000000000010000000000000000,
          0b000000000000001000000000000000,
          0b000000000000000100000000000000,
          0b000000000000000010000000000000,
          0b000000000000000001000000000000,
          0b000000000000000000000000100000,
          0b000000000000000000000000010000,
          0b000000000000000000000000001000,
          0b000000000000000000000000000100,
          0b000000000000000000000000000010,
          0b000000000000000000000000000001,
          0b100000000000000000000000000000,
          0b010000000000000000000000000000,
          0b001000000000000000000000000000,
          0b000100000000000000000000000000,
          0b000010000000000000000000000000,
          0b000001000000000000000000000000,
          0b000000100000000000000000000000,
          0b000000010000000000000000000000,
          0b000000001000000000000000000000,
          0b000000000100000000000000000000,
          0b000000000010000000000000000000,
          0b000000000001000000000000000000
       },
      .ADDR_MTX = {          
          0b000000000000000000100000000000,
          0b000000000000000000010000000000,
          0b000000000000000000001000000000,
          0b000000000000000000000100000000,
          0b000000000000000000000010000000,
          0b000000000000000000000001000000,
          0b000000000000000000000000100000,
          0b000000000000000000000000010000,
          0b000000000000000000000000001000,
          0b000000000000000000000000000100,
          0b000000000000000000000000000010,
          0b000000000000000000000000000001,
          0b000000100000000000000000000000,
          0b000000010000000000000000000000,
          0b000000001000000000000000000000,
          0b000000000100000000000000000000,
          0b000000000010000000000000000000,
          0b000000000001000000000000000000,
          0b000010000000000000000000000000,
          0b000100000000000000000000000000,
          0b001000000000000000000000000000,
          0b010000000000000000000000000000,
          0b100000000000000000000000000000,
          0b000001000000000000000000000000,
          0b000000000000100000000000000000,
          0b000000000000010000000000000000,
          0b000000000000001000000000000000,
          0b000000000000000100000000000000,
          0b000000000000000010000000000000,
          0b000000000000000001000000000000
       }
  };
  DRAMAddr::Configs = {
      {(CHANS(1UL) | DIMMS(1UL) | RANKS(1UL) | BANKS(16UL)), single_rank},
      {(CHANS(1UL) | DIMMS(1UL) | RANKS(2UL) | BANKS(16UL)), dual_rank}
 };
}

#ifdef ENABLE_JSON

void to_json(nlohmann::json &j, const DRAMAddr &p) {
  j = {{"bank", p.bank},
       {"row", p.row},
       {"col", p.col}
  };
}

void from_json(const nlohmann::json &j, DRAMAddr &p) {
  j.at("bank").get_to(p.bank);
  j.at("row").get_to(p.row);
  j.at("col").get_to(p.col);
}

#endif
