5 14 fd01 45 *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (fsm5.2.vcd) 2 -o (fsm5.2.cdd) 2 -v (fsm5.2.v) 2 -F (main=state,next_state[1]) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 fsm5.2.v 1 51 1
2 1 14 14 110015 2d 1 100c 0 0 1 1 clock
2 2 14 14 90015 44 27 100a 1 0 1 18 0 1 0 0 0 0
2 3 14 14 410041 4 0 1008 0 0 32 48 1 0
2 4 14 14 360042 4 23 100c 0 3 1 18 0 1 0 0 0 0 next_state
2 5 14 14 290032 1 32 1004 0 0 1 1 STATE_IDLE
2 6 14 14 210032 5 1a 100c 4 5 1 18 0 1 1 1 0 0
2 7 14 14 210025 2 1 100c 0 0 1 1 reset
2 8 14 14 210042 5 19 100c 6 7 1 18 0 1 1 1 0 0
2 9 14 14 18001c 0 1 1410 0 0 1 1 state
2 10 14 14 180042 16 38 e 8 9
2 11 16 16 1a001e 3 1 100c 0 0 1 1 valid
2 12 16 16 1a001e 3 29 1008 11 0 1 18 0 1 0 0 0 0
2 13 16 16 120015 3 1 100c 0 0 1 1 head
2 14 16 16 120015 3 29 1008 13 0 1 18 0 1 0 0 0 0
2 15 16 16 9000d 3 1 100c 0 0 1 1 state
2 16 16 16 9000d 3 29 1008 15 0 1 18 0 1 0 0 0 0
2 17 16 16 90015 5 2b 1008 14 16 1 18 0 1 0 0 0 0
2 18 16 16 9001e b 2b 100a 12 17 1 18 0 1 0 0 0 0
2 19 17 17 20006 5 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 20 24 24 1c001c 4 0 1004 0 0 32 48 0 0
2 21 24 24 11001d 4 23 100c 0 20 1 18 0 1 0 0 0 0 next_state
2 22 24 24 100010 4 1b 100c 21 0 1 18 0 1 1 1 0 0
2 23 24 24 7000c 0 1 1410 0 0 1 1 msg_ip
2 24 24 24 7001d 4 35 e 22 23
2 25 46 46 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$2
2 26 0 0 0 5 0 1008 0 0 32 48 1 0
2 27 0 0 0 5 23 100e 0 26 1 18 0 1 0 0 0 0 next_state
2 28 0 0 0 4 1 100e 0 0 1 1 state
1 clock 1 6 107000f 1 0 0 0 1 17 0 1 0 1 1 0
1 reset 2 7 7000f 1 0 0 0 1 17 0 1 0 0 1 0
1 state 3 8 7000f 1 0 0 0 1 17 0 1 0 1 1 0
1 next_state 4 9 107000f 1 0 1 0 2 17 0 3 0 3 3 0
1 msg_ip 5 10 6000f 1 0 0 0 1 17 1 1 0 1 1 0
1 head 6 11 7000f 1 0 0 0 1 17 0 1 0 1 1 0
1 valid 7 12 7000f 1 0 0 0 1 17 0 1 0 1 1 0
1 STATE_IDLE 8 0 c0000 1 0 31 0 1 17 0 0 0 0 0 0
1 STATE_SEND 9 0 c0000 1 0 31 0 1 17 1 0 0 0 0 0
4 28 f 28 28
4 27 f 27 27
4 10 6 2 2
4 2 1 10 0
4 19 6 18 0
4 18 1 19 0
4 24 f 24 24
4 25 1 0 0
6 28 27 1  0 2 2 1 16 0 0  1 16 1 0  1 16 0 0  1 16 1 0   3  0 0 1  0 1 1  1 0 1
3 1 main.u$0 "main.u$0" 0 fsm5.2.v 17 22 1
2 29 19 19 5000e 1 32 1004 0 0 1 1 STATE_IDLE
2 30 18 18 9000d 7 1 100e 0 0 1 1 state
2 31 19 19 0 5 2d 100e 29 30 1 18 0 1 1 1 0 0
2 32 20 20 5000e 1 32 1008 0 0 1 1 STATE_SEND
2 33 20 20 0 2 2d 100e 32 30 1 18 0 1 1 1 0 0
2 34 20 20 500053 1 0 21008 0 0 1 16 1 0
2 35 20 20 45004e 1 32 1004 0 0 1 1 STATE_IDLE
2 36 20 20 450053 1 31 1008 34 35 2 18 0 3 2 1 0 0
2 37 20 20 440054 1 26 1008 36 0 2 18 0 3 2 1 0 0
2 38 20 20 3c003f 1 0 21004 0 0 1 16 0 0
2 39 20 20 31003a 1 32 1008 0 0 1 1 STATE_SEND
2 40 20 20 31003f 1 31 1008 38 39 2 18 0 3 1 2 0 0
2 41 20 20 300040 1 26 1008 40 0 2 18 0 3 1 2 0 0
2 42 20 20 200040 1 1a 1008 37 41 2 18 0 3 2 1 0 0
2 43 20 20 200024 1 1 1004 0 0 1 1 valid
2 44 20 20 200054 1 19 1008 42 43 2 18 0 3 2 1 0 0
2 45 20 20 12001b 0 1 1410 0 0 2 1 next_state
2 46 20 20 120054 1 37 1a 44 45
2 47 19 19 500053 1 0 21008 0 0 1 16 1 0
2 48 19 19 45004e 1 32 1004 0 0 1 1 STATE_IDLE
2 49 19 19 450053 1 31 1008 47 48 2 18 0 3 2 1 0 0
2 50 19 19 440054 1 26 1008 49 0 2 18 0 3 2 1 0 0
2 51 19 19 3c003f 1 0 21004 0 0 1 16 0 0
2 52 19 19 31003a 1 32 1008 0 0 1 1 STATE_SEND
2 53 19 19 31003f 1 31 1008 51 52 2 18 0 3 1 2 0 0
2 54 19 19 300040 1 26 1008 53 0 2 18 0 3 1 2 0 0
2 55 19 19 1f0040 3 1a 1008 50 54 2 18 0 3 3 3 0 0
2 56 19 19 28002b 3 1 100c 0 0 1 1 head
2 57 19 19 200024 3 1 100c 0 0 1 1 valid
2 58 19 19 20002b 3 8 20138c 56 57 1 18 0 1 1 1 1 0
2 59 19 19 1f0054 3 19 1008 55 58 2 18 0 3 3 3 0 0
2 60 19 19 12001b 0 1 1410 0 0 2 1 next_state
2 61 19 19 120054 3 37 a 59 60
4 46 0 0 0
4 33 0 46 0
4 61 0 0 0
4 31 11 61 33
3 1 main.u$1 "main.u$1" 0 fsm5.2.v 26 44 1
3 1 main.u$2 "main.u$2" 0 fsm5.2.v 46 49 1
2 62 47 47 9000c 1 0 21004 0 0 1 16 0 0
2 63 47 47 10005 0 1 1410 0 0 1 1 clock
2 64 47 47 1000c 1 37 16 62 63
2 65 48 48 10007 1 68 1002 0 0 1 18 0 1 0 0 0 0
2 66 48 48 b000b 1 0 1008 0 0 32 48 1 0
2 67 48 48 9000c 59 2c 900a 66 0 32 18 0 ffffffff 0 0 0 0
2 68 48 48 17001b 2c 1 101c 0 0 1 1 clock
2 69 48 48 160016 2c 1b 102c 68 0 1 18 0 1 1 1 0 0
2 70 48 48 e0012 0 1 1410 0 0 1 1 clock
2 71 48 48 e001b 2c 37 3e 69 70
4 71 6 67 67
4 67 0 71 0
4 65 0 0 67
4 64 11 65 65
