<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Mar 31 22:38:13 2020" VIVADOVERSION="2019.2">

  <SYSTEMINFO ARCH="spartan7" DEVICE="7s100" NAME="bd_d92b" PACKAGE="fgga676" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="150000000" DIR="I" NAME="aclk_axis" SIGIS="clk" SIGNAME="External_Ports_aclk_axis">
      <CONNECTIONS>
        <CONNECTION INSTANCE="vsc" PORT="ap_clk"/>
        <CONNECTION INSTANCE="hsc" PORT="ap_clk"/>
        <CONNECTION INSTANCE="axis_register_slice_0" PORT="aclk"/>
        <CONNECTION INSTANCE="axis_fifo" PORT="s_axis_aclk"/>
        <CONNECTION INSTANCE="rst_axis" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="reset_sel_axis" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="input_size_set" PORT="aclk"/>
        <CONNECTION INSTANCE="smartconnect_0" PORT="aclk1"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="75000000" DIR="I" NAME="aclk_ctrl" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aresetn_ctrl" SIGIS="rst" SIGNAME="External_Ports_aresetn_ctrl">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="aresetn"/>
        <CONNECTION INSTANCE="rst_axis" PORT="ext_reset_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="aresetn_io_axis" RIGHT="0" SIGIS="rst" SIGNAME="xlslice_0_Dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xlslice_0" PORT="Dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="23" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="input_size_set_s_axis_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="input_size_set" PORT="s_axis_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="s_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="input_size_set_s_axis_tdest">
      <CONNECTIONS>
        <CONNECTION INSTANCE="input_size_set" PORT="s_axis_tdest"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="s_axis_tid" RIGHT="0" SIGIS="undef" SIGNAME="input_size_set_s_axis_tid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="input_size_set" PORT="s_axis_tid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="input_size_set_s_axis_tkeep">
      <CONNECTIONS>
        <CONNECTION INSTANCE="input_size_set" PORT="s_axis_tkeep"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="input_size_set_s_axis_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="input_size_set" PORT="s_axis_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="input_size_set_s_axis_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="input_size_set" PORT="s_axis_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="s_axis_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="input_size_set_s_axis_tstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="input_size_set" PORT="s_axis_tstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="s_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="input_size_set_s_axis_tuser">
      <CONNECTIONS>
        <CONNECTION INSTANCE="input_size_set" PORT="s_axis_tuser"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="input_size_set_s_axis_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="input_size_set" PORT="s_axis_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="17" NAME="s_axi_ctrl_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="s_axi_ctrl_awprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="s_axi_ctrl_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="s_axi_ctrl_awready" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axi_ctrl_wdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="s_axi_ctrl_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="s_axi_ctrl_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="s_axi_ctrl_wready" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_ctrl_bresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="s_axi_ctrl_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="s_axi_ctrl_bready" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="17" NAME="s_axi_ctrl_araddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="s_axi_ctrl_arprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="s_axi_ctrl_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="s_axi_ctrl_arready" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s_axi_ctrl_rdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_ctrl_rresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="s_axi_ctrl_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="s_axi_ctrl_rready" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="23" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hsc_m_axis_video_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hsc" PORT="m_axis_video_TDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="hsc_m_axis_video_TDEST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hsc" PORT="m_axis_video_TDEST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axis_tid" RIGHT="0" SIGIS="undef" SIGNAME="hsc_m_axis_video_TID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hsc" PORT="m_axis_video_TID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="hsc_m_axis_video_TKEEP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hsc" PORT="m_axis_video_TKEEP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axis_tlast" RIGHT="0" SIGIS="undef" SIGNAME="hsc_m_axis_video_TLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hsc" PORT="m_axis_video_TLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="hsc_m_axis_video_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hsc" PORT="m_axis_video_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axis_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="hsc_m_axis_video_TSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hsc" PORT="m_axis_video_TSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="hsc_m_axis_video_TUSER">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hsc" PORT="m_axis_video_TUSER"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="hsc_m_axis_video_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hsc" PORT="m_axis_video_TVALID"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_s_axi_ctrl" DATAWIDTH="32" NAME="s_axi_ctrl" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="75000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="18"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="/axi_ethernet_0_refclk_clk_out1"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_ctrl_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_ctrl_awprot"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_ctrl_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_ctrl_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_ctrl_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_ctrl_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_ctrl_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_ctrl_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_ctrl_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_ctrl_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_ctrl_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_ctrl_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_ctrl_arprot"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_ctrl_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_ctrl_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_ctrl_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_ctrl_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_ctrl_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_ctrl_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CTRL_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_CTRL_HIGHADDR" HIGHVALUE="0x0000FFFF" INSTANCE="hsc" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="s_axi_ctrl" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_CTRL"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00010000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0001FFFF" INSTANCE="reset_sel_axis" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="s_axi_ctrl" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CTRL_BASEADDR" BASEVALUE="0x00020000" HIGHNAME="C_S_AXI_CTRL_HIGHADDR" HIGHVALUE="0x0002FFFF" INSTANCE="vsc" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="s_axi_ctrl" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_CTRL"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="hsc"/>
        <PERIPHERAL INSTANCE="reset_sel_axis"/>
        <PERIPHERAL INSTANCE="vsc"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axis" NAME="s_axis" TYPE="SLAVE">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="150000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="/axi_ethernet_0_refclk_clk_out1"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
        <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_tdest"/>
        <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_tid"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
        <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_axis_tstrb"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_tuser"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="hsc_m_axis_video" NAME="m_axis" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="150000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="/axi_ethernet_0_refclk_clk_out1"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
        <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_tdest"/>
        <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_tid"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
        <PORTMAP LOGICAL="TSTRB" PHYSICAL="m_axis_tstrb"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_tuser"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="2" FULLNAME="/axis_fifo" HWVERSION="2.0" INSTANCE="axis_fifo" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_data_fifo;v=v2_0;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="spartan7"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000011111111"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ECC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="C_USE_ADV_FEATURES" VALUE="825241648"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_AEMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_EMPTY" VALUE="0"/>
        <PARAMETER NAME="PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="HAS_AFULL" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_FULL" VALUE="0"/>
        <PARAMETER NAME="PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="ENABLE_ECC" VALUE="0"/>
        <PARAMETER NAME="HAS_ECC_ERR_INJECT" VALUE="0"/>
        <PARAMETER NAME="FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d92b_axis_fifo_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="s_axis_aresetn" SIGIS="rst" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="150000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk_axis">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_axis"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="axis_fifo_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vsc" PORT="m_axis_video_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="axis_fifo_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vsc" PORT="m_axis_video_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_fifo_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vsc" PORT="m_axis_video_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axis_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="axis_fifo_s_axis_tstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vsc" PORT="m_axis_video_TSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axis_fifo_s_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vsc" PORT="m_axis_video_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="axis_fifo_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vsc" PORT="m_axis_video_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tid" RIGHT="0" SIGIS="undef" SIGNAME="axis_fifo_s_axis_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vsc" PORT="m_axis_video_TID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="axis_fifo_s_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vsc" PORT="m_axis_video_TDEST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="axis_fifo_s_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vsc" PORT="m_axis_video_TUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="axis_fifo_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hsc" PORT="s_axis_video_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="axis_fifo_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hsc" PORT="s_axis_video_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_fifo_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hsc" PORT="s_axis_video_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axis_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="axis_fifo_m_axis_tstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hsc" PORT="s_axis_video_TSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axis_fifo_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hsc" PORT="s_axis_video_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="axis_fifo_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hsc" PORT="s_axis_video_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_tid" RIGHT="0" SIGIS="undef" SIGNAME="axis_fifo_m_axis_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hsc" PORT="s_axis_video_TID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="axis_fifo_m_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hsc" PORT="s_axis_video_TDEST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="axis_fifo_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hsc" PORT="s_axis_video_TUSER"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="vsc_m_axis_video" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="150000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/axi_ethernet_0_refclk_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_tdest"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_tid"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_axis_tstrb"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_fifo_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="150000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/axi_ethernet_0_refclk_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_tdest"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_tid"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="m_axis_tstrb"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="20" FULLNAME="/axis_register_slice_0" HWVERSION="1.1" INSTANCE="axis_register_slice_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_register_slice" VLNV="xilinx.com:ip:axis_register_slice:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_register_slice;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="spartan7"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000011111111"/>
        <PARAMETER NAME="C_REG_CONFIG" VALUE="1"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="REG_CONFIG" VALUE="1"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d92b_axis_register_slice_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="150000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk_axis">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_axis"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="axis_register_slice_0_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="input_size_set" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="axis_register_slice_0_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="input_size_set" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_register_slice_0_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="input_size_set" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axis_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="axis_register_slice_0_s_axis_tstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="input_size_set" PORT="m_axis_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axis_register_slice_0_s_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="input_size_set" PORT="m_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="axis_register_slice_0_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="input_size_set" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tid" RIGHT="0" SIGIS="undef" SIGNAME="axis_register_slice_0_s_axis_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="input_size_set" PORT="m_axis_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="axis_register_slice_0_s_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="input_size_set" PORT="m_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="axis_register_slice_0_s_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="input_size_set" PORT="m_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="axis_register_slice_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vsc" PORT="s_axis_video_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="axis_register_slice_0_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vsc" PORT="s_axis_video_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_register_slice_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vsc" PORT="s_axis_video_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axis_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="axis_register_slice_0_m_axis_tstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vsc" PORT="s_axis_video_TSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axis_register_slice_0_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vsc" PORT="s_axis_video_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="axis_register_slice_0_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vsc" PORT="s_axis_video_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_tid" RIGHT="0" SIGIS="undef" SIGNAME="axis_register_slice_0_m_axis_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vsc" PORT="s_axis_video_TID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="axis_register_slice_0_m_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vsc" PORT="s_axis_video_TDEST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="axis_register_slice_0_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vsc" PORT="s_axis_video_TUSER"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="input_size_set_M_AXIS" NAME="S_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="150000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/axi_ethernet_0_refclk_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_axis_tstrb"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_tid"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_tdest"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_tuser"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_register_slice_0_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="150000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/axi_ethernet_0_refclk_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="m_axis_tstrb"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_tid"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_tdest"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_tuser"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/hsc" HWVERSION="1.0" INSTANCE="hsc" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_hscaler" VLNV="xilinx.com:ip:v_hscaler:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d92b_hsc_0"/>
        <PARAMETER NAME="SAMPLES_PER_CLOCK" VALUE="1"/>
        <PARAMETER NAME="MAX_COLS" VALUE="4096"/>
        <PARAMETER NAME="MAX_ROWS" VALUE="2160"/>
        <PARAMETER NAME="MAX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="NUM_VIDEO_COMPONENTS" VALUE="3"/>
        <PARAMETER NAME="PHASE_SHIFT" VALUE="6"/>
        <PARAMETER NAME="SCALE_MODE" VALUE="2"/>
        <PARAMETER NAME="TAPS" VALUE="8"/>
        <PARAMETER NAME="ENABLE_422" VALUE="0"/>
        <PARAMETER NAME="ENABLE_420" VALUE="0"/>
        <PARAMETER NAME="ENABLE_CSC" VALUE="0"/>
        <PARAMETER NAME="USE_URAM" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CTRL_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_S_AXI_CTRL_HIGHADDR" VALUE="0x0000FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="s_axi_CTRL_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="hsc_s_axi_CTRL_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_AWVALID" SIGIS="undef" SIGNAME="hsc_s_axi_CTRL_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_AWREADY" SIGIS="undef" SIGNAME="hsc_s_axi_CTRL_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_CTRL_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="hsc_s_axi_CTRL_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_CTRL_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hsc_s_axi_CTRL_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_WVALID" SIGIS="undef" SIGNAME="hsc_s_axi_CTRL_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_WREADY" SIGIS="undef" SIGNAME="hsc_s_axi_CTRL_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CTRL_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="hsc_s_axi_CTRL_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_BVALID" SIGIS="undef" SIGNAME="hsc_s_axi_CTRL_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_BREADY" SIGIS="undef" SIGNAME="hsc_s_axi_CTRL_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_CTRL_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="hsc_s_axi_CTRL_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_ARVALID" SIGIS="undef" SIGNAME="hsc_s_axi_CTRL_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_ARREADY" SIGIS="undef" SIGNAME="hsc_s_axi_CTRL_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_CTRL_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="hsc_s_axi_CTRL_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CTRL_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="hsc_s_axi_CTRL_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_RVALID" SIGIS="undef" SIGNAME="hsc_s_axi_CTRL_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_RREADY" SIGIS="undef" SIGNAME="hsc_s_axi_CTRL_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="150000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_aclk_axis">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_axis"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" NAME="s_axis_video_TVALID" SIGIS="undef" SIGNAME="axis_fifo_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_fifo" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_video_TREADY" SIGIS="undef" SIGNAME="axis_fifo_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_fifo" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="s_axis_video_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="axis_fifo_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_fifo" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axis_video_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="axis_fifo_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_fifo" PORT="m_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axis_video_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axis_fifo_m_axis_tstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_fifo" PORT="m_axis_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_video_TUSER" RIGHT="0" SIGIS="undef" SIGNAME="axis_fifo_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_fifo" PORT="m_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_video_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="axis_fifo_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_fifo" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_video_TID" RIGHT="0" SIGIS="undef" SIGNAME="axis_fifo_m_axis_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_fifo" PORT="m_axis_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_video_TDEST" RIGHT="0" SIGIS="undef" SIGNAME="axis_fifo_m_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_fifo" PORT="m_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_TVALID" SIGIS="undef" SIGNAME="hsc_m_axis_video_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_video_TREADY" SIGIS="undef" SIGNAME="hsc_m_axis_video_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="m_axis_video_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="hsc_m_axis_video_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axis_video_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="hsc_m_axis_video_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="m_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axis_video_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hsc_m_axis_video_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="m_axis_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_video_TUSER" RIGHT="0" SIGIS="undef" SIGNAME="hsc_m_axis_video_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="m_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_video_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="hsc_m_axis_video_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_video_TID" RIGHT="0" SIGIS="undef" SIGNAME="hsc_m_axis_video_TID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="m_axis_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_video_TDEST" RIGHT="0" SIGIS="undef" SIGNAME="hsc_m_axis_video_TDEST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="m_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="smartconnect_0_M00_AXI" DATAWIDTH="32" NAME="s_axi_CTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="150000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/axi_ethernet_0_refclk_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_CTRL_ARADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_CTRL_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_CTRL_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_CTRL_AWADDR"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_CTRL_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_CTRL_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_CTRL_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_CTRL_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_CTRL_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_CTRL_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_CTRL_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_CTRL_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_CTRL_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_CTRL_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_CTRL_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_CTRL_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_CTRL_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_fifo_M_AXIS" NAME="s_axis_video" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="150000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/axi_ethernet_0_refclk_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_video_TDATA"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_video_TDEST"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_video_TID"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_video_TKEEP"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_video_TLAST"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_video_TREADY"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_axis_video_TSTRB"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_video_TUSER"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_video_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hsc_m_axis_video" NAME="m_axis_video" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="150000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/axi_ethernet_0_refclk_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_video_TDATA"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_video_TDEST"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_video_TID"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_video_TKEEP"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_video_TLAST"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_video_TREADY"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="m_axis_video_TSTRB"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_video_TUSER"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_video_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="20" FULLNAME="/input_size_set" HWVERSION="1.1" INSTANCE="input_size_set" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_subset_converter" VLNV="xilinx.com:ip:axis_subset_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_subset_converter;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="spartan7"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_S_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000011111111"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_M_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000011111111"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="3"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="3"/>
        <PARAMETER NAME="S_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="M_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="S_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="M_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TSTRB" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TSTRB" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="TDATA_REMAP" VALUE="tdata[23:0]"/>
        <PARAMETER NAME="TUSER_REMAP" VALUE="tuser[0:0]"/>
        <PARAMETER NAME="TID_REMAP" VALUE="tid[0:0]"/>
        <PARAMETER NAME="TDEST_REMAP" VALUE="tdest[0:0]"/>
        <PARAMETER NAME="TKEEP_REMAP" VALUE="tkeep[2:0]"/>
        <PARAMETER NAME="TSTRB_REMAP" VALUE="tstrb[2:0]"/>
        <PARAMETER NAME="TLAST_REMAP" VALUE="tlast[0]"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d92b_input_size_set_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="150000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk_axis">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_axis"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="input_size_set_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="input_size_set_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="input_size_set_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axis_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="input_size_set_s_axis_tstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="s_axis_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="input_size_set_s_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="input_size_set_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tid" RIGHT="0" SIGIS="undef" SIGNAME="input_size_set_s_axis_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="s_axis_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="input_size_set_s_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="s_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="input_size_set_s_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="s_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="axis_register_slice_0_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_register_slice_0" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="axis_register_slice_0_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_register_slice_0" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_register_slice_0_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_register_slice_0" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axis_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="axis_register_slice_0_s_axis_tstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_register_slice_0" PORT="s_axis_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axis_register_slice_0_s_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_register_slice_0" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="axis_register_slice_0_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_register_slice_0" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_tid" RIGHT="0" SIGIS="undef" SIGNAME="axis_register_slice_0_s_axis_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_register_slice_0" PORT="s_axis_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="axis_register_slice_0_s_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_register_slice_0" PORT="s_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="axis_register_slice_0_s_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_register_slice_0" PORT="s_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_s_axis" NAME="S_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="150000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/axi_ethernet_0_refclk_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_tdest"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_tid"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_axis_tstrb"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="input_size_set_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="150000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/axi_ethernet_0_refclk_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_tdest"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_tid"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="m_axis_tstrb"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="22" FULLNAME="/reset_sel_axis" HWVERSION="2.0" INSTANCE="reset_sel_axis" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="spartan7"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d92b_reset_sel_axis_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00010000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0001FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="150000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk_axis">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_axis"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_axis_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_axis" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="reset_sel_axis_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="reset_sel_axis_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="reset_sel_axis_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="reset_sel_axis_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="reset_sel_axis_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="reset_sel_axis_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="reset_sel_axis_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="reset_sel_axis_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="reset_sel_axis_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="reset_sel_axis_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="reset_sel_axis_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="reset_sel_axis_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="reset_sel_axis_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="reset_sel_axis_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="reset_sel_axis_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="reset_sel_axis_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="reset_sel_axis_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="gpio_io_i" RIGHT="0" SIGIS="undef" SIGNAME="reset_sel_axis_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_sel_axis" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="reset_sel_axis_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_sel_axis" PORT="gpio_io_i"/>
            <CONNECTION INSTANCE="xlslice_0" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_1" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="gpio_io_t" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="smartconnect_0_M02_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="150000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/axi_ethernet_0_refclk_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="gpio_io_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/rst_axis" HWVERSION="5.0" INSTANCE="rst_axis" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="spartan7"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d92b_rst_axis_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="150000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_aclk_axis">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_axis"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_aresetn_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="rst_axis_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_sel_axis" PORT="s_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE BD="bd_d92b_smartconnect_0_0" BDTYPE="SBD" COREREVISION="12" DRIVERMODE="CORE" FULLNAME="/smartconnect_0" HWVERSION="1.0" INSTANCE="smartconnect_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="bd_d92b_smartconnect_0_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="TLM_COMPONENT_NAME" VALUE="bd_d92b_smartconnect_0_0"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d92b_smartconnect_0_0"/>
        <PARAMETER NAME="NUM_MI" VALUE="3"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="2"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="75000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="150000000" DIR="I" NAME="aclk1" SIGIS="clk" SIGNAME="External_Ports_aclk_axis">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_axis"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="s_axi_ctrl_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="s_axi_ctrl_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="s_axi_ctrl_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="s_axi_ctrl_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="s_axi_ctrl_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="s_axi_ctrl_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="s_axi_ctrl_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="s_axi_ctrl_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="s_axi_ctrl_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="s_axi_ctrl_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="s_axi_ctrl_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="s_axi_ctrl_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="s_axi_ctrl_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="s_axi_ctrl_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="s_axi_ctrl_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="s_axi_ctrl_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="s_axi_ctrl_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="s_axi_ctrl_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d92b_imp" PORT="s_axi_ctrl_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="hsc_s_axi_CTRL_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hsc" PORT="s_axi_CTRL_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="hsc_s_axi_CTRL_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hsc" PORT="s_axi_CTRL_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="hsc_s_axi_CTRL_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hsc" PORT="s_axi_CTRL_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="hsc_s_axi_CTRL_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hsc" PORT="s_axi_CTRL_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="hsc_s_axi_CTRL_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hsc" PORT="s_axi_CTRL_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="hsc_s_axi_CTRL_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hsc" PORT="s_axi_CTRL_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="hsc_s_axi_CTRL_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hsc" PORT="s_axi_CTRL_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="hsc_s_axi_CTRL_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hsc" PORT="s_axi_CTRL_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="hsc_s_axi_CTRL_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hsc" PORT="s_axi_CTRL_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="hsc_s_axi_CTRL_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hsc" PORT="s_axi_CTRL_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="hsc_s_axi_CTRL_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hsc" PORT="s_axi_CTRL_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="hsc_s_axi_CTRL_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hsc" PORT="s_axi_CTRL_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="hsc_s_axi_CTRL_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hsc" PORT="s_axi_CTRL_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="hsc_s_axi_CTRL_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hsc" PORT="s_axi_CTRL_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="hsc_s_axi_CTRL_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hsc" PORT="s_axi_CTRL_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="hsc_s_axi_CTRL_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hsc" PORT="s_axi_CTRL_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="hsc_s_axi_CTRL_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hsc" PORT="s_axi_CTRL_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vsc" PORT="s_axi_CTRL_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="smartconnect_0_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vsc" PORT="s_axi_CTRL_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="smartconnect_0_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vsc" PORT="s_axi_CTRL_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vsc" PORT="s_axi_CTRL_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vsc" PORT="s_axi_CTRL_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="smartconnect_0_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vsc" PORT="s_axi_CTRL_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="smartconnect_0_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vsc" PORT="s_axi_CTRL_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vsc" PORT="s_axi_CTRL_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="smartconnect_0_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vsc" PORT="s_axi_CTRL_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="smartconnect_0_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vsc" PORT="s_axi_CTRL_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vsc" PORT="s_axi_CTRL_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="smartconnect_0_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vsc" PORT="s_axi_CTRL_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="smartconnect_0_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vsc" PORT="s_axi_CTRL_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vsc" PORT="s_axi_CTRL_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vsc" PORT="s_axi_CTRL_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="smartconnect_0_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vsc" PORT="s_axi_CTRL_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="smartconnect_0_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vsc" PORT="s_axi_CTRL_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="reset_sel_axis_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_sel_axis" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="reset_sel_axis_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_sel_axis" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="reset_sel_axis_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_sel_axis" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="reset_sel_axis_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_sel_axis" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="reset_sel_axis_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_sel_axis" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="reset_sel_axis_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_sel_axis" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="reset_sel_axis_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_sel_axis" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="reset_sel_axis_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_sel_axis" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="reset_sel_axis_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_sel_axis" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="reset_sel_axis_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_sel_axis" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="reset_sel_axis_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_sel_axis" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="reset_sel_axis_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_sel_axis" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="reset_sel_axis_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_sel_axis" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="reset_sel_axis_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_sel_axis" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="reset_sel_axis_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_sel_axis" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="reset_sel_axis_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_sel_axis" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="reset_sel_axis_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_sel_axis" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_s_axi_ctrl" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="75000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/axi_ethernet_0_refclk_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="smartconnect_0_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="150000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/axi_ethernet_0_refclk_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="smartconnect_0_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="150000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/axi_ethernet_0_refclk_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="smartconnect_0_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="150000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/axi_ethernet_0_refclk_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/vsc" HWVERSION="1.0" INSTANCE="vsc" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_vscaler" VLNV="xilinx.com:ip:v_vscaler:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d92b_vsc_0"/>
        <PARAMETER NAME="SAMPLES_PER_CLOCK" VALUE="1"/>
        <PARAMETER NAME="MAX_COLS" VALUE="4096"/>
        <PARAMETER NAME="MAX_ROWS" VALUE="2160"/>
        <PARAMETER NAME="MAX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="NUM_VIDEO_COMPONENTS" VALUE="3"/>
        <PARAMETER NAME="PHASE_SHIFT" VALUE="6"/>
        <PARAMETER NAME="SCALE_MODE" VALUE="2"/>
        <PARAMETER NAME="TAPS" VALUE="8"/>
        <PARAMETER NAME="ENABLE_420" VALUE="0"/>
        <PARAMETER NAME="USE_URAM" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CTRL_BASEADDR" VALUE="0x00020000"/>
        <PARAMETER NAME="C_S_AXI_CTRL_HIGHADDR" VALUE="0x0002FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="11" NAME="s_axi_CTRL_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_AWVALID" SIGIS="undef" SIGNAME="smartconnect_0_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_AWREADY" SIGIS="undef" SIGNAME="smartconnect_0_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_CTRL_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_CTRL_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_WVALID" SIGIS="undef" SIGNAME="smartconnect_0_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_WREADY" SIGIS="undef" SIGNAME="smartconnect_0_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CTRL_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_BVALID" SIGIS="undef" SIGNAME="smartconnect_0_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_BREADY" SIGIS="undef" SIGNAME="smartconnect_0_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_CTRL_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_ARVALID" SIGIS="undef" SIGNAME="smartconnect_0_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_ARREADY" SIGIS="undef" SIGNAME="smartconnect_0_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_CTRL_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CTRL_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_RVALID" SIGIS="undef" SIGNAME="smartconnect_0_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_RREADY" SIGIS="undef" SIGNAME="smartconnect_0_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="150000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_aclk_axis">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_axis"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" NAME="s_axis_video_TVALID" SIGIS="undef" SIGNAME="axis_register_slice_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_register_slice_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_video_TREADY" SIGIS="undef" SIGNAME="axis_register_slice_0_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_register_slice_0" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="s_axis_video_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="axis_register_slice_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_register_slice_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axis_video_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="axis_register_slice_0_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_register_slice_0" PORT="m_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axis_video_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axis_register_slice_0_m_axis_tstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_register_slice_0" PORT="m_axis_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_video_TUSER" RIGHT="0" SIGIS="undef" SIGNAME="axis_register_slice_0_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_register_slice_0" PORT="m_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_video_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="axis_register_slice_0_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_register_slice_0" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_video_TID" RIGHT="0" SIGIS="undef" SIGNAME="axis_register_slice_0_m_axis_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_register_slice_0" PORT="m_axis_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_video_TDEST" RIGHT="0" SIGIS="undef" SIGNAME="axis_register_slice_0_m_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_register_slice_0" PORT="m_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_TVALID" SIGIS="undef" SIGNAME="axis_fifo_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_fifo" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_video_TREADY" SIGIS="undef" SIGNAME="axis_fifo_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_fifo" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="m_axis_video_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="axis_fifo_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_fifo" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axis_video_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="axis_fifo_s_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_fifo" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axis_video_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axis_fifo_s_axis_tstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_fifo" PORT="s_axis_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_video_TUSER" RIGHT="0" SIGIS="undef" SIGNAME="axis_fifo_s_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_fifo" PORT="s_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_video_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="axis_fifo_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_fifo" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_video_TID" RIGHT="0" SIGIS="undef" SIGNAME="axis_fifo_s_axis_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_fifo" PORT="s_axis_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_video_TDEST" RIGHT="0" SIGIS="undef" SIGNAME="axis_fifo_s_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_fifo" PORT="s_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="smartconnect_0_M01_AXI" DATAWIDTH="32" NAME="s_axi_CTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="150000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/axi_ethernet_0_refclk_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_CTRL_ARADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_CTRL_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_CTRL_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_CTRL_AWADDR"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_CTRL_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_CTRL_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_CTRL_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_CTRL_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_CTRL_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_CTRL_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_CTRL_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_CTRL_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_CTRL_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_CTRL_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_CTRL_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_CTRL_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_CTRL_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_register_slice_0_M_AXIS" NAME="s_axis_video" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="150000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/axi_ethernet_0_refclk_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_video_TDATA"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_video_TDEST"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_video_TID"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_video_TKEEP"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_video_TLAST"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_video_TREADY"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_axis_video_TSTRB"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_video_TUSER"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_video_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="vsc_m_axis_video" NAME="m_axis_video" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="150000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/axi_ethernet_0_refclk_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_video_TDATA"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_video_TDEST"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_video_TID"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_video_TKEEP"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_video_TLAST"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_video_TREADY"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="m_axis_video_TSTRB"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_video_TUSER"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_video_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xlslice_0" HWVERSION="1.0" INSTANCE="xlslice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="2"/>
        <PARAMETER NAME="DIN_FROM" VALUE="0"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d92b_xlslice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="reset_sel_axis_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_sel_axis" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_io_axis"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xlslice_1" HWVERSION="1.0" INSTANCE="xlslice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="2"/>
        <PARAMETER NAME="DIN_FROM" VALUE="1"/>
        <PARAMETER NAME="DIN_TO" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d92b_xlslice_1_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="reset_sel_axis_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_sel_axis" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hsc" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="vsc" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="axis_register_slice_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="input_size_set" PORT="aresetn"/>
            <CONNECTION INSTANCE="axis_fifo" PORT="s_axis_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
