#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Wed May 26 21:50:54 2021
# Process ID: 42620
# Current directory: D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.runs/synth_1
# Command line: vivado.exe -log test1hz.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test1hz.tcl
# Log file: D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.runs/synth_1/test1hz.vds
# Journal file: D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source test1hz.tcl -notrace
Command: synth_design -top test1hz -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 35724 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1083.395 ; gain = 230.668
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test1hz' [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/sources_1/new/test1hz.v:23]
	Parameter input_hz bound to: 100000000 - type: integer 
	Parameter target_hz bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CLK_DIV' [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/sources_1/new/servo_control.v:96]
	Parameter input_hz bound to: 100000000 - type: integer 
	Parameter target_hz bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CLK_DIV' (1#1) [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/sources_1/new/servo_control.v:96]
INFO: [Synth 8-6155] done synthesizing module 'test1hz' (2#1) [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/sources_1/new/test1hz.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1156.531 ; gain = 303.805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1156.531 ; gain = 303.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1156.531 ; gain = 303.805
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1156.531 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[0]'. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[1]'. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[2]'. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[3]'. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[4]'. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[5]'. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[6]'. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[7]'. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test1hz_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test1hz_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1210.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1210.059 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1210.059 ; gain = 357.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1210.059 ; gain = 357.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1210.059 ; gain = 357.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1210.059 ; gain = 357.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CLK_DIV 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1210.059 ; gain = 357.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1229.352 ; gain = 376.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1250.969 ; gain = 398.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1250.969 ; gain = 398.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1258.543 ; gain = 405.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1258.543 ; gain = 405.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1258.543 ; gain = 405.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1258.543 ; gain = 405.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1258.543 ; gain = 405.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1258.543 ; gain = 405.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT4   |     5|
|5     |LUT5   |     5|
|6     |FDRE   |    33|
|7     |IBUF   |     1|
|8     |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+--------+------+
|      |Instance         |Module  |Cells |
+------+-----------------+--------+------+
|1     |top              |        |    55|
|2     |  nolabel_line32 |CLK_DIV |    52|
+------+-----------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1258.543 ; gain = 405.816
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1258.543 ; gain = 352.289
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1258.543 ; gain = 405.816
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1270.633 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1273.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 19 Warnings, 19 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1273.617 ; gain = 701.504
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1273.617 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/__verilog/learning/takeout_study_2021_pwm_servo/takeout_study_2021_pwm_servo.runs/synth_1/test1hz.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test1hz_utilization_synth.rpt -pb test1hz_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 26 21:51:53 2021...
