// Seed: 1362629043
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wor id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    input wand id_0,
    output tri0 id_1,
    input wand id_2,
    output logic id_3,
    input tri0 id_4,
    output uwire id_5,
    input wire id_6,
    input wor id_7,
    input tri0 id_8,
    input supply1 id_9,
    input tri1 id_10
    , id_13,
    input uwire id_11
);
  assign id_3 = -1;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13
  );
  always @(id_8 or id_13)
    if (-1 == 1)
      for (id_3 = -1'b0; -1; id_3 = -1)
        #1 begin : LABEL_0
          assume (-1)
          else;
        end
endmodule
