$date
	Thu Feb 12 18:20:30 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module PISO_register_tb $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 4 # d [3:0] $end
$var reg 1 $ load $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 4 & d [3:0] $end
$var wire 1 $ load $end
$var wire 1 % rst $end
$var wire 1 ! y $end
$var reg 4 ' sr [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
b0 &
1%
0$
b0 #
0"
x!
$end
#5
0!
b0 '
1"
#10
0"
0%
#15
1"
#20
0"
b111 #
b111 &
1$
#25
b111 '
1"
#30
0"
0$
#35
b11 '
1"
#40
0"
b1111 #
b1111 &
1$
#45
1!
b1111 '
1"
#50
0"
0$
#55
0!
b111 '
1"
#60
0"
#65
b11 '
1"
#70
0"
