// Seed: 2918047246
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
  assign id_1 = -1'b0;
endmodule
module module_1 (
    output wire id_0,
    output wire id_1
);
  parameter id_3 = 1 == "";
  assign id_0 = id_3;
  bit id_4, id_5, id_6, id_7;
  reg  id_8;
  wire id_9;
  assign id_3 = 1;
  assign id_4 = id_4 == id_6 - 1;
  module_0 modCall_1 (id_9);
  assign modCall_1.id_1 = 0;
  logic [7:0] id_10;
  wire id_11;
  xnor primCall (id_0, id_5, id_8, id_6, id_9, id_7, id_3);
  assign id_4 = id_8;
  wire id_12;
  always id_7 <= -1'h0;
  assign id_10[1'b0 : 1'b0] = id_8 ? 1 : -1;
endmodule
