library IEEE;
use IEEE.std_logic_1164.all;

entity pattern_match_irc is 
	 port(CLK	  : in  std_logic; 
	      car	  : in  std_logic_vector(7 downto 0);
	      nbIRCmsgDetected :out std_logic_vector(63 downto 0); 
	      hit	  : out std_logic_vector(3 downto 0));
end  pattern_match_irc; 

architecture STRUCTURAL of pattern_match_irc is 

  signal  intern_hit0: std_logic_vector(3 downto 0);

   component AUT_JOIN 
	 port(CLK	 : in  std_logic; 
	      char	 : in  std_logic_vector(7 downto 0);
	      nbIRCmsgDetected :out std_logic_vector(63 downto 0); 
	      hit	 : out std_logic_vector(3 downto 0));
  end component;

  begin 
	 FSM_INST0:AUT_JOIN 
	   Port Map(CLK, car, nbIRCmsgDetected, intern_hit0); 

	 SET_HIT: process(intern_hit0) 
	 begin 
	   hit <= (intern_hit0); 
	 end process; 
end STRUCTURAL;
