$date
	Mon Oct 23 16:13:43 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module two_bit_multiplier_tb $end
$var wire 4 ! out [3:0] $end
$var reg 2 " a [1:0] $end
$var reg 2 # b [1:0] $end
$var integer 32 $ errors [31:0] $end
$scope module two_bit_multiplier1 $end
$var wire 2 % a [1:0] $end
$var wire 2 & b [1:0] $end
$var wire 1 ' w0 $end
$var wire 1 ( w1 $end
$var wire 1 ) w2 $end
$var wire 1 * w3 $end
$var wire 4 + out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
0*
0)
0(
0'
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10
b1 #
b1 &
#20
b10 #
b10 &
#30
b1 "
b1 %
b0 #
b0 &
#40
b1 !
b1 +
b1 #
b1 &
#50
1'
b10 !
b10 +
b10 #
b10 &
#60
b0 !
b0 +
0'
b10 "
b10 %
b0 #
b0 &
#70
b10 !
b10 +
1(
b1 #
b1 &
#80
b100 !
b100 +
0(
1)
b10 #
b10 &
#90
1*
1'
b1001 !
b1001 +
1(
b11 "
b11 %
b11 #
b11 &
