--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml optohybrid_top.twx optohybrid_top.ncd -o optohybrid_top.twr
optohybrid_top.pcf

Design file:              optohybrid_top.ncd
Physical constraint file: optohybrid_top.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1112 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.074ns.
--------------------------------------------------------------------------------

Paths for end point gtp_wrapper_inst/gtp_link_reset_inst/counter_8 (SLICE_X70Y112.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/state_0 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.861ns (Levels of Logic = 3)
  Clock Path Skew:      -0.078ns (0.692 - 0.770)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/state_0 to gtp_wrapper_inst/gtp_link_reset_inst/counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y111.BMUX   Tshcko                0.461   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/state_0
    SLICE_X71Y111.D6     net (fanout=3)        0.770   gtp_wrapper_inst/gtp_link_reset_inst/state_0
    SLICE_X71Y111.D      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018_SW0
    SLICE_X71Y111.A3     net (fanout=1)        0.291   gtp_wrapper_inst/gtp_link_reset_inst/N0
    SLICE_X71Y111.A      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X71Y111.B3     net (fanout=1)        0.831   gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X71Y111.B      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv1
    SLICE_X70Y112.CE     net (fanout=3)        0.396   gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv
    SLICE_X70Y112.CLK    Tceck                 0.335   gtp_wrapper_inst/gtp_link_reset_inst/counter<9>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_8
    -------------------------------------------------  ---------------------------
    Total                                      3.861ns (1.573ns logic, 2.288ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/counter_2 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.667ns (Levels of Logic = 3)
  Clock Path Skew:      -0.078ns (0.692 - 0.770)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/counter_2 to gtp_wrapper_inst/gtp_link_reset_inst/counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y110.CQ     Tcko                  0.408   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_2
    SLICE_X71Y111.D1     net (fanout=2)        0.629   gtp_wrapper_inst/gtp_link_reset_inst/counter<2>
    SLICE_X71Y111.D      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018_SW0
    SLICE_X71Y111.A3     net (fanout=1)        0.291   gtp_wrapper_inst/gtp_link_reset_inst/N0
    SLICE_X71Y111.A      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X71Y111.B3     net (fanout=1)        0.831   gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X71Y111.B      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv1
    SLICE_X70Y112.CE     net (fanout=3)        0.396   gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv
    SLICE_X70Y112.CLK    Tceck                 0.335   gtp_wrapper_inst/gtp_link_reset_inst/counter<9>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_8
    -------------------------------------------------  ---------------------------
    Total                                      3.667ns (1.520ns logic, 2.147ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/counter_5 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.471ns (Levels of Logic = 3)
  Clock Path Skew:      -0.078ns (0.692 - 0.770)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/counter_5 to gtp_wrapper_inst/gtp_link_reset_inst/counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y111.BQ     Tcko                  0.408   gtp_wrapper_inst/gtp_link_reset_inst/counter<7>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_5
    SLICE_X71Y111.D2     net (fanout=2)        0.433   gtp_wrapper_inst/gtp_link_reset_inst/counter<5>
    SLICE_X71Y111.D      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018_SW0
    SLICE_X71Y111.A3     net (fanout=1)        0.291   gtp_wrapper_inst/gtp_link_reset_inst/N0
    SLICE_X71Y111.A      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X71Y111.B3     net (fanout=1)        0.831   gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X71Y111.B      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv1
    SLICE_X70Y112.CE     net (fanout=3)        0.396   gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv
    SLICE_X70Y112.CLK    Tceck                 0.335   gtp_wrapper_inst/gtp_link_reset_inst/counter<9>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_8
    -------------------------------------------------  ---------------------------
    Total                                      3.471ns (1.520ns logic, 1.951ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point gtp_wrapper_inst/gtp_link_reset_inst/counter_0 (SLICE_X70Y110.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/state_0 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.921ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.155 - 0.164)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/state_0 to gtp_wrapper_inst/gtp_link_reset_inst/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y111.BMUX   Tshcko                0.461   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/state_0
    SLICE_X71Y111.D6     net (fanout=3)        0.770   gtp_wrapper_inst/gtp_link_reset_inst/state_0
    SLICE_X71Y111.D      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018_SW0
    SLICE_X71Y111.A3     net (fanout=1)        0.291   gtp_wrapper_inst/gtp_link_reset_inst/N0
    SLICE_X71Y111.A      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X71Y111.B3     net (fanout=1)        0.831   gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X71Y111.B      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv1
    SLICE_X70Y110.CE     net (fanout=3)        0.456   gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv
    SLICE_X70Y110.CLK    Tceck                 0.335   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.921ns (1.573ns logic, 2.348ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/counter_2 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.727ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/counter_2 to gtp_wrapper_inst/gtp_link_reset_inst/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y110.CQ     Tcko                  0.408   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_2
    SLICE_X71Y111.D1     net (fanout=2)        0.629   gtp_wrapper_inst/gtp_link_reset_inst/counter<2>
    SLICE_X71Y111.D      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018_SW0
    SLICE_X71Y111.A3     net (fanout=1)        0.291   gtp_wrapper_inst/gtp_link_reset_inst/N0
    SLICE_X71Y111.A      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X71Y111.B3     net (fanout=1)        0.831   gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X71Y111.B      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv1
    SLICE_X70Y110.CE     net (fanout=3)        0.456   gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv
    SLICE_X70Y110.CLK    Tceck                 0.335   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.727ns (1.520ns logic, 2.207ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/counter_5 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.531ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.155 - 0.164)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/counter_5 to gtp_wrapper_inst/gtp_link_reset_inst/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y111.BQ     Tcko                  0.408   gtp_wrapper_inst/gtp_link_reset_inst/counter<7>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_5
    SLICE_X71Y111.D2     net (fanout=2)        0.433   gtp_wrapper_inst/gtp_link_reset_inst/counter<5>
    SLICE_X71Y111.D      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018_SW0
    SLICE_X71Y111.A3     net (fanout=1)        0.291   gtp_wrapper_inst/gtp_link_reset_inst/N0
    SLICE_X71Y111.A      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X71Y111.B3     net (fanout=1)        0.831   gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X71Y111.B      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv1
    SLICE_X70Y110.CE     net (fanout=3)        0.456   gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv
    SLICE_X70Y110.CLK    Tceck                 0.335   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.531ns (1.520ns logic, 2.011ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point gtp_wrapper_inst/gtp_link_reset_inst/counter_3 (SLICE_X70Y110.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/state_0 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.901ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.155 - 0.164)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/state_0 to gtp_wrapper_inst/gtp_link_reset_inst/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y111.BMUX   Tshcko                0.461   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/state_0
    SLICE_X71Y111.D6     net (fanout=3)        0.770   gtp_wrapper_inst/gtp_link_reset_inst/state_0
    SLICE_X71Y111.D      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018_SW0
    SLICE_X71Y111.A3     net (fanout=1)        0.291   gtp_wrapper_inst/gtp_link_reset_inst/N0
    SLICE_X71Y111.A      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X71Y111.B3     net (fanout=1)        0.831   gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X71Y111.B      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv1
    SLICE_X70Y110.CE     net (fanout=3)        0.456   gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv
    SLICE_X70Y110.CLK    Tceck                 0.315   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.901ns (1.553ns logic, 2.348ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/counter_2 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.707ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/counter_2 to gtp_wrapper_inst/gtp_link_reset_inst/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y110.CQ     Tcko                  0.408   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_2
    SLICE_X71Y111.D1     net (fanout=2)        0.629   gtp_wrapper_inst/gtp_link_reset_inst/counter<2>
    SLICE_X71Y111.D      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018_SW0
    SLICE_X71Y111.A3     net (fanout=1)        0.291   gtp_wrapper_inst/gtp_link_reset_inst/N0
    SLICE_X71Y111.A      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X71Y111.B3     net (fanout=1)        0.831   gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X71Y111.B      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv1
    SLICE_X70Y110.CE     net (fanout=3)        0.456   gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv
    SLICE_X70Y110.CLK    Tceck                 0.315   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.707ns (1.500ns logic, 2.207ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/counter_5 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.511ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.155 - 0.164)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/counter_5 to gtp_wrapper_inst/gtp_link_reset_inst/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y111.BQ     Tcko                  0.408   gtp_wrapper_inst/gtp_link_reset_inst/counter<7>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_5
    SLICE_X71Y111.D2     net (fanout=2)        0.433   gtp_wrapper_inst/gtp_link_reset_inst/counter<5>
    SLICE_X71Y111.D      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018_SW0
    SLICE_X71Y111.A3     net (fanout=1)        0.291   gtp_wrapper_inst/gtp_link_reset_inst/N0
    SLICE_X71Y111.A      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X71Y111.B3     net (fanout=1)        0.831   gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X71Y111.B      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv1
    SLICE_X70Y110.CE     net (fanout=3)        0.456   gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv
    SLICE_X70Y110.CLK    Tceck                 0.315   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.511ns (1.500ns logic, 2.011ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gtp_wrapper_inst/gtp_link_reset_inst/reset_o (SLICE_X71Y111.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.493ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/state_0 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/reset_o (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.493ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 20.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/state_0 to gtp_wrapper_inst/gtp_link_reset_inst/reset_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y111.BMUX   Tshcko                0.244   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/state_0
    SLICE_X71Y111.C6     net (fanout=3)        0.034   gtp_wrapper_inst/gtp_link_reset_inst/state_0
    SLICE_X71Y111.CLK    Tah         (-Th)    -0.215   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/reset_o_rstpot1_INV_0
                                                       gtp_wrapper_inst/gtp_link_reset_inst/reset_o
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (0.459ns logic, 0.034ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Paths for end point gtp_wrapper_inst/gtp_link_reset_inst/counter_1 (SLICE_X70Y110.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/counter_1 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 20.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/counter_1 to gtp_wrapper_inst/gtp_link_reset_inst/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y110.BQ     Tcko                  0.200   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_1
    SLICE_X70Y110.B5     net (fanout=2)        0.075   gtp_wrapper_inst/gtp_link_reset_inst/counter<1>
    SLICE_X70Y110.CLK    Tah         (-Th)    -0.234   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter<1>_rt
                                                       gtp_wrapper_inst/gtp_link_reset_inst/Mcount_counter_cy<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Paths for end point gtp_wrapper_inst/gtp_link_reset_inst/counter_9 (SLICE_X70Y112.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/counter_9 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 20.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/counter_9 to gtp_wrapper_inst/gtp_link_reset_inst/counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y112.BQ     Tcko                  0.200   gtp_wrapper_inst/gtp_link_reset_inst/counter<9>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_9
    SLICE_X70Y112.B5     net (fanout=2)        0.075   gtp_wrapper_inst/gtp_link_reset_inst/counter<9>
    SLICE_X70Y112.CLK    Tah         (-Th)    -0.234   gtp_wrapper_inst/gtp_link_reset_inst/counter<9>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter<9>_rt
                                                       gtp_wrapper_inst/gtp_link_reset_inst/Mcount_counter_xor<9>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_9
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gtp_wrapper_inst/gtp_link_reset_inst/counter<3>/CLK
  Logical resource: gtp_wrapper_inst/gtp_link_reset_inst/counter_0/CK
  Location pin: SLICE_X70Y110.CLK
  Clock network: fpga_clk
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gtp_wrapper_inst/gtp_link_reset_inst/counter<3>/CLK
  Logical resource: gtp_wrapper_inst/gtp_link_reset_inst/counter_1/CK
  Location pin: SLICE_X70Y110.CLK
  Clock network: fpga_clk
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gtp_wrapper_inst/gtp_link_reset_inst/counter<3>/CLK
  Logical resource: gtp_wrapper_inst/gtp_link_reset_inst/counter_2/CK
  Location pin: SLICE_X70Y110.CLK
  Clock network: fpga_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_vfat2_clk_ext = PERIOD TIMEGRP "vfat2_clk_ext" 25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_1 (SLICE_X53Y74.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     23.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/vfat2_count_0 (FF)
  Destination:          clock_control_inst/vfat2_count_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.306ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.147 - 0.156)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/vfat2_count_0 to clock_control_inst/vfat2_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y74.AMUX    Tshcko                0.488   vfat2_reset_src
                                                       clock_control_inst/vfat2_count_0
    SLICE_X53Y74.D1      net (fanout=2)        0.496   clock_control_inst/vfat2_count<0>
    SLICE_X53Y74.CLK     Tas                   0.322   clock_control_inst/vfat2_count<1>
                                                       clock_control_inst/Mcount_vfat2_count_xor<1>11
                                                       clock_control_inst/vfat2_count_1
    -------------------------------------------------  ---------------------------
    Total                                      1.306ns (0.810ns logic, 0.496ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_2 (SLICE_X53Y74.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     23.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/vfat2_count_0 (FF)
  Destination:          clock_control_inst/vfat2_count_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.211ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.147 - 0.156)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/vfat2_count_0 to clock_control_inst/vfat2_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y74.AMUX    Tshcko                0.488   vfat2_reset_src
                                                       clock_control_inst/vfat2_count_0
    SLICE_X53Y74.D1      net (fanout=2)        0.496   clock_control_inst/vfat2_count<0>
    SLICE_X53Y74.CLK     Tas                   0.227   clock_control_inst/vfat2_count<1>
                                                       clock_control_inst/Mcount_vfat2_count_xor<2>11
                                                       clock_control_inst/vfat2_count_2
    -------------------------------------------------  ---------------------------
    Total                                      1.211ns (0.715ns logic, 0.496ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_1 (SLICE_X53Y74.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     23.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/last_vfat2 (FF)
  Destination:          clock_control_inst/vfat2_count_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.157ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.237 - 0.251)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/last_vfat2 to clock_control_inst/vfat2_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y74.AQ      Tcko                  0.408   clock_control_inst/last_vfat2
                                                       clock_control_inst/last_vfat2
    SLICE_X53Y74.D4      net (fanout=2)        0.427   clock_control_inst/last_vfat2
    SLICE_X53Y74.CLK     Tas                   0.322   clock_control_inst/vfat2_count<1>
                                                       clock_control_inst/Mcount_vfat2_count_xor<1>11
                                                       clock_control_inst/vfat2_count_1
    -------------------------------------------------  ---------------------------
    Total                                      1.157ns (0.730ns logic, 0.427ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_vfat2_clk_ext = PERIOD TIMEGRP "vfat2_clk_ext" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_2 (SLICE_X53Y74.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.544ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_control_inst/vfat2_count_1 (FF)
  Destination:          clock_control_inst/vfat2_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.544ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 25.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_control_inst/vfat2_count_1 to clock_control_inst/vfat2_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y74.DQ      Tcko                  0.198   clock_control_inst/vfat2_count<1>
                                                       clock_control_inst/vfat2_count_1
    SLICE_X53Y74.D5      net (fanout=2)        0.191   clock_control_inst/vfat2_count<1>
    SLICE_X53Y74.CLK     Tah         (-Th)    -0.155   clock_control_inst/vfat2_count<1>
                                                       clock_control_inst/Mcount_vfat2_count_xor<2>11
                                                       clock_control_inst/vfat2_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.544ns (0.353ns logic, 0.191ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_0 (SLICE_X52Y74.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_control_inst/last_vfat2 (FF)
  Destination:          clock_control_inst/vfat2_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.549ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.071 - 0.067)
  Source Clock:         fpga_clk rising at 25.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_control_inst/last_vfat2 to clock_control_inst/vfat2_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y74.AQ      Tcko                  0.200   clock_control_inst/last_vfat2
                                                       clock_control_inst/last_vfat2
    SLICE_X52Y74.A4      net (fanout=2)        0.218   clock_control_inst/last_vfat2
    SLICE_X52Y74.CLK     Tah         (-Th)    -0.131   vfat2_reset_src
                                                       clock_control_inst/Mcount_vfat2_count_xor<0>11
                                                       clock_control_inst/vfat2_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.549ns (0.331ns logic, 0.218ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_2 (SLICE_X53Y74.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.568ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_control_inst/last_vfat2 (FF)
  Destination:          clock_control_inst/vfat2_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.572ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.071 - 0.067)
  Source Clock:         fpga_clk rising at 25.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_control_inst/last_vfat2 to clock_control_inst/vfat2_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y74.AQ      Tcko                  0.200   clock_control_inst/last_vfat2
                                                       clock_control_inst/last_vfat2
    SLICE_X53Y74.D4      net (fanout=2)        0.217   clock_control_inst/last_vfat2
    SLICE_X53Y74.CLK     Tah         (-Th)    -0.155   clock_control_inst/vfat2_count<1>
                                                       clock_control_inst/Mcount_vfat2_count_xor<2>11
                                                       clock_control_inst/vfat2_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.572ns (0.355ns logic, 0.217ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_vfat2_clk_ext = PERIOD TIMEGRP "vfat2_clk_ext" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y29.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y43.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y24.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_vfat2_clk_fpga = PERIOD TIMEGRP "vfat2_clk_fpga" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_vfat2_clk_fpga = PERIOD TIMEGRP "vfat2_clk_fpga" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y29.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y43.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y24.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_vfat2_clk_muxed = PERIOD TIMEGRP "vfat2_clk_muxed" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_vfat2_clk_muxed = PERIOD TIMEGRP "vfat2_clk_muxed" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y29.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y43.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y24.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rec_clk = PERIOD TIMEGRP "rec_clk" 3.125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.300ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_rec_clk = PERIOD TIMEGRP "rec_clk" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.335ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.790ns (558.659MHz) (Tdcmper_CLKIN)
  Physical resource: rec_clk_pll_inst/dcm_sp_inst/CLKIN
  Logical resource: rec_clk_pll_inst/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: rec_clk_pll_inst/clkin1
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: rec_clk_pll_inst/clkin1_buf/I0
  Logical resource: rec_clk_pll_inst/clkin1_buf/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: rec_clk
--------------------------------------------------------------------------------
Slack: 2.680ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKOUT)
  Physical resource: rec_clk_pll_inst/dcm_sp_inst/CLK0
  Logical resource: rec_clk_pll_inst/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y0.CLK0
  Clock network: rec_clk_pll_inst/clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_clk_rec = PERIOD TIMEGRP "cdce_clk_rec" 25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_clk_muxed = PERIOD TIMEGRP "cdce_clk_muxed" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_clk = PERIOD TIMEGRP "gtp_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 33618 paths analyzed, 10148 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.250ns.
--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/registers_core_inst/data_byte_6 (SLICE_X68Y128.C4), 54 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               del_lv1a_counter_inst/counter_6 (FF)
  Destination:          link_tracking_1_inst/registers_core_inst/data_byte_6 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.545ns (Levels of Logic = 4)
  Clock Path Skew:      -0.283ns (0.613 - 0.896)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: del_lv1a_counter_inst/counter_6 to link_tracking_1_inst/registers_core_inst/data_byte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y124.CQ     Tcko                  0.447   del_lv1a_counter<7>
                                                       del_lv1a_counter_inst/counter_6
    SLICE_X65Y129.D5     net (fanout=2)        1.407   del_lv1a_counter<6>
    SLICE_X65Y129.D      Tilo                  0.259   adc_voltage_value<11>
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_14280
    SLICE_X65Y129.B2     net (fanout=1)        0.438   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_14280
    SLICE_X65Y129.B      Tilo                  0.259   adc_voltage_value<11>
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_884
    SLICE_X72Y126.C6     net (fanout=1)        1.343   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_884
    SLICE_X72Y126.CMUX   Tilo                  0.361   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_13286
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_328
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_2_f7_27
    SLICE_X68Y128.C4     net (fanout=1)        0.742   link_tracking_1_inst/registers_core_inst/register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT<6>
    SLICE_X68Y128.CLK    Tas                   0.289   link_tracking_1_inst/registers_core_inst/data_byte<8>
                                                       link_tracking_1_inst/registers_core_inst/Mmux__n2062291
                                                       link_tracking_1_inst/registers_core_inst/data_byte_6
    -------------------------------------------------  ---------------------------
    Total                                      5.545ns (1.615ns logic, 3.930ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/registers_core_inst/register_byte_1 (FF)
  Destination:          link_tracking_1_inst/registers_core_inst/data_byte_6 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.402ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/registers_core_inst/register_byte_1 to link_tracking_1_inst/registers_core_inst/data_byte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y129.BQ     Tcko                  0.391   link_tracking_1_inst/registers_core_inst/register_byte<1>
                                                       link_tracking_1_inst/registers_core_inst/register_byte_1
    SLICE_X65Y129.D2     net (fanout=286)      1.320   link_tracking_1_inst/registers_core_inst/register_byte<1>
    SLICE_X65Y129.D      Tilo                  0.259   adc_voltage_value<11>
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_14280
    SLICE_X65Y129.B2     net (fanout=1)        0.438   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_14280
    SLICE_X65Y129.B      Tilo                  0.259   adc_voltage_value<11>
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_884
    SLICE_X72Y126.C6     net (fanout=1)        1.343   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_884
    SLICE_X72Y126.CMUX   Tilo                  0.361   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_13286
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_328
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_2_f7_27
    SLICE_X68Y128.C4     net (fanout=1)        0.742   link_tracking_1_inst/registers_core_inst/register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT<6>
    SLICE_X68Y128.CLK    Tas                   0.289   link_tracking_1_inst/registers_core_inst/data_byte<8>
                                                       link_tracking_1_inst/registers_core_inst/Mmux__n2062291
                                                       link_tracking_1_inst/registers_core_inst/data_byte_6
    -------------------------------------------------  ---------------------------
    Total                                      5.402ns (1.559ns logic, 3.843ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               int_calpulse_counter_inst/counter_6 (FF)
  Destination:          link_tracking_1_inst/registers_core_inst/data_byte_6 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.247ns (Levels of Logic = 4)
  Clock Path Skew:      -0.108ns (0.613 - 0.721)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: int_calpulse_counter_inst/counter_6 to link_tracking_1_inst/registers_core_inst/data_byte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y127.CQ     Tcko                  0.408   int_calpulse_counter<7>
                                                       int_calpulse_counter_inst/counter_6
    SLICE_X65Y129.D4     net (fanout=2)        1.148   int_calpulse_counter<6>
    SLICE_X65Y129.D      Tilo                  0.259   adc_voltage_value<11>
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_14280
    SLICE_X65Y129.B2     net (fanout=1)        0.438   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_14280
    SLICE_X65Y129.B      Tilo                  0.259   adc_voltage_value<11>
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_884
    SLICE_X72Y126.C6     net (fanout=1)        1.343   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_884
    SLICE_X72Y126.CMUX   Tilo                  0.361   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_13286
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_328
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_2_f7_27
    SLICE_X68Y128.C4     net (fanout=1)        0.742   link_tracking_1_inst/registers_core_inst/register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT<6>
    SLICE_X68Y128.CLK    Tas                   0.289   link_tracking_1_inst/registers_core_inst/data_byte<8>
                                                       link_tracking_1_inst/registers_core_inst/Mmux__n2062291
                                                       link_tracking_1_inst/registers_core_inst/data_byte_6
    -------------------------------------------------  ---------------------------
    Total                                      5.247ns (1.576ns logic, 3.671ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/gtp_tx_mux_inst/data_12 (SLICE_X74Y117.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_readout_inst/tx_ready_o (FF)
  Destination:          link_tracking_1_inst/gtp_tx_mux_inst/data_12 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.785ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (0.775 - 0.809)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_readout_inst/tx_ready_o to link_tracking_1_inst/gtp_tx_mux_inst/data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y67.DMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/data_fifo_rd
                                                       link_tracking_1_inst/tracking_core_inst/tracking_readout_inst/tx_ready_o
    SLICE_X69Y102.A5     net (fanout=5)        2.743   link_tracking_1_inst/track_tx_ready
    SLICE_X69Y102.A      Tilo                  0.259   link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv
                                                       link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv11
    SLICE_X74Y117.CE     net (fanout=57)       1.987   link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv
    SLICE_X74Y117.CLK    Tceck                 0.335   link_tracking_1_inst/gtp_tx_mux_inst/data<15>
                                                       link_tracking_1_inst/gtp_tx_mux_inst/data_12
    -------------------------------------------------  ---------------------------
    Total                                      5.785ns (1.055ns logic, 4.730ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/vi2c_core_inst/tx_ready_o (FF)
  Destination:          link_tracking_1_inst/gtp_tx_mux_inst/data_12 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.531ns (Levels of Logic = 1)
  Clock Path Skew:      -0.263ns (0.686 - 0.949)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/vi2c_core_inst/tx_ready_o to link_tracking_1_inst/gtp_tx_mux_inst/data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y109.CQ     Tcko                  0.447   link_tracking_1_inst/regs_tx_ready
                                                       link_tracking_1_inst/vi2c_core_inst/tx_ready_o
    SLICE_X69Y102.A4     net (fanout=234)      1.503   link_tracking_1_inst/vi2c_tx_ready
    SLICE_X69Y102.A      Tilo                  0.259   link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv
                                                       link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv11
    SLICE_X74Y117.CE     net (fanout=57)       1.987   link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv
    SLICE_X74Y117.CLK    Tceck                 0.335   link_tracking_1_inst/gtp_tx_mux_inst/data<15>
                                                       link_tracking_1_inst/gtp_tx_mux_inst/data_12
    -------------------------------------------------  ---------------------------
    Total                                      4.531ns (1.041ns logic, 3.490ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/registers_core_inst/tx_ready_o (FF)
  Destination:          link_tracking_1_inst/gtp_tx_mux_inst/data_12 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.440ns (Levels of Logic = 1)
  Clock Path Skew:      -0.263ns (0.686 - 0.949)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/registers_core_inst/tx_ready_o to link_tracking_1_inst/gtp_tx_mux_inst/data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y109.DQ     Tcko                  0.447   link_tracking_1_inst/regs_tx_ready
                                                       link_tracking_1_inst/registers_core_inst/tx_ready_o
    SLICE_X69Y102.A6     net (fanout=232)      1.412   link_tracking_1_inst/regs_tx_ready
    SLICE_X69Y102.A      Tilo                  0.259   link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv
                                                       link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv11
    SLICE_X74Y117.CE     net (fanout=57)       1.987   link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv
    SLICE_X74Y117.CLK    Tceck                 0.335   link_tracking_1_inst/gtp_tx_mux_inst/data<15>
                                                       link_tracking_1_inst/gtp_tx_mux_inst/data_12
    -------------------------------------------------  ---------------------------
    Total                                      4.440ns (1.041ns logic, 3.399ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/gtp_tx_mux_inst/data_15 (SLICE_X74Y117.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_readout_inst/tx_ready_o (FF)
  Destination:          link_tracking_1_inst/gtp_tx_mux_inst/data_15 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.765ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (0.775 - 0.809)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_readout_inst/tx_ready_o to link_tracking_1_inst/gtp_tx_mux_inst/data_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y67.DMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/data_fifo_rd
                                                       link_tracking_1_inst/tracking_core_inst/tracking_readout_inst/tx_ready_o
    SLICE_X69Y102.A5     net (fanout=5)        2.743   link_tracking_1_inst/track_tx_ready
    SLICE_X69Y102.A      Tilo                  0.259   link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv
                                                       link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv11
    SLICE_X74Y117.CE     net (fanout=57)       1.987   link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv
    SLICE_X74Y117.CLK    Tceck                 0.315   link_tracking_1_inst/gtp_tx_mux_inst/data<15>
                                                       link_tracking_1_inst/gtp_tx_mux_inst/data_15
    -------------------------------------------------  ---------------------------
    Total                                      5.765ns (1.035ns logic, 4.730ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/vi2c_core_inst/tx_ready_o (FF)
  Destination:          link_tracking_1_inst/gtp_tx_mux_inst/data_15 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.511ns (Levels of Logic = 1)
  Clock Path Skew:      -0.263ns (0.686 - 0.949)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/vi2c_core_inst/tx_ready_o to link_tracking_1_inst/gtp_tx_mux_inst/data_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y109.CQ     Tcko                  0.447   link_tracking_1_inst/regs_tx_ready
                                                       link_tracking_1_inst/vi2c_core_inst/tx_ready_o
    SLICE_X69Y102.A4     net (fanout=234)      1.503   link_tracking_1_inst/vi2c_tx_ready
    SLICE_X69Y102.A      Tilo                  0.259   link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv
                                                       link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv11
    SLICE_X74Y117.CE     net (fanout=57)       1.987   link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv
    SLICE_X74Y117.CLK    Tceck                 0.315   link_tracking_1_inst/gtp_tx_mux_inst/data<15>
                                                       link_tracking_1_inst/gtp_tx_mux_inst/data_15
    -------------------------------------------------  ---------------------------
    Total                                      4.511ns (1.021ns logic, 3.490ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/registers_core_inst/tx_ready_o (FF)
  Destination:          link_tracking_1_inst/gtp_tx_mux_inst/data_15 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.420ns (Levels of Logic = 1)
  Clock Path Skew:      -0.263ns (0.686 - 0.949)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/registers_core_inst/tx_ready_o to link_tracking_1_inst/gtp_tx_mux_inst/data_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y109.DQ     Tcko                  0.447   link_tracking_1_inst/regs_tx_ready
                                                       link_tracking_1_inst/registers_core_inst/tx_ready_o
    SLICE_X69Y102.A6     net (fanout=232)      1.412   link_tracking_1_inst/regs_tx_ready
    SLICE_X69Y102.A      Tilo                  0.259   link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv
                                                       link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv11
    SLICE_X74Y117.CE     net (fanout=57)       1.987   link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv
    SLICE_X74Y117.CLK    Tceck                 0.315   link_tracking_1_inst/gtp_tx_mux_inst/data<15>
                                                       link_tracking_1_inst/gtp_tx_mux_inst/data_15
    -------------------------------------------------  ---------------------------
    Total                                      4.420ns (1.021ns logic, 3.399ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gtp_clk = PERIOD TIMEGRP "gtp_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT (SLICE_X85Y158.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.190ns (requirement - (clock path skew + uncertainty - data path))
  Source:               chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1 (FF)
  Destination:          chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.194ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.079 - 0.075)
  Source Clock:         gtp_clk rising at 6.250ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1 to chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y158.BQ     Tcko                  0.200   chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    SLICE_X85Y158.SR     net (fanout=1)        0.125   chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
    SLICE_X85Y158.CLK    Tcksr       (-Th)     0.131   chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
                                                       chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.194ns (0.069ns logic, 0.125ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X90Y131.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.254ns (requirement - (clock path skew + uncertainty - data path))
  Source:               chipscope_ila_inst/U0/I_TQ2.G_TW[19].U_TQ (FF)
  Destination:          chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.256ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.041 - 0.039)
  Source Clock:         gtp_clk rising at 6.250ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: chipscope_ila_inst/U0/I_TQ2.G_TW[19].U_TQ to chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y131.DQ     Tcko                  0.198   chipscope_ila_inst/U0/iTRIG_IN<83>
                                                       chipscope_ila_inst/U0/I_TQ2.G_TW[19].U_TQ
    SLICE_X90Y131.DI     net (fanout=2)        0.025   chipscope_ila_inst/U0/iTRIG_IN<83>
    SLICE_X90Y131.CLK    Tdh         (-Th)    -0.033   chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<83>
                                                       chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.256ns (0.231ns logic, 0.025ns route)
                                                       (90.2% logic, 9.8% route)

--------------------------------------------------------------------------------

Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAMB16_X1Y86.DIB13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.301ns (requirement - (clock path skew + uncertainty - data path))
  Source:               chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.FF (FF)
  Destination:          chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.077 - 0.074)
  Source Clock:         gtp_clk rising at 6.250ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.FF to chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y173.CQ     Tcko                  0.234   chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<12>
                                                       chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.FF
    RAMB16_X1Y86.DIB13   net (fanout=1)        0.123   chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<13>
    RAMB16_X1Y86.CLKB    Trckd_DIB   (-Th)     0.053   chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
                                                       chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.304ns (0.181ns logic, 0.123ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_clk = PERIOD TIMEGRP "gtp_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK20
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK20
  Clock network: gtp_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK21
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK21
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK21
  Clock network: gtp_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK20
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK20
  Clock network: gtp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_vfat2_clk = PERIOD TIMEGRP "vfat2_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 57152 paths analyzed, 20752 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.729ns.
--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5_144 (SLICE_X42Y20.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_0_inst/en_o (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5_144 (FF)
  Requirement:          25.000ns
  Data Path Delay:      10.511ns (Levels of Logic = 3)
  Clock Path Skew:      0.167ns (0.873 - 0.706)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_0_inst/en_o to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5_144
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y73.BMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/track_0_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_0_inst/en_o
    SLICE_X89Y62.D3      net (fanout=3)        1.565   link_tracking_1_inst/tracking_core_inst/track_en<0>
    SLICE_X89Y62.D       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1_SW0
    SLICE_X89Y70.A4      net (fanout=1)        1.003   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/N01
    SLICE_X89Y70.A       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X89Y70.B5      net (fanout=3)        0.364   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X89Y70.B       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv1
    SLICE_X42Y20.CE      net (fanout=362)      6.006   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
    SLICE_X42Y20.CLK     Tceck                 0.335   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5<147>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5_144
    -------------------------------------------------  ---------------------------
    Total                                     10.511ns (1.573ns logic, 8.938ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_5_inst/en_o (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5_144 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.898ns (Levels of Logic = 2)
  Clock Path Skew:      0.232ns (0.873 - 0.641)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_5_inst/en_o to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5_144
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y45.CMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/track_5_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/en_o
    SLICE_X89Y70.A2      net (fanout=3)        2.214   link_tracking_1_inst/tracking_core_inst/track_en<5>
    SLICE_X89Y70.A       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X89Y70.B5      net (fanout=3)        0.364   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X89Y70.B       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv1
    SLICE_X42Y20.CE      net (fanout=362)      6.006   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
    SLICE_X42Y20.CLK     Tceck                 0.335   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5<147>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5_144
    -------------------------------------------------  ---------------------------
    Total                                      9.898ns (1.314ns logic, 8.584ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_1_inst/en_o (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5_144 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.557ns (Levels of Logic = 3)
  Clock Path Skew:      0.237ns (0.873 - 0.636)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_1_inst/en_o to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5_144
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y62.BMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/en_o
    SLICE_X89Y62.D2      net (fanout=3)        0.611   link_tracking_1_inst/tracking_core_inst/track_en<1>
    SLICE_X89Y62.D       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1_SW0
    SLICE_X89Y70.A4      net (fanout=1)        1.003   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/N01
    SLICE_X89Y70.A       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X89Y70.B5      net (fanout=3)        0.364   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X89Y70.B       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv1
    SLICE_X42Y20.CE      net (fanout=362)      6.006   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
    SLICE_X42Y20.CLK     Tceck                 0.335   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5<147>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5_144
    -------------------------------------------------  ---------------------------
    Total                                      9.557ns (1.573ns logic, 7.984ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5_147 (SLICE_X42Y20.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_0_inst/en_o (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5_147 (FF)
  Requirement:          25.000ns
  Data Path Delay:      10.491ns (Levels of Logic = 3)
  Clock Path Skew:      0.167ns (0.873 - 0.706)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_0_inst/en_o to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5_147
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y73.BMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/track_0_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_0_inst/en_o
    SLICE_X89Y62.D3      net (fanout=3)        1.565   link_tracking_1_inst/tracking_core_inst/track_en<0>
    SLICE_X89Y62.D       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1_SW0
    SLICE_X89Y70.A4      net (fanout=1)        1.003   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/N01
    SLICE_X89Y70.A       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X89Y70.B5      net (fanout=3)        0.364   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X89Y70.B       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv1
    SLICE_X42Y20.CE      net (fanout=362)      6.006   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
    SLICE_X42Y20.CLK     Tceck                 0.315   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5<147>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5_147
    -------------------------------------------------  ---------------------------
    Total                                     10.491ns (1.553ns logic, 8.938ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_5_inst/en_o (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5_147 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.878ns (Levels of Logic = 2)
  Clock Path Skew:      0.232ns (0.873 - 0.641)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_5_inst/en_o to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5_147
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y45.CMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/track_5_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/en_o
    SLICE_X89Y70.A2      net (fanout=3)        2.214   link_tracking_1_inst/tracking_core_inst/track_en<5>
    SLICE_X89Y70.A       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X89Y70.B5      net (fanout=3)        0.364   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X89Y70.B       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv1
    SLICE_X42Y20.CE      net (fanout=362)      6.006   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
    SLICE_X42Y20.CLK     Tceck                 0.315   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5<147>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5_147
    -------------------------------------------------  ---------------------------
    Total                                      9.878ns (1.294ns logic, 8.584ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_1_inst/en_o (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5_147 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.537ns (Levels of Logic = 3)
  Clock Path Skew:      0.237ns (0.873 - 0.636)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_1_inst/en_o to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5_147
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y62.BMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/en_o
    SLICE_X89Y62.D2      net (fanout=3)        0.611   link_tracking_1_inst/tracking_core_inst/track_en<1>
    SLICE_X89Y62.D       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1_SW0
    SLICE_X89Y70.A4      net (fanout=1)        1.003   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/N01
    SLICE_X89Y70.A       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X89Y70.B5      net (fanout=3)        0.364   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X89Y70.B       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv1
    SLICE_X42Y20.CE      net (fanout=362)      6.006   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
    SLICE_X42Y20.CLK     Tceck                 0.315   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5<147>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5_147
    -------------------------------------------------  ---------------------------
    Total                                      9.537ns (1.553ns logic, 7.984ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5_146 (SLICE_X42Y20.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_0_inst/en_o (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5_146 (FF)
  Requirement:          25.000ns
  Data Path Delay:      10.490ns (Levels of Logic = 3)
  Clock Path Skew:      0.167ns (0.873 - 0.706)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_0_inst/en_o to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5_146
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y73.BMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/track_0_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_0_inst/en_o
    SLICE_X89Y62.D3      net (fanout=3)        1.565   link_tracking_1_inst/tracking_core_inst/track_en<0>
    SLICE_X89Y62.D       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1_SW0
    SLICE_X89Y70.A4      net (fanout=1)        1.003   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/N01
    SLICE_X89Y70.A       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X89Y70.B5      net (fanout=3)        0.364   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X89Y70.B       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv1
    SLICE_X42Y20.CE      net (fanout=362)      6.006   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
    SLICE_X42Y20.CLK     Tceck                 0.314   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5<147>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5_146
    -------------------------------------------------  ---------------------------
    Total                                     10.490ns (1.552ns logic, 8.938ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_5_inst/en_o (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5_146 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.877ns (Levels of Logic = 2)
  Clock Path Skew:      0.232ns (0.873 - 0.641)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_5_inst/en_o to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5_146
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y45.CMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/track_5_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/en_o
    SLICE_X89Y70.A2      net (fanout=3)        2.214   link_tracking_1_inst/tracking_core_inst/track_en<5>
    SLICE_X89Y70.A       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X89Y70.B5      net (fanout=3)        0.364   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X89Y70.B       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv1
    SLICE_X42Y20.CE      net (fanout=362)      6.006   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
    SLICE_X42Y20.CLK     Tceck                 0.314   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5<147>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5_146
    -------------------------------------------------  ---------------------------
    Total                                      9.877ns (1.293ns logic, 8.584ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_1_inst/en_o (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5_146 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.536ns (Levels of Logic = 3)
  Clock Path Skew:      0.237ns (0.873 - 0.636)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_1_inst/en_o to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5_146
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y62.BMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/en_o
    SLICE_X89Y62.D2      net (fanout=3)        0.611   link_tracking_1_inst/tracking_core_inst/track_en<1>
    SLICE_X89Y62.D       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1_SW0
    SLICE_X89Y70.A4      net (fanout=1)        1.003   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/N01
    SLICE_X89Y70.A       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X89Y70.B5      net (fanout=3)        0.364   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X89Y70.B       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv1
    SLICE_X42Y20.CE      net (fanout=362)      6.006   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
    SLICE_X42Y20.CLK     Tceck                 0.314   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5<147>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5_146
    -------------------------------------------------  ---------------------------
    Total                                      9.536ns (1.552ns logic, 7.984ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_vfat2_clk = PERIOD TIMEGRP "vfat2_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_3_inst/data_o_171 (SLICE_X95Y31.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.355ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/track_3_inst/data_171 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_3_inst/data_o_171 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 0)
  Clock Path Skew:      0.092ns (0.435 - 0.343)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/track_3_inst/data_171 to link_tracking_1_inst/tracking_core_inst/track_3_inst/data_o_171
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y32.DQ      Tcko                  0.198   link_tracking_1_inst/tracking_core_inst/track_3_inst/data<171>
                                                       link_tracking_1_inst/tracking_core_inst/track_3_inst/data_171
    SLICE_X95Y31.DX      net (fanout=2)        0.190   link_tracking_1_inst/tracking_core_inst/track_3_inst/data<171>
    SLICE_X95Y31.CLK     Tckdi       (-Th)    -0.059   link_tracking_1_inst/tracking_core_inst/track_data<3><171>
                                                       link_tracking_1_inst/tracking_core_inst/track_3_inst/data_o_171
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.257ns logic, 0.190ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_3_inst/data_o_168 (SLICE_X95Y31.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.360ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/track_3_inst/data_168 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_3_inst/data_o_168 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.452ns (Levels of Logic = 0)
  Clock Path Skew:      0.092ns (0.435 - 0.343)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/track_3_inst/data_168 to link_tracking_1_inst/tracking_core_inst/track_3_inst/data_o_168
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y32.AQ      Tcko                  0.198   link_tracking_1_inst/tracking_core_inst/track_3_inst/data<171>
                                                       link_tracking_1_inst/tracking_core_inst/track_3_inst/data_168
    SLICE_X95Y31.AX      net (fanout=2)        0.195   link_tracking_1_inst/tracking_core_inst/track_3_inst/data<168>
    SLICE_X95Y31.CLK     Tckdi       (-Th)    -0.059   link_tracking_1_inst/tracking_core_inst/track_data<3><171>
                                                       link_tracking_1_inst/tracking_core_inst/track_3_inst/data_o_168
    -------------------------------------------------  ---------------------------
    Total                                      0.452ns (0.257ns logic, 0.195ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_3_inst/data_o_169 (SLICE_X95Y31.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.360ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/track_3_inst/data_169 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_3_inst/data_o_169 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.452ns (Levels of Logic = 0)
  Clock Path Skew:      0.092ns (0.435 - 0.343)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/track_3_inst/data_169 to link_tracking_1_inst/tracking_core_inst/track_3_inst/data_o_169
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y32.BQ      Tcko                  0.198   link_tracking_1_inst/tracking_core_inst/track_3_inst/data<171>
                                                       link_tracking_1_inst/tracking_core_inst/track_3_inst/data_169
    SLICE_X95Y31.BX      net (fanout=2)        0.195   link_tracking_1_inst/tracking_core_inst/track_3_inst/data<169>
    SLICE_X95Y31.CLK     Tckdi       (-Th)    -0.059   link_tracking_1_inst/tracking_core_inst/track_data<3><171>
                                                       link_tracking_1_inst/tracking_core_inst/track_3_inst/data_o_169
    -------------------------------------------------  ---------------------------
    Total                                      0.452ns (0.257ns logic, 0.195ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_vfat2_clk = PERIOD TIMEGRP "vfat2_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y29.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y43.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y24.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_userclk00 = PERIOD TIMEGRP "gtp_userclk00" 3.125 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_userclk00 = PERIOD TIMEGRP "gtp_userclk00" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK1
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK1
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_userclk01 = PERIOD TIMEGRP "gtp_userclk01" 3.125 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_userclk01 = PERIOD TIMEGRP "gtp_userclk01" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.RXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK1
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X1Y1.RXUSRCLK1
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/TXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk_i     |   10.729|         |         |         |
fpga_test_io<1>|   10.729|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_test_io<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk_i     |   10.729|         |         |         |
fpga_test_io<1>|   10.729|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 91891 paths, 0 nets, and 31050 connections

Design statistics:
   Minimum period:  10.729ns{1}   (Maximum frequency:  93.205MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 24 07:19:34 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 383 MB



