===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.4031 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2461 ( 13.9%)    0.2461 ( 17.5%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.2083 ( 11.7%)    0.2083 ( 14.8%)    Parse modules
    0.0340 (  1.9%)    0.0340 (  2.4%)    Verify circuit
    1.2250 ( 69.1%)    0.8545 ( 60.9%)  'firrtl.circuit' Pipeline
    0.1237 (  7.0%)    0.0721 (  5.1%)    'firrtl.module' Pipeline
    0.1132 (  6.4%)    0.0663 (  4.7%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0104 (  0.6%)    0.0057 (  0.4%)      LowerCHIRRTLPass
    0.0127 (  0.7%)    0.0127 (  0.9%)    InferWidths
    0.0584 (  3.3%)    0.0584 (  4.2%)    InferResets
    0.0049 (  0.3%)    0.0049 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0091 (  0.5%)    0.0091 (  0.6%)    WireDFT
    0.0092 (  0.5%)    0.0092 (  0.7%)    PrefixModules
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.1211 (  6.8%)    0.1211 (  8.6%)    LowerFIRRTLTypes
    0.6910 ( 39.0%)    0.3722 ( 26.5%)    'firrtl.module' Pipeline
    0.0721 (  4.1%)    0.0405 (  2.9%)      ExpandWhens
    0.0013 (  0.1%)    0.0007 (  0.0%)      RemoveInvalid
    0.5852 ( 33.0%)    0.3129 ( 22.3%)      Canonicalizer
    0.0323 (  1.8%)    0.0181 (  1.3%)      InferReadWrite
    0.0233 (  1.3%)    0.0233 (  1.7%)    Inliner
    0.0255 (  1.4%)    0.0255 (  1.8%)    IMConstProp
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0011 (  0.1%)    0.0011 (  0.1%)    BlackBoxReader
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1186 (  6.7%)    0.1186 (  8.5%)    'firrtl.module' Pipeline
    0.1186 (  6.7%)    0.1186 (  8.5%)      Canonicalizer
    0.0098 (  0.6%)    0.0098 (  0.7%)    RemoveUnusedPorts
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0090 (  0.5%)    0.0090 (  0.6%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.1085 (  6.1%)    0.1085 (  7.7%)  LowerFIRRTLToHW
    0.0010 (  0.1%)    0.0010 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0936 (  5.3%)    0.0936 (  6.7%)  'hw.module' Pipeline
    0.0232 (  1.3%)    0.0232 (  1.7%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0615 (  3.5%)    0.0615 (  4.4%)    Canonicalizer
    0.0089 (  0.5%)    0.0089 (  0.6%)    HWCleanup
    0.0129 (  0.7%)    0.0129 (  0.9%)  'hw.module' Pipeline
    0.0008 (  0.0%)    0.0008 (  0.1%)    HWLegalizeModules
    0.0121 (  0.7%)    0.0121 (  0.9%)    PrettifyVerilog
    0.0833 (  4.7%)    0.0833 (  5.9%)  ExportVerilog
    0.0010 (  0.1%)    0.0010 (  0.1%)  Rest
    1.7736 (100.0%)    1.4031 (100.0%)  Total

{
  totalTime: 1.411,
  maxMemory: 70881280
}
