INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marku/Documents/EE2026/Lab/Lab4/Lab4.srcs/sources_1/new/my_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marku/Documents/EE2026/Lab/Lab4/Lab4.srcs/sources_1/new/single_pulse_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulse_output
INFO: [VRFC 10-2458] undeclared symbol Q2, assumed default net type wire [C:/Users/marku/Documents/EE2026/Lab/Lab4/Lab4.srcs/sources_1/new/single_pulse_output.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marku/Documents/EE2026/Lab/Lab4/Lab4.srcs/sim_1/new/single_pulse_output_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulse_output_sim
