{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709409989429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709409989429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 02 15:06:29 2024 " "Processing started: Sat Mar 02 15:06:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709409989429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709409989429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UArith -c UArith " "Command: quartus_map --read_settings_files=on --write_settings_files=off UArith -c UArith" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709409989429 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1709409989713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uarith.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uarith.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UArith-arch_UArith " "Found design unit 1: UArith-arch_UArith" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709409990139 ""} { "Info" "ISGN_ENTITY_NAME" "1 UArith " "Found entity 1: UArith" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709409990139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709409990139 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UArith " "Elaborating entity \"UArith\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1709409990170 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIGA UArith.vhd(27) " "VHDL Process Statement warning at UArith.vhd(27): signal \"SIGA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709409990187 "|UArith"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S_Out UArith.vhd(29) " "VHDL Process Statement warning at UArith.vhd(29): signal \"S_Out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709409990187 "|UArith"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S_Out UArith.vhd(33) " "VHDL Process Statement warning at UArith.vhd(33): signal \"S_Out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709409990187 "|UArith"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S_Out UArith.vhd(37) " "VHDL Process Statement warning at UArith.vhd(37): signal \"S_Out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709409990187 "|UArith"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S_Out UArith.vhd(41) " "VHDL Process Statement warning at UArith.vhd(41): signal \"S_Out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709409990187 "|UArith"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIGA UArith.vhd(46) " "VHDL Process Statement warning at UArith.vhd(46): signal \"SIGA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709409990187 "|UArith"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S_Out UArith.vhd(48) " "VHDL Process Statement warning at UArith.vhd(48): signal \"S_Out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709409990187 "|UArith"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S_Out UArith.vhd(52) " "VHDL Process Statement warning at UArith.vhd(52): signal \"S_Out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709409990187 "|UArith"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S_Out UArith.vhd(56) " "VHDL Process Statement warning at UArith.vhd(56): signal \"S_Out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709409990187 "|UArith"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S_Out UArith.vhd(60) " "VHDL Process Statement warning at UArith.vhd(60): signal \"S_Out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709409990187 "|UArith"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIGB UArith.vhd(65) " "VHDL Process Statement warning at UArith.vhd(65): signal \"SIGB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709409990192 "|UArith"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S_Out UArith.vhd(67) " "VHDL Process Statement warning at UArith.vhd(67): signal \"S_Out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709409990192 "|UArith"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S_Out UArith.vhd(71) " "VHDL Process Statement warning at UArith.vhd(71): signal \"S_Out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709409990192 "|UArith"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S_Out UArith.vhd(75) " "VHDL Process Statement warning at UArith.vhd(75): signal \"S_Out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709409990192 "|UArith"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S_Out UArith.vhd(79) " "VHDL Process Statement warning at UArith.vhd(79): signal \"S_Out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709409990192 "|UArith"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIGB UArith.vhd(84) " "VHDL Process Statement warning at UArith.vhd(84): signal \"SIGB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709409990192 "|UArith"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S_Out UArith.vhd(86) " "VHDL Process Statement warning at UArith.vhd(86): signal \"S_Out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709409990192 "|UArith"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S_Out UArith.vhd(90) " "VHDL Process Statement warning at UArith.vhd(90): signal \"S_Out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709409990192 "|UArith"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S_Out UArith.vhd(94) " "VHDL Process Statement warning at UArith.vhd(94): signal \"S_Out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709409990192 "|UArith"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S_Out UArith.vhd(98) " "VHDL Process Statement warning at UArith.vhd(98): signal \"S_Out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709409990192 "|UArith"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_Out UArith.vhd(24) " "VHDL Process Statement warning at UArith.vhd(24): inferring latch(es) for signal or variable \"S_Out\", which holds its previous value in one or more paths through the process" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1709409990192 "|UArith"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_OutAB UArith.vhd(24) " "VHDL Process Statement warning at UArith.vhd(24): inferring latch(es) for signal or variable \"S_OutAB\", which holds its previous value in one or more paths through the process" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1709409990192 "|UArith"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_OutAB UArith.vhd(24) " "Inferred latch for \"S_OutAB\" at UArith.vhd(24)" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709409990192 "|UArith"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_Out\[0\] UArith.vhd(24) " "Inferred latch for \"S_Out\[0\]\" at UArith.vhd(24)" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709409990192 "|UArith"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_Out\[1\] UArith.vhd(24) " "Inferred latch for \"S_Out\[1\]\" at UArith.vhd(24)" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709409990192 "|UArith"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_Out\[2\] UArith.vhd(24) " "Inferred latch for \"S_Out\[2\]\" at UArith.vhd(24)" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709409990192 "|UArith"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_Out\[3\] UArith.vhd(24) " "Inferred latch for \"S_Out\[3\]\" at UArith.vhd(24)" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709409990192 "|UArith"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_Out\[4\] UArith.vhd(24) " "Inferred latch for \"S_Out\[4\]\" at UArith.vhd(24)" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709409990192 "|UArith"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "S_Out\[0\]\$latch " "LATCH primitive \"S_Out\[0\]\$latch\" is permanently enabled" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 24 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709409990391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "S_OutAB\$latch " "LATCH primitive \"S_OutAB\$latch\" is permanently enabled" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 24 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709409990391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "S_Out\[2\]\$latch " "LATCH primitive \"S_Out\[2\]\$latch\" is permanently enabled" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 24 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709409990391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "S_Out\[1\]\$latch " "LATCH primitive \"S_Out\[1\]\$latch\" is permanently enabled" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 24 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709409990391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "S_Out\[3\]\$latch " "LATCH primitive \"S_Out\[3\]\$latch\" is permanently enabled" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 24 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709409990391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "S_Out\[4\]\$latch " "LATCH primitive \"S_Out\[4\]\$latch\" is permanently enabled" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 24 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709409990391 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S_OutAB GND " "Pin \"S_OutAB\" is stuck at GND" {  } { { "UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1709409990724 "|UArith|S_OutAB"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1709409990724 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1709409990882 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1709409991385 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709409991385 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1709409991431 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1709409991431 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1709409991431 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1709409991431 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709409991473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 02 15:06:31 2024 " "Processing ended: Sat Mar 02 15:06:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709409991473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709409991473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709409991473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709409991473 ""}
