
*** Running vivado
    with args -log Main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Main.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 246.602 ; gain = 20.371
Command: synth_design -top Main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5412 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 358.070 ; gain = 99.246
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main' [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/Main.vhd:51]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/Main.vhd:90]
	Parameter g_CLKS_PER_BIT bound to: 10416 - type: integer 
INFO: [Synth 8-3491] module 'UART_TX' declared at 'C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/UART_TX.vhd:19' bound to instance 'UART_TX_INST' of component 'UART_TX' [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/Main.vhd:99]
INFO: [Synth 8-638] synthesizing module 'UART_TX' [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/UART_TX.vhd:37]
	Parameter g_CLKS_PER_BIT bound to: 10416 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/UART_TX.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (1#1) [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/UART_TX.vhd:37]
	Parameter g_CLKS_PER_BIT bound to: 10416 - type: integer 
INFO: [Synth 8-3491] module 'UART_RX' declared at 'C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/UART_RX.vhd:18' bound to instance 'UART_RX_INST' of component 'uart_rx' [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/Main.vhd:112]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/UART_RX.vhd:31]
	Parameter g_CLKS_PER_BIT bound to: 10416 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (2#1) [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/UART_RX.vhd:31]
WARNING: [Synth 8-614] signal 'subASCII' is read in the process but is not in the sensitivity list [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/Main.vhd:122]
WARNING: [Synth 8-614] signal 'ledBuff' is read in the process but is not in the sensitivity list [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/Main.vhd:122]
WARNING: [Synth 8-614] signal 'w_RX_BYTE' is read in the process but is not in the sensitivity list [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/Main.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'Main' (3#1) [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/Main.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 410.000 ; gain = 151.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 410.000 ; gain = 151.176
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_nets{r_RX_SERIAL_IBUF}' is not supported in the xdc constraint file. [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:294]
Finished Parsing XDC File [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 745.422 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:23 ; elapsed = 00:01:31 . Memory (MB): peak = 745.422 ; gain = 486.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:23 ; elapsed = 00:01:31 . Memory (MB): peak = 745.422 ; gain = 486.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:31 . Memory (MB): peak = 745.422 ; gain = 486.598
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'UART_TX'
INFO: [Synth 8-5544] ROM "o_TX_Active" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_TX_Serial" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'UART_RX'
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
          s_tx_start_bit |                              001 |                              001
          s_tx_data_bits |                              010 |                              010
           s_tx_stop_bit |                              011 |                              011
               s_cleanup |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'UART_TX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
          s_rx_start_bit |                              001 |                              001
          s_rx_data_bits |                              010 |                              010
           s_rx_stop_bit |                              011 |                              011
               s_cleanup |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'UART_RX'
WARNING: [Synth 8-327] inferring latch for variable 'buff_reg' [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/Main.vhd:154]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:24 ; elapsed = 00:01:33 . Memory (MB): peak = 745.422 ; gain = 486.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   5 Input     14 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
Module UART_TX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   5 Input     14 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
Module UART_RX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   5 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element UART_RX_INST/r_RX_DV_reg was removed.  [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/UART_RX.vhd:68]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[0]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[0]__2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[1]__2 )
INFO: [Synth 8-3886] merging instance 'r_TX_BYTE_reg[7]' (FDRE) to 'r_TX_BYTE_reg[0]'
INFO: [Synth 8-3886] merging instance 'r_TX_BYTE_reg[6]' (FDSE) to 'r_TX_DV_reg'
INFO: [Synth 8-3886] merging instance 'r_TX_BYTE_reg[5]' (FDSE) to 'r_TX_DV_reg'
INFO: [Synth 8-3886] merging instance 'r_TX_BYTE_reg[4]' (FDRE) to 'r_TX_BYTE_reg[0]'
INFO: [Synth 8-3886] merging instance 'r_TX_BYTE_reg[3]' (FDSE) to 'r_TX_DV_reg'
INFO: [Synth 8-3886] merging instance 'r_TX_BYTE_reg[2]' (FDRE) to 'r_TX_BYTE_reg[0]'
INFO: [Synth 8-3886] merging instance 'r_TX_BYTE_reg[1]' (FDRE) to 'r_TX_BYTE_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_TX_BYTE_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (r_TX_DV_reg)
INFO: [Synth 8-3886] merging instance 'UART_TX_INST/r_TX_Data_reg[7]' (FDE) to 'UART_TX_INST/r_TX_Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'UART_TX_INST/r_TX_Data_reg[6]' (FDE) to 'UART_TX_INST/r_TX_Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'UART_TX_INST/r_TX_Data_reg[5]' (FDE) to 'UART_TX_INST/r_TX_Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'UART_TX_INST/r_TX_Data_reg[4]' (FDE) to 'UART_TX_INST/r_TX_Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'UART_TX_INST/r_TX_Data_reg[3]' (FDE) to 'UART_TX_INST/r_TX_Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'UART_TX_INST/r_TX_Data_reg[2]' (FDE) to 'UART_TX_INST/r_TX_Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'UART_TX_INST/r_TX_Data_reg[1]' (FDE) to 'UART_TX_INST/r_TX_Data_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UART_TX_INST/r_TX_Data_reg[0] )
WARNING: [Synth 8-3332] Sequential element (UART_TX_INST/r_TX_Done_reg) is unused and will be removed from module Main.
CRITICAL WARNING: [Synth 8-3352] multi-driven net o_TX_Done with 1st driver pin 'UART_TX_INST/r_TX_Done_reg/Q' [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/UART_TX.vhd:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net o_TX_Done with 2nd driver pin 'VCC' [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/UART_TX.vhd:62]
CRITICAL WARNING: [Synth 8-5559] multi-driven net o_TX_Done is connected to constant driver, other driver is ignored [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/UART_TX.vhd:62]
WARNING: [Synth 8-3332] Sequential element (buff_reg[31]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[30]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[29]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[28]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[23]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[22]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[21]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[20]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[15]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[14]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[13]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[12]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[7]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[6]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[5]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[4]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (state_reg[0]__0) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (state_reg[1]__2) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (state_reg[0]__2) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (r_TX_BYTE_reg[0]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (UART_TX_INST/r_TX_Data_reg[0]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (r_TX_DV_reg) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (UART_RX_INST/r_RX_Byte_reg[7]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (UART_RX_INST/r_RX_Byte_reg[6]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (UART_RX_INST/r_RX_Byte_reg[5]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (UART_RX_INST/r_RX_Byte_reg[4]) is unused and will be removed from module Main.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\state_reg[0]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[1]_C )
INFO: [Synth 8-3886] merging instance 'buff_reg[0]' (LD) to 'buff_reg[8]'
INFO: [Synth 8-3886] merging instance 'buff_reg[1]' (LD) to 'buff_reg[9]'
INFO: [Synth 8-3886] merging instance 'buff_reg[2]' (LD) to 'buff_reg[10]'
INFO: [Synth 8-3886] merging instance 'buff_reg[3]' (LD) to 'buff_reg[11]'
INFO: [Synth 8-3886] merging instance 'buff_reg[8]' (LD) to 'buff_reg[16]'
INFO: [Synth 8-3886] merging instance 'buff_reg[9]' (LD) to 'buff_reg[17]'
INFO: [Synth 8-3886] merging instance 'buff_reg[10]' (LD) to 'buff_reg[18]'
INFO: [Synth 8-3886] merging instance 'buff_reg[11]' (LD) to 'buff_reg[19]'
WARNING: [Synth 8-3332] Sequential element (state_reg[1]_C) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (state_reg[0]_P) is unused and will be removed from module Main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:01:37 . Memory (MB): peak = 745.422 ; gain = 486.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:13 ; elapsed = 00:02:23 . Memory (MB): peak = 745.422 ; gain = 486.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:14 ; elapsed = 00:02:24 . Memory (MB): peak = 756.375 ; gain = 497.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:14 ; elapsed = 00:02:24 . Memory (MB): peak = 757.383 ; gain = 498.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:19 ; elapsed = 00:02:29 . Memory (MB): peak = 757.383 ; gain = 498.559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:19 ; elapsed = 00:02:29 . Memory (MB): peak = 757.383 ; gain = 498.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:19 ; elapsed = 00:02:29 . Memory (MB): peak = 757.383 ; gain = 498.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:19 ; elapsed = 00:02:29 . Memory (MB): peak = 757.383 ; gain = 498.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:19 ; elapsed = 00:02:29 . Memory (MB): peak = 757.383 ; gain = 498.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:19 ; elapsed = 00:02:29 . Memory (MB): peak = 757.383 ; gain = 498.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     7|
|5     |LUT3   |    19|
|6     |LUT4   |    25|
|7     |LUT5   |     9|
|8     |LUT6   |    31|
|9     |FDCE   |     1|
|10    |FDPE   |     1|
|11    |FDRE   |    51|
|12    |LD     |     8|
|13    |LDC    |     2|
|14    |IBUF   |     2|
|15    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+---------------+--------+------+
|      |Instance       |Module  |Cells |
+------+---------------+--------+------+
|1     |top            |        |   184|
|2     |  UART_RX_INST |UART_RX |    84|
|3     |  UART_TX_INST |UART_TX |    57|
+------+---------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:19 ; elapsed = 00:02:29 . Memory (MB): peak = 757.383 ; gain = 498.559
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:22 ; elapsed = 00:01:58 . Memory (MB): peak = 757.383 ; gain = 163.137
Synthesis Optimization Complete : Time (s): cpu = 00:02:20 ; elapsed = 00:02:30 . Memory (MB): peak = 757.383 ; gain = 498.559
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  LD => LDCE: 8 instances
  LDC => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 34 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:25 ; elapsed = 00:02:40 . Memory (MB): peak = 757.383 ; gain = 510.781
INFO: [Common 17-1381] The checkpoint 'C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.runs/synth_1/Main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Main_utilization_synth.rpt -pb Main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 757.383 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 25 19:32:51 2018...

*** Running vivado
    with args -log Main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Main.tcl -notrace
Command: synth_design -top Main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13532 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 358.512 ; gain = 100.422
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main' [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/Main.vhd:51]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/Main.vhd:90]
	Parameter g_CLKS_PER_BIT bound to: 10416 - type: integer 
INFO: [Synth 8-3491] module 'UART_TX' declared at 'C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/UART_TX.vhd:19' bound to instance 'UART_TX_INST' of component 'UART_TX' [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/Main.vhd:99]
INFO: [Synth 8-638] synthesizing module 'UART_TX' [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/UART_TX.vhd:37]
	Parameter g_CLKS_PER_BIT bound to: 10416 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/UART_TX.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (1#1) [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/UART_TX.vhd:37]
	Parameter g_CLKS_PER_BIT bound to: 10416 - type: integer 
INFO: [Synth 8-3491] module 'UART_RX' declared at 'C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/UART_RX.vhd:18' bound to instance 'UART_RX_INST' of component 'uart_rx' [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/Main.vhd:112]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/UART_RX.vhd:31]
	Parameter g_CLKS_PER_BIT bound to: 10416 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (2#1) [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/UART_RX.vhd:31]
WARNING: [Synth 8-614] signal 'subASCII' is read in the process but is not in the sensitivity list [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/Main.vhd:122]
WARNING: [Synth 8-614] signal 'ledBuff' is read in the process but is not in the sensitivity list [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/Main.vhd:122]
WARNING: [Synth 8-614] signal 'w_RX_BYTE' is read in the process but is not in the sensitivity list [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/Main.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'Main' (3#1) [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/Main.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 410.801 ; gain = 152.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 410.801 ; gain = 152.711
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'w_TX_SERIAL[1]'. [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'w_TX_SERIAL[1]'. [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r_RX_SERIAL[2]'. [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r_RX_SERIAL[2]'. [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 744.176 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 744.176 ; gain = 486.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 744.176 ; gain = 486.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 744.176 ; gain = 486.086
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'UART_TX'
INFO: [Synth 8-5544] ROM "o_TX_Active" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_TX_Serial" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'UART_RX'
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
          s_tx_start_bit |                              001 |                              001
          s_tx_data_bits |                              010 |                              010
           s_tx_stop_bit |                              011 |                              011
               s_cleanup |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'UART_TX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
          s_rx_start_bit |                              001 |                              001
          s_rx_data_bits |                              010 |                              010
           s_rx_stop_bit |                              011 |                              011
               s_cleanup |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'UART_RX'
WARNING: [Synth 8-327] inferring latch for variable 'buff_reg' [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/Main.vhd:154]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 744.176 ; gain = 486.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   5 Input     14 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
Module UART_TX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   5 Input     14 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
Module UART_RX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   5 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element UART_RX_INST/r_RX_DV_reg was removed.  [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/UART_RX.vhd:68]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[0]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[0]__2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[1]__2 )
INFO: [Synth 8-3886] merging instance 'r_TX_BYTE_reg[7]' (FDRE) to 'r_TX_BYTE_reg[0]'
INFO: [Synth 8-3886] merging instance 'r_TX_BYTE_reg[6]' (FDSE) to 'r_TX_DV_reg'
INFO: [Synth 8-3886] merging instance 'r_TX_BYTE_reg[5]' (FDSE) to 'r_TX_DV_reg'
INFO: [Synth 8-3886] merging instance 'r_TX_BYTE_reg[4]' (FDRE) to 'r_TX_BYTE_reg[0]'
INFO: [Synth 8-3886] merging instance 'r_TX_BYTE_reg[3]' (FDSE) to 'r_TX_DV_reg'
INFO: [Synth 8-3886] merging instance 'r_TX_BYTE_reg[2]' (FDRE) to 'r_TX_BYTE_reg[0]'
INFO: [Synth 8-3886] merging instance 'r_TX_BYTE_reg[1]' (FDRE) to 'r_TX_BYTE_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_TX_BYTE_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (r_TX_DV_reg)
INFO: [Synth 8-3886] merging instance 'UART_TX_INST/r_TX_Data_reg[7]' (FDE) to 'UART_TX_INST/r_TX_Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'UART_TX_INST/r_TX_Data_reg[6]' (FDE) to 'UART_TX_INST/r_TX_Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'UART_TX_INST/r_TX_Data_reg[5]' (FDE) to 'UART_TX_INST/r_TX_Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'UART_TX_INST/r_TX_Data_reg[4]' (FDE) to 'UART_TX_INST/r_TX_Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'UART_TX_INST/r_TX_Data_reg[3]' (FDE) to 'UART_TX_INST/r_TX_Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'UART_TX_INST/r_TX_Data_reg[2]' (FDE) to 'UART_TX_INST/r_TX_Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'UART_TX_INST/r_TX_Data_reg[1]' (FDE) to 'UART_TX_INST/r_TX_Data_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UART_TX_INST/r_TX_Data_reg[0] )
WARNING: [Synth 8-3332] Sequential element (UART_TX_INST/r_TX_Done_reg) is unused and will be removed from module Main.
CRITICAL WARNING: [Synth 8-3352] multi-driven net o_TX_Done with 1st driver pin 'UART_TX_INST/r_TX_Done_reg/Q' [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/UART_TX.vhd:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net o_TX_Done with 2nd driver pin 'VCC' [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/UART_TX.vhd:62]
CRITICAL WARNING: [Synth 8-5559] multi-driven net o_TX_Done is connected to constant driver, other driver is ignored [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/UART_TX.vhd:62]
WARNING: [Synth 8-3332] Sequential element (buff_reg[31]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[30]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[29]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[28]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[23]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[22]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[21]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[20]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[15]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[14]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[13]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[12]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[7]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[6]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[5]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[4]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (state_reg[0]__0) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (state_reg[1]__2) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (state_reg[0]__2) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (r_TX_BYTE_reg[0]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (UART_TX_INST/r_TX_Data_reg[0]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (r_TX_DV_reg) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (UART_RX_INST/r_RX_Byte_reg[7]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (UART_RX_INST/r_RX_Byte_reg[6]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (UART_RX_INST/r_RX_Byte_reg[5]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (UART_RX_INST/r_RX_Byte_reg[4]) is unused and will be removed from module Main.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\state_reg[0]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[1]_C )
INFO: [Synth 8-3886] merging instance 'buff_reg[0]' (LD) to 'buff_reg[8]'
INFO: [Synth 8-3886] merging instance 'buff_reg[1]' (LD) to 'buff_reg[9]'
INFO: [Synth 8-3886] merging instance 'buff_reg[2]' (LD) to 'buff_reg[10]'
INFO: [Synth 8-3886] merging instance 'buff_reg[3]' (LD) to 'buff_reg[11]'
INFO: [Synth 8-3886] merging instance 'buff_reg[8]' (LD) to 'buff_reg[16]'
INFO: [Synth 8-3886] merging instance 'buff_reg[9]' (LD) to 'buff_reg[17]'
INFO: [Synth 8-3886] merging instance 'buff_reg[10]' (LD) to 'buff_reg[18]'
INFO: [Synth 8-3886] merging instance 'buff_reg[11]' (LD) to 'buff_reg[19]'
WARNING: [Synth 8-3332] Sequential element (state_reg[1]_C) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (state_reg[0]_P) is unused and will be removed from module Main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 744.176 ; gain = 486.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:08 ; elapsed = 00:02:14 . Memory (MB): peak = 744.176 ; gain = 486.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:09 ; elapsed = 00:02:15 . Memory (MB): peak = 756.648 ; gain = 498.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:09 ; elapsed = 00:02:15 . Memory (MB): peak = 757.152 ; gain = 499.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:14 ; elapsed = 00:02:20 . Memory (MB): peak = 757.152 ; gain = 499.063
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:14 ; elapsed = 00:02:20 . Memory (MB): peak = 757.152 ; gain = 499.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:14 ; elapsed = 00:02:21 . Memory (MB): peak = 757.152 ; gain = 499.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:14 ; elapsed = 00:02:21 . Memory (MB): peak = 757.152 ; gain = 499.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:14 ; elapsed = 00:02:21 . Memory (MB): peak = 757.152 ; gain = 499.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:14 ; elapsed = 00:02:21 . Memory (MB): peak = 757.152 ; gain = 499.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     7|
|5     |LUT3   |    19|
|6     |LUT4   |    25|
|7     |LUT5   |     9|
|8     |LUT6   |    31|
|9     |FDCE   |     1|
|10    |FDPE   |     1|
|11    |FDRE   |    51|
|12    |LD     |     8|
|13    |LDC    |     2|
|14    |IBUF   |     2|
|15    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+---------------+--------+------+
|      |Instance       |Module  |Cells |
+------+---------------+--------+------+
|1     |top            |        |   184|
|2     |  UART_RX_INST |UART_RX |    84|
|3     |  UART_TX_INST |UART_TX |    57|
+------+---------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:14 ; elapsed = 00:02:21 . Memory (MB): peak = 757.152 ; gain = 499.063
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:20 ; elapsed = 00:01:52 . Memory (MB): peak = 757.152 ; gain = 165.688
Synthesis Optimization Complete : Time (s): cpu = 00:02:15 ; elapsed = 00:02:21 . Memory (MB): peak = 757.152 ; gain = 499.063
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  LD => LDCE: 8 instances
  LDC => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 38 Warnings, 7 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:20 ; elapsed = 00:02:30 . Memory (MB): peak = 759.590 ; gain = 513.293
INFO: [Common 17-1381] The checkpoint 'C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.runs/synth_1/Main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Main_utilization_synth.rpt -pb Main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 759.590 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 25 19:43:56 2018...

*** Running vivado
    with args -log Main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Main.tcl -notrace
Command: synth_design -top Main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1248 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 358.102 ; gain = 99.887
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main' [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/Main.vhd:51]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/Main.vhd:90]
	Parameter g_CLKS_PER_BIT bound to: 10416 - type: integer 
INFO: [Synth 8-3491] module 'UART_TX' declared at 'C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/UART_TX.vhd:19' bound to instance 'UART_TX_INST' of component 'UART_TX' [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/Main.vhd:99]
INFO: [Synth 8-638] synthesizing module 'UART_TX' [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/UART_TX.vhd:37]
	Parameter g_CLKS_PER_BIT bound to: 10416 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/UART_TX.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (1#1) [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/UART_TX.vhd:37]
	Parameter g_CLKS_PER_BIT bound to: 10416 - type: integer 
INFO: [Synth 8-3491] module 'UART_RX' declared at 'C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/UART_RX.vhd:18' bound to instance 'UART_RX_INST' of component 'uart_rx' [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/Main.vhd:112]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/UART_RX.vhd:31]
	Parameter g_CLKS_PER_BIT bound to: 10416 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (2#1) [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/UART_RX.vhd:31]
WARNING: [Synth 8-614] signal 'subASCII' is read in the process but is not in the sensitivity list [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/Main.vhd:122]
WARNING: [Synth 8-614] signal 'ledBuff' is read in the process but is not in the sensitivity list [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/Main.vhd:122]
WARNING: [Synth 8-614] signal 'w_RX_BYTE' is read in the process but is not in the sensitivity list [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/Main.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'Main' (3#1) [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/Main.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 410.234 ; gain = 152.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 410.234 ; gain = 152.020
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 746.270 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:18 ; elapsed = 00:01:24 . Memory (MB): peak = 746.270 ; gain = 488.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:18 ; elapsed = 00:01:24 . Memory (MB): peak = 746.270 ; gain = 488.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:24 . Memory (MB): peak = 746.270 ; gain = 488.055
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'UART_TX'
INFO: [Synth 8-5544] ROM "o_TX_Active" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_TX_Serial" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'UART_RX'
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
          s_tx_start_bit |                              001 |                              001
          s_tx_data_bits |                              010 |                              010
           s_tx_stop_bit |                              011 |                              011
               s_cleanup |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'UART_TX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
          s_rx_start_bit |                              001 |                              001
          s_rx_data_bits |                              010 |                              010
           s_rx_stop_bit |                              011 |                              011
               s_cleanup |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'UART_RX'
WARNING: [Synth 8-327] inferring latch for variable 'buff_reg' [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/Main.vhd:154]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:20 ; elapsed = 00:01:25 . Memory (MB): peak = 746.270 ; gain = 488.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   5 Input     14 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
Module UART_TX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   5 Input     14 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
Module UART_RX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   5 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element UART_RX_INST/r_RX_DV_reg was removed.  [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/UART_RX.vhd:68]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[0]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[0]__2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[1]__2 )
INFO: [Synth 8-3886] merging instance 'r_TX_BYTE_reg[7]' (FDRE) to 'r_TX_BYTE_reg[0]'
INFO: [Synth 8-3886] merging instance 'r_TX_BYTE_reg[6]' (FDSE) to 'r_TX_DV_reg'
INFO: [Synth 8-3886] merging instance 'r_TX_BYTE_reg[5]' (FDSE) to 'r_TX_DV_reg'
INFO: [Synth 8-3886] merging instance 'r_TX_BYTE_reg[4]' (FDRE) to 'r_TX_BYTE_reg[0]'
INFO: [Synth 8-3886] merging instance 'r_TX_BYTE_reg[3]' (FDSE) to 'r_TX_DV_reg'
INFO: [Synth 8-3886] merging instance 'r_TX_BYTE_reg[2]' (FDRE) to 'r_TX_BYTE_reg[0]'
INFO: [Synth 8-3886] merging instance 'r_TX_BYTE_reg[1]' (FDRE) to 'r_TX_BYTE_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_TX_BYTE_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (r_TX_DV_reg)
INFO: [Synth 8-3886] merging instance 'UART_TX_INST/r_TX_Data_reg[7]' (FDE) to 'UART_TX_INST/r_TX_Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'UART_TX_INST/r_TX_Data_reg[6]' (FDE) to 'UART_TX_INST/r_TX_Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'UART_TX_INST/r_TX_Data_reg[5]' (FDE) to 'UART_TX_INST/r_TX_Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'UART_TX_INST/r_TX_Data_reg[4]' (FDE) to 'UART_TX_INST/r_TX_Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'UART_TX_INST/r_TX_Data_reg[3]' (FDE) to 'UART_TX_INST/r_TX_Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'UART_TX_INST/r_TX_Data_reg[2]' (FDE) to 'UART_TX_INST/r_TX_Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'UART_TX_INST/r_TX_Data_reg[1]' (FDE) to 'UART_TX_INST/r_TX_Data_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UART_TX_INST/r_TX_Data_reg[0] )
WARNING: [Synth 8-3332] Sequential element (UART_TX_INST/r_TX_Done_reg) is unused and will be removed from module Main.
CRITICAL WARNING: [Synth 8-3352] multi-driven net o_TX_Done with 1st driver pin 'UART_TX_INST/r_TX_Done_reg/Q' [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/UART_TX.vhd:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net o_TX_Done with 2nd driver pin 'VCC' [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/UART_TX.vhd:62]
CRITICAL WARNING: [Synth 8-5559] multi-driven net o_TX_Done is connected to constant driver, other driver is ignored [C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.srcs/sources_1/new/UART_TX.vhd:62]
WARNING: [Synth 8-3332] Sequential element (buff_reg[31]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[30]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[29]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[28]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[23]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[22]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[21]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[20]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[15]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[14]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[13]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[12]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[7]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[6]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[5]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (buff_reg[4]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (state_reg[0]__0) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (state_reg[1]__2) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (state_reg[0]__2) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (r_TX_BYTE_reg[0]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (UART_TX_INST/r_TX_Data_reg[0]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (r_TX_DV_reg) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (UART_RX_INST/r_RX_Byte_reg[7]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (UART_RX_INST/r_RX_Byte_reg[6]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (UART_RX_INST/r_RX_Byte_reg[5]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (UART_RX_INST/r_RX_Byte_reg[4]) is unused and will be removed from module Main.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\state_reg[0]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[1]_C )
INFO: [Synth 8-3886] merging instance 'buff_reg[0]' (LD) to 'buff_reg[8]'
INFO: [Synth 8-3886] merging instance 'buff_reg[1]' (LD) to 'buff_reg[9]'
INFO: [Synth 8-3886] merging instance 'buff_reg[2]' (LD) to 'buff_reg[10]'
INFO: [Synth 8-3886] merging instance 'buff_reg[3]' (LD) to 'buff_reg[11]'
INFO: [Synth 8-3886] merging instance 'buff_reg[8]' (LD) to 'buff_reg[16]'
INFO: [Synth 8-3886] merging instance 'buff_reg[9]' (LD) to 'buff_reg[17]'
INFO: [Synth 8-3886] merging instance 'buff_reg[10]' (LD) to 'buff_reg[18]'
INFO: [Synth 8-3886] merging instance 'buff_reg[11]' (LD) to 'buff_reg[19]'
WARNING: [Synth 8-3332] Sequential element (state_reg[1]_C) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (state_reg[0]_P) is unused and will be removed from module Main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:30 . Memory (MB): peak = 746.270 ; gain = 488.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:08 ; elapsed = 00:02:15 . Memory (MB): peak = 746.270 ; gain = 488.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:09 ; elapsed = 00:02:16 . Memory (MB): peak = 758.965 ; gain = 500.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:09 ; elapsed = 00:02:16 . Memory (MB): peak = 759.855 ; gain = 501.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:14 ; elapsed = 00:02:21 . Memory (MB): peak = 759.855 ; gain = 501.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:14 ; elapsed = 00:02:21 . Memory (MB): peak = 759.855 ; gain = 501.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:14 ; elapsed = 00:02:21 . Memory (MB): peak = 759.855 ; gain = 501.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:14 ; elapsed = 00:02:22 . Memory (MB): peak = 759.855 ; gain = 501.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:14 ; elapsed = 00:02:22 . Memory (MB): peak = 759.855 ; gain = 501.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:14 ; elapsed = 00:02:22 . Memory (MB): peak = 759.855 ; gain = 501.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     7|
|5     |LUT3   |    19|
|6     |LUT4   |    25|
|7     |LUT5   |     9|
|8     |LUT6   |    31|
|9     |FDCE   |     1|
|10    |FDPE   |     1|
|11    |FDRE   |    51|
|12    |LD     |     8|
|13    |LDC    |     2|
|14    |IBUF   |     2|
|15    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+---------------+--------+------+
|      |Instance       |Module  |Cells |
+------+---------------+--------+------+
|1     |top            |        |   184|
|2     |  UART_RX_INST |UART_RX |    84|
|3     |  UART_TX_INST |UART_TX |    57|
+------+---------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:14 ; elapsed = 00:02:22 . Memory (MB): peak = 759.855 ; gain = 501.641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:22 ; elapsed = 00:01:53 . Memory (MB): peak = 759.855 ; gain = 165.605
Synthesis Optimization Complete : Time (s): cpu = 00:02:15 ; elapsed = 00:02:22 . Memory (MB): peak = 759.855 ; gain = 501.641
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  LD => LDCE: 8 instances
  LDC => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 34 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:20 ; elapsed = 00:02:31 . Memory (MB): peak = 759.855 ; gain = 513.438
INFO: [Common 17-1381] The checkpoint 'C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.runs/synth_1/Main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Main_utilization_synth.rpt -pb Main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 759.855 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 25 19:48:13 2018...
