
blower.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001cac  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000008  08001e84  08001e84  00002e84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001e8c  08001e8c  00003088  2**0
                  CONTENTS
  4 .ARM          00000000  08001e8c  08001e8c  00003088  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001e8c  08001e8c  00003088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001e8c  08001e8c  00002e8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001e90  08001e90  00002e90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08001e94  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000154  20000088  08001f1c  00003088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001dc  08001f1c  000031dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00003088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003d2f  00000000  00000000  000030b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000f73  00000000  00000000  00006de7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000460  00000000  00000000  00007d60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000314  00000000  00000000  000081c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003302  00000000  00000000  000084d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008429  00000000  00000000  0000b7d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000da643  00000000  00000000  00013bff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ee242  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000ef0  00000000  00000000  000ee288  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  000ef178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000088 	.word	0x20000088
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08001e6c 	.word	0x08001e6c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000008c 	.word	0x2000008c
 8000214:	08001e6c 	.word	0x08001e6c

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__aeabi_d2uiz>:
 80009b4:	004a      	lsls	r2, r1, #1
 80009b6:	d211      	bcs.n	80009dc <__aeabi_d2uiz+0x28>
 80009b8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80009bc:	d211      	bcs.n	80009e2 <__aeabi_d2uiz+0x2e>
 80009be:	d50d      	bpl.n	80009dc <__aeabi_d2uiz+0x28>
 80009c0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80009c4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009c8:	d40e      	bmi.n	80009e8 <__aeabi_d2uiz+0x34>
 80009ca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009ce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009d2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009d6:	fa23 f002 	lsr.w	r0, r3, r2
 80009da:	4770      	bx	lr
 80009dc:	f04f 0000 	mov.w	r0, #0
 80009e0:	4770      	bx	lr
 80009e2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009e6:	d102      	bne.n	80009ee <__aeabi_d2uiz+0x3a>
 80009e8:	f04f 30ff 	mov.w	r0, #4294967295
 80009ec:	4770      	bx	lr
 80009ee:	f04f 0000 	mov.w	r0, #0
 80009f2:	4770      	bx	lr

080009f4 <__aeabi_d2f>:
 80009f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009f8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009fc:	bf24      	itt	cs
 80009fe:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a02:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a06:	d90d      	bls.n	8000a24 <__aeabi_d2f+0x30>
 8000a08:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a0c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a10:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a14:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a18:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a1c:	bf08      	it	eq
 8000a1e:	f020 0001 	biceq.w	r0, r0, #1
 8000a22:	4770      	bx	lr
 8000a24:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a28:	d121      	bne.n	8000a6e <__aeabi_d2f+0x7a>
 8000a2a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a2e:	bfbc      	itt	lt
 8000a30:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a34:	4770      	bxlt	lr
 8000a36:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a3a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a3e:	f1c2 0218 	rsb	r2, r2, #24
 8000a42:	f1c2 0c20 	rsb	ip, r2, #32
 8000a46:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a4a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a4e:	bf18      	it	ne
 8000a50:	f040 0001 	orrne.w	r0, r0, #1
 8000a54:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a58:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a5c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a60:	ea40 000c 	orr.w	r0, r0, ip
 8000a64:	fa23 f302 	lsr.w	r3, r3, r2
 8000a68:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a6c:	e7cc      	b.n	8000a08 <__aeabi_d2f+0x14>
 8000a6e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a72:	d107      	bne.n	8000a84 <__aeabi_d2f+0x90>
 8000a74:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a78:	bf1e      	ittt	ne
 8000a7a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a7e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a82:	4770      	bxne	lr
 8000a84:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a88:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a8c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop

08000a94 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	af00      	add	r7, sp, #0
  // MX_OPAMP3_Init();
  // MX_TIM8_Init();
  // MX_ADC2_Init();
  // MX_CORDIC_Init();
  /* USER CODE BEGIN 2 */
  Initialize();
 8000a98:	f000 f9c6 	bl	8000e28 <Initialize>

  HAL_Delay(100);
 8000a9c:	2064      	movs	r0, #100	@ 0x64
 8000a9e:	f000 f8bb 	bl	8000c18 <HAL_Delay>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000aa2:	bf00      	nop
 8000aa4:	e7fd      	b.n	8000aa2 <main+0xe>
	...

08000aa8 <ADC1_2_IRQHandler>:
//             function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
//   */
// }

void ADC1_2_IRQHandler(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b082      	sub	sp, #8
 8000aac:	af00      	add	r7, sp, #0
  unsigned int Temp;

  Temp = ADC1->ISR;
 8000aae:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	607b      	str	r3, [r7, #4]

  if ((Temp & 0x00000040) != 0)
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d01a      	beq.n	8000af6 <ADC1_2_IRQHandler+0x4e>
  {
    static unsigned char cnt;
    ADC1->ISR |= 0x00000040;
 8000ac0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000aca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ace:	6013      	str	r3, [r2, #0]

    AdcSample();
 8000ad0:	f000 f8c4 	bl	8000c5c <AdcSample>
    motor1Drive();
 8000ad4:	f000 fdcc 	bl	8001670 <motor1Drive>

    if (++cnt >= 25)
 8000ad8:	4b09      	ldr	r3, [pc, #36]	@ (8000b00 <ADC1_2_IRQHandler+0x58>)
 8000ada:	781b      	ldrb	r3, [r3, #0]
 8000adc:	3301      	adds	r3, #1
 8000ade:	b2da      	uxtb	r2, r3
 8000ae0:	4b07      	ldr	r3, [pc, #28]	@ (8000b00 <ADC1_2_IRQHandler+0x58>)
 8000ae2:	701a      	strb	r2, [r3, #0]
 8000ae4:	4b06      	ldr	r3, [pc, #24]	@ (8000b00 <ADC1_2_IRQHandler+0x58>)
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	2b18      	cmp	r3, #24
 8000aea:	d904      	bls.n	8000af6 <ADC1_2_IRQHandler+0x4e>
    {
      cnt = 0;
 8000aec:	4b04      	ldr	r3, [pc, #16]	@ (8000b00 <ADC1_2_IRQHandler+0x58>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	701a      	strb	r2, [r3, #0]
      dealPerMs();
 8000af2:	f000 fecd 	bl	8001890 <dealPerMs>
    }
  }
}
 8000af6:	bf00      	nop
 8000af8:	3708      	adds	r7, #8
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	200000a4 	.word	0x200000a4

08000b04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b08:	bf00      	nop
 8000b0a:	e7fd      	b.n	8000b08 <NMI_Handler+0x4>

08000b0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b10:	bf00      	nop
 8000b12:	e7fd      	b.n	8000b10 <HardFault_Handler+0x4>

08000b14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b14:	b480      	push	{r7}
 8000b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b18:	bf00      	nop
 8000b1a:	e7fd      	b.n	8000b18 <MemManage_Handler+0x4>

08000b1c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b20:	bf00      	nop
 8000b22:	e7fd      	b.n	8000b20 <BusFault_Handler+0x4>

08000b24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b28:	bf00      	nop
 8000b2a:	e7fd      	b.n	8000b28 <UsageFault_Handler+0x4>

08000b2c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b30:	bf00      	nop
 8000b32:	46bd      	mov	sp, r7
 8000b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b38:	4770      	bx	lr

08000b3a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b3a:	b480      	push	{r7}
 8000b3c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b3e:	bf00      	nop
 8000b40:	46bd      	mov	sp, r7
 8000b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b46:	4770      	bx	lr

08000b48 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b4c:	bf00      	nop
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b54:	4770      	bx	lr

08000b56 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b56:	b580      	push	{r7, lr}
 8000b58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b5a:	f000 f83f 	bl	8000bdc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b5e:	bf00      	nop
 8000b60:	bd80      	pop	{r7, pc}
	...

08000b64 <SystemInit>:
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
 8000b68:	4b06      	ldr	r3, [pc, #24]	@ (8000b84 <SystemInit+0x20>)
 8000b6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b6e:	4a05      	ldr	r2, [pc, #20]	@ (8000b84 <SystemInit+0x20>)
 8000b70:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b74:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 8000b78:	bf00      	nop
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b80:	4770      	bx	lr
 8000b82:	bf00      	nop
 8000b84:	e000ed00 	.word	0xe000ed00

08000b88 <Reset_Handler>:
 8000b88:	480d      	ldr	r0, [pc, #52]	@ (8000bc0 <LoopForever+0x2>)
 8000b8a:	4685      	mov	sp, r0
 8000b8c:	f7ff ffea 	bl	8000b64 <SystemInit>
 8000b90:	480c      	ldr	r0, [pc, #48]	@ (8000bc4 <LoopForever+0x6>)
 8000b92:	490d      	ldr	r1, [pc, #52]	@ (8000bc8 <LoopForever+0xa>)
 8000b94:	4a0d      	ldr	r2, [pc, #52]	@ (8000bcc <LoopForever+0xe>)
 8000b96:	2300      	movs	r3, #0
 8000b98:	e002      	b.n	8000ba0 <LoopCopyDataInit>

08000b9a <CopyDataInit>:
 8000b9a:	58d4      	ldr	r4, [r2, r3]
 8000b9c:	50c4      	str	r4, [r0, r3]
 8000b9e:	3304      	adds	r3, #4

08000ba0 <LoopCopyDataInit>:
 8000ba0:	18c4      	adds	r4, r0, r3
 8000ba2:	428c      	cmp	r4, r1
 8000ba4:	d3f9      	bcc.n	8000b9a <CopyDataInit>
 8000ba6:	4a0a      	ldr	r2, [pc, #40]	@ (8000bd0 <LoopForever+0x12>)
 8000ba8:	4c0a      	ldr	r4, [pc, #40]	@ (8000bd4 <LoopForever+0x16>)
 8000baa:	2300      	movs	r3, #0
 8000bac:	e001      	b.n	8000bb2 <LoopFillZerobss>

08000bae <FillZerobss>:
 8000bae:	6013      	str	r3, [r2, #0]
 8000bb0:	3204      	adds	r2, #4

08000bb2 <LoopFillZerobss>:
 8000bb2:	42a2      	cmp	r2, r4
 8000bb4:	d3fb      	bcc.n	8000bae <FillZerobss>
 8000bb6:	f001 f935 	bl	8001e24 <__libc_init_array>
 8000bba:	f7ff ff6b 	bl	8000a94 <main>

08000bbe <LoopForever>:
 8000bbe:	e7fe      	b.n	8000bbe <LoopForever>
 8000bc0:	20008000 	.word	0x20008000
 8000bc4:	20000000 	.word	0x20000000
 8000bc8:	20000088 	.word	0x20000088
 8000bcc:	08001e94 	.word	0x08001e94
 8000bd0:	20000088 	.word	0x20000088
 8000bd4:	200001dc 	.word	0x200001dc

08000bd8 <COMP1_2_3_IRQHandler>:
 8000bd8:	e7fe      	b.n	8000bd8 <COMP1_2_3_IRQHandler>
	...

08000bdc <HAL_IncTick>:
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0
 8000be0:	4b05      	ldr	r3, [pc, #20]	@ (8000bf8 <HAL_IncTick+0x1c>)
 8000be2:	681a      	ldr	r2, [r3, #0]
 8000be4:	4b05      	ldr	r3, [pc, #20]	@ (8000bfc <HAL_IncTick+0x20>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	4413      	add	r3, r2
 8000bea:	4a03      	ldr	r2, [pc, #12]	@ (8000bf8 <HAL_IncTick+0x1c>)
 8000bec:	6013      	str	r3, [r2, #0]
 8000bee:	bf00      	nop
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf6:	4770      	bx	lr
 8000bf8:	200000a8 	.word	0x200000a8
 8000bfc:	20000000 	.word	0x20000000

08000c00 <HAL_GetTick>:
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
 8000c04:	4b03      	ldr	r3, [pc, #12]	@ (8000c14 <HAL_GetTick+0x14>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	4618      	mov	r0, r3
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c10:	4770      	bx	lr
 8000c12:	bf00      	nop
 8000c14:	200000a8 	.word	0x200000a8

08000c18 <HAL_Delay>:
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b084      	sub	sp, #16
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
 8000c20:	f7ff ffee 	bl	8000c00 <HAL_GetTick>
 8000c24:	60b8      	str	r0, [r7, #8]
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	60fb      	str	r3, [r7, #12]
 8000c2a:	68fb      	ldr	r3, [r7, #12]
 8000c2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c30:	d004      	beq.n	8000c3c <HAL_Delay+0x24>
 8000c32:	4b09      	ldr	r3, [pc, #36]	@ (8000c58 <HAL_Delay+0x40>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	68fa      	ldr	r2, [r7, #12]
 8000c38:	4413      	add	r3, r2
 8000c3a:	60fb      	str	r3, [r7, #12]
 8000c3c:	bf00      	nop
 8000c3e:	f7ff ffdf 	bl	8000c00 <HAL_GetTick>
 8000c42:	4602      	mov	r2, r0
 8000c44:	68bb      	ldr	r3, [r7, #8]
 8000c46:	1ad3      	subs	r3, r2, r3
 8000c48:	68fa      	ldr	r2, [r7, #12]
 8000c4a:	429a      	cmp	r2, r3
 8000c4c:	d8f7      	bhi.n	8000c3e <HAL_Delay+0x26>
 8000c4e:	bf00      	nop
 8000c50:	bf00      	nop
 8000c52:	3710      	adds	r7, #16
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	20000000 	.word	0x20000000

08000c5c <AdcSample>:

tAdc_Type tAdc;

/*===============================================================================================*/
void AdcSample(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0
    tAdc.An11.ValueInstant = (unsigned short int)ADC1->JDR1; // Ia
 8000c60:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8000c64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000c68:	b29a      	uxth	r2, r3
 8000c6a:	4b23      	ldr	r3, [pc, #140]	@ (8000cf8 <AdcSample+0x9c>)
 8000c6c:	801a      	strh	r2, [r3, #0]
    tAdc.An12.ValueInstant = (unsigned short int)ADC1->JDR2; // Vbus
 8000c6e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8000c72:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8000c76:	b29a      	uxth	r2, r3
 8000c78:	4b1f      	ldr	r3, [pc, #124]	@ (8000cf8 <AdcSample+0x9c>)
 8000c7a:	819a      	strh	r2, [r3, #12]
    tAdc.An13.ValueInstant = (unsigned short int)ADC1->JDR3; // HT
 8000c7c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8000c80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c84:	b29a      	uxth	r2, r3
 8000c86:	4b1c      	ldr	r3, [pc, #112]	@ (8000cf8 <AdcSample+0x9c>)
 8000c88:	831a      	strh	r2, [r3, #24]
    tAdc.An14.ValueInstant = (unsigned short int)ADC1->JDR4; // NTC
 8000c8a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8000c8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000c92:	b29a      	uxth	r2, r3
 8000c94:	4b18      	ldr	r3, [pc, #96]	@ (8000cf8 <AdcSample+0x9c>)
 8000c96:	849a      	strh	r2, [r3, #36]	@ 0x24

    tAdc.An21.ValueInstant = (unsigned short int)ADC2->JDR1; // Ib
 8000c98:	4b18      	ldr	r3, [pc, #96]	@ (8000cfc <AdcSample+0xa0>)
 8000c9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000c9e:	b29a      	uxth	r2, r3
 8000ca0:	4b15      	ldr	r3, [pc, #84]	@ (8000cf8 <AdcSample+0x9c>)
 8000ca2:	861a      	strh	r2, [r3, #48]	@ 0x30
    tAdc.An22.ValueInstant = (unsigned short int)ADC2->JDR2; // V15
 8000ca4:	4b15      	ldr	r3, [pc, #84]	@ (8000cfc <AdcSample+0xa0>)
 8000ca6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8000caa:	b29a      	uxth	r2, r3
 8000cac:	4b12      	ldr	r3, [pc, #72]	@ (8000cf8 <AdcSample+0x9c>)
 8000cae:	879a      	strh	r2, [r3, #60]	@ 0x3c
    tAdc.An23.ValueInstant = (unsigned short int)ADC2->JDR3; // VTS-B
 8000cb0:	4b12      	ldr	r3, [pc, #72]	@ (8000cfc <AdcSample+0xa0>)
 8000cb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cb6:	b29a      	uxth	r2, r3
 8000cb8:	4b0f      	ldr	r3, [pc, #60]	@ (8000cf8 <AdcSample+0x9c>)
 8000cba:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    tAdc.An24.ValueInstant = (unsigned short int)ADC2->JDR4; // OPAMP3
 8000cbe:	4b0f      	ldr	r3, [pc, #60]	@ (8000cfc <AdcSample+0xa0>)
 8000cc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000cc4:	b29a      	uxth	r2, r3
 8000cc6:	4b0c      	ldr	r3, [pc, #48]	@ (8000cf8 <AdcSample+0x9c>)
 8000cc8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

    tGlobal.IaValue = tAdc.An11.ValueInstant;
 8000ccc:	4b0a      	ldr	r3, [pc, #40]	@ (8000cf8 <AdcSample+0x9c>)
 8000cce:	881a      	ldrh	r2, [r3, #0]
 8000cd0:	4b0b      	ldr	r3, [pc, #44]	@ (8000d00 <AdcSample+0xa4>)
 8000cd2:	805a      	strh	r2, [r3, #2]
    tGlobal.IbValue = tAdc.An21.ValueInstant;
 8000cd4:	4b08      	ldr	r3, [pc, #32]	@ (8000cf8 <AdcSample+0x9c>)
 8000cd6:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
 8000cd8:	4b09      	ldr	r3, [pc, #36]	@ (8000d00 <AdcSample+0xa4>)
 8000cda:	809a      	strh	r2, [r3, #4]

    tGlobal.VbusInstant = tAdc.An12.ValueInstant;
 8000cdc:	4b06      	ldr	r3, [pc, #24]	@ (8000cf8 <AdcSample+0x9c>)
 8000cde:	899a      	ldrh	r2, [r3, #12]
 8000ce0:	4b07      	ldr	r3, [pc, #28]	@ (8000d00 <AdcSample+0xa4>)
 8000ce2:	819a      	strh	r2, [r3, #12]
    tGlobal.OPAMP3Instant = tAdc.An24.ValueInstant;
 8000ce4:	4b04      	ldr	r3, [pc, #16]	@ (8000cf8 <AdcSample+0x9c>)
 8000ce6:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 8000cea:	4b05      	ldr	r3, [pc, #20]	@ (8000d00 <AdcSample+0xa4>)
 8000cec:	83da      	strh	r2, [r3, #30]
}
 8000cee:	bf00      	nop
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf6:	4770      	bx	lr
 8000cf8:	200000ac 	.word	0x200000ac
 8000cfc:	50000100 	.word	0x50000100
 8000d00:	20000110 	.word	0x20000110

08000d04 <InitAdcOffset>:
/*===============================================================================================*/
void InitAdcOffset(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
    tAdc.An11.ValueSum32 = 0;
 8000d08:	4b0b      	ldr	r3, [pc, #44]	@ (8000d38 <InitAdcOffset+0x34>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	605a      	str	r2, [r3, #4]
    tAdc.An11.ValueNum = 0;
 8000d0e:	4b0a      	ldr	r3, [pc, #40]	@ (8000d38 <InitAdcOffset+0x34>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	811a      	strh	r2, [r3, #8]
    tAdc.An21.ValueSum32 = 0;
 8000d14:	4b08      	ldr	r3, [pc, #32]	@ (8000d38 <InitAdcOffset+0x34>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	635a      	str	r2, [r3, #52]	@ 0x34
    tAdc.An21.ValueNum = 0;
 8000d1a:	4b07      	ldr	r3, [pc, #28]	@ (8000d38 <InitAdcOffset+0x34>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	871a      	strh	r2, [r3, #56]	@ 0x38
    tAdc.An12.ValueSum32 = 0;
 8000d20:	4b05      	ldr	r3, [pc, #20]	@ (8000d38 <InitAdcOffset+0x34>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	611a      	str	r2, [r3, #16]
    tAdc.An12.ValueNum = 0;
 8000d26:	4b04      	ldr	r3, [pc, #16]	@ (8000d38 <InitAdcOffset+0x34>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	829a      	strh	r2, [r3, #20]
}
 8000d2c:	bf00      	nop
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d34:	4770      	bx	lr
 8000d36:	bf00      	nop
 8000d38:	200000ac 	.word	0x200000ac

08000d3c <CalAdcOffset>:
/*===============================================================================================*/
void CalAdcOffset(void)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0
    if (tGlobal.OffsetReq)
 8000d40:	4b37      	ldr	r3, [pc, #220]	@ (8000e20 <CalAdcOffset+0xe4>)
 8000d42:	8a1b      	ldrh	r3, [r3, #16]
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d065      	beq.n	8000e14 <CalAdcOffset+0xd8>
    {
        tAdc.An11.ValueSum32 += tAdc.An11.ValueInstant;
 8000d48:	4b36      	ldr	r3, [pc, #216]	@ (8000e24 <CalAdcOffset+0xe8>)
 8000d4a:	685b      	ldr	r3, [r3, #4]
 8000d4c:	4a35      	ldr	r2, [pc, #212]	@ (8000e24 <CalAdcOffset+0xe8>)
 8000d4e:	8812      	ldrh	r2, [r2, #0]
 8000d50:	4413      	add	r3, r2
 8000d52:	4a34      	ldr	r2, [pc, #208]	@ (8000e24 <CalAdcOffset+0xe8>)
 8000d54:	6053      	str	r3, [r2, #4]
        tAdc.An11.ValueNum++;
 8000d56:	4b33      	ldr	r3, [pc, #204]	@ (8000e24 <CalAdcOffset+0xe8>)
 8000d58:	891b      	ldrh	r3, [r3, #8]
 8000d5a:	3301      	adds	r3, #1
 8000d5c:	b29a      	uxth	r2, r3
 8000d5e:	4b31      	ldr	r3, [pc, #196]	@ (8000e24 <CalAdcOffset+0xe8>)
 8000d60:	811a      	strh	r2, [r3, #8]
        if (tAdc.An11.ValueNum >= 64)
 8000d62:	4b30      	ldr	r3, [pc, #192]	@ (8000e24 <CalAdcOffset+0xe8>)
 8000d64:	891b      	ldrh	r3, [r3, #8]
 8000d66:	2b3f      	cmp	r3, #63	@ 0x3f
 8000d68:	d90b      	bls.n	8000d82 <CalAdcOffset+0x46>
        {
            tAdc.An11.ValueAverage = (unsigned short int)(tAdc.An11.ValueSum32 >> 6);
 8000d6a:	4b2e      	ldr	r3, [pc, #184]	@ (8000e24 <CalAdcOffset+0xe8>)
 8000d6c:	685b      	ldr	r3, [r3, #4]
 8000d6e:	099b      	lsrs	r3, r3, #6
 8000d70:	b29a      	uxth	r2, r3
 8000d72:	4b2c      	ldr	r3, [pc, #176]	@ (8000e24 <CalAdcOffset+0xe8>)
 8000d74:	805a      	strh	r2, [r3, #2]
            tAdc.An11.ValueSum32 = 0;
 8000d76:	4b2b      	ldr	r3, [pc, #172]	@ (8000e24 <CalAdcOffset+0xe8>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	605a      	str	r2, [r3, #4]
            tAdc.An11.ValueNum = 0;
 8000d7c:	4b29      	ldr	r3, [pc, #164]	@ (8000e24 <CalAdcOffset+0xe8>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	811a      	strh	r2, [r3, #8]
        }

        tAdc.An21.ValueSum32 += tAdc.An21.ValueInstant;
 8000d82:	4b28      	ldr	r3, [pc, #160]	@ (8000e24 <CalAdcOffset+0xe8>)
 8000d84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d86:	4a27      	ldr	r2, [pc, #156]	@ (8000e24 <CalAdcOffset+0xe8>)
 8000d88:	8e12      	ldrh	r2, [r2, #48]	@ 0x30
 8000d8a:	4413      	add	r3, r2
 8000d8c:	4a25      	ldr	r2, [pc, #148]	@ (8000e24 <CalAdcOffset+0xe8>)
 8000d8e:	6353      	str	r3, [r2, #52]	@ 0x34
        tAdc.An21.ValueNum++;
 8000d90:	4b24      	ldr	r3, [pc, #144]	@ (8000e24 <CalAdcOffset+0xe8>)
 8000d92:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8000d94:	3301      	adds	r3, #1
 8000d96:	b29a      	uxth	r2, r3
 8000d98:	4b22      	ldr	r3, [pc, #136]	@ (8000e24 <CalAdcOffset+0xe8>)
 8000d9a:	871a      	strh	r2, [r3, #56]	@ 0x38
        if (tAdc.An21.ValueNum >= 64)
 8000d9c:	4b21      	ldr	r3, [pc, #132]	@ (8000e24 <CalAdcOffset+0xe8>)
 8000d9e:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8000da0:	2b3f      	cmp	r3, #63	@ 0x3f
 8000da2:	d913      	bls.n	8000dcc <CalAdcOffset+0x90>
        {
            tAdc.An21.ValueAverage = (unsigned short int)(tAdc.An21.ValueSum32 >> 6);
 8000da4:	4b1f      	ldr	r3, [pc, #124]	@ (8000e24 <CalAdcOffset+0xe8>)
 8000da6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000da8:	099b      	lsrs	r3, r3, #6
 8000daa:	b29a      	uxth	r2, r3
 8000dac:	4b1d      	ldr	r3, [pc, #116]	@ (8000e24 <CalAdcOffset+0xe8>)
 8000dae:	865a      	strh	r2, [r3, #50]	@ 0x32
            tAdc.An21.ValueSum32 = 0;
 8000db0:	4b1c      	ldr	r3, [pc, #112]	@ (8000e24 <CalAdcOffset+0xe8>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	635a      	str	r2, [r3, #52]	@ 0x34
            tAdc.An21.ValueNum = 0;
 8000db6:	4b1b      	ldr	r3, [pc, #108]	@ (8000e24 <CalAdcOffset+0xe8>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	871a      	strh	r2, [r3, #56]	@ 0x38
            tGlobal.IaOffset = tAdc.An11.ValueAverage;
 8000dbc:	4b19      	ldr	r3, [pc, #100]	@ (8000e24 <CalAdcOffset+0xe8>)
 8000dbe:	885a      	ldrh	r2, [r3, #2]
 8000dc0:	4b17      	ldr	r3, [pc, #92]	@ (8000e20 <CalAdcOffset+0xe4>)
 8000dc2:	80da      	strh	r2, [r3, #6]
            tGlobal.IbOffset = tAdc.An21.ValueAverage;
 8000dc4:	4b17      	ldr	r3, [pc, #92]	@ (8000e24 <CalAdcOffset+0xe8>)
 8000dc6:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8000dc8:	4b15      	ldr	r3, [pc, #84]	@ (8000e20 <CalAdcOffset+0xe4>)
 8000dca:	811a      	strh	r2, [r3, #8]
        }

        tAdc.An12.ValueSum32 += tAdc.An12.ValueInstant;
 8000dcc:	4b15      	ldr	r3, [pc, #84]	@ (8000e24 <CalAdcOffset+0xe8>)
 8000dce:	691b      	ldr	r3, [r3, #16]
 8000dd0:	4a14      	ldr	r2, [pc, #80]	@ (8000e24 <CalAdcOffset+0xe8>)
 8000dd2:	8992      	ldrh	r2, [r2, #12]
 8000dd4:	4413      	add	r3, r2
 8000dd6:	4a13      	ldr	r2, [pc, #76]	@ (8000e24 <CalAdcOffset+0xe8>)
 8000dd8:	6113      	str	r3, [r2, #16]
        tAdc.An12.ValueNum++;
 8000dda:	4b12      	ldr	r3, [pc, #72]	@ (8000e24 <CalAdcOffset+0xe8>)
 8000ddc:	8a9b      	ldrh	r3, [r3, #20]
 8000dde:	3301      	adds	r3, #1
 8000de0:	b29a      	uxth	r2, r3
 8000de2:	4b10      	ldr	r3, [pc, #64]	@ (8000e24 <CalAdcOffset+0xe8>)
 8000de4:	829a      	strh	r2, [r3, #20]
        if (tAdc.An12.ValueNum >= 64)
 8000de6:	4b0f      	ldr	r3, [pc, #60]	@ (8000e24 <CalAdcOffset+0xe8>)
 8000de8:	8a9b      	ldrh	r3, [r3, #20]
 8000dea:	2b3f      	cmp	r3, #63	@ 0x3f
 8000dec:	d912      	bls.n	8000e14 <CalAdcOffset+0xd8>
        {
            tAdc.An12.ValueAverage = (unsigned short int)(tAdc.An12.ValueSum32 >> 6);
 8000dee:	4b0d      	ldr	r3, [pc, #52]	@ (8000e24 <CalAdcOffset+0xe8>)
 8000df0:	691b      	ldr	r3, [r3, #16]
 8000df2:	099b      	lsrs	r3, r3, #6
 8000df4:	b29a      	uxth	r2, r3
 8000df6:	4b0b      	ldr	r3, [pc, #44]	@ (8000e24 <CalAdcOffset+0xe8>)
 8000df8:	81da      	strh	r2, [r3, #14]
            tAdc.An12.ValueSum32 = 0;
 8000dfa:	4b0a      	ldr	r3, [pc, #40]	@ (8000e24 <CalAdcOffset+0xe8>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	611a      	str	r2, [r3, #16]
            tAdc.An12.ValueNum = 0;
 8000e00:	4b08      	ldr	r3, [pc, #32]	@ (8000e24 <CalAdcOffset+0xe8>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	829a      	strh	r2, [r3, #20]
            tGlobal.TargetVbus = tAdc.An12.ValueAverage;
 8000e06:	4b07      	ldr	r3, [pc, #28]	@ (8000e24 <CalAdcOffset+0xe8>)
 8000e08:	89da      	ldrh	r2, [r3, #14]
 8000e0a:	4b05      	ldr	r3, [pc, #20]	@ (8000e20 <CalAdcOffset+0xe4>)
 8000e0c:	81da      	strh	r2, [r3, #14]
            tGlobal.OffsetReq = 0;
 8000e0e:	4b04      	ldr	r3, [pc, #16]	@ (8000e20 <CalAdcOffset+0xe4>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	821a      	strh	r2, [r3, #16]
        }
    }
}
 8000e14:	bf00      	nop
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop
 8000e20:	20000110 	.word	0x20000110
 8000e24:	200000ac 	.word	0x200000ac

08000e28 <Initialize>:

/**********************************************
 * 
 **********************************************/
void Initialize(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	af00      	add	r7, sp, #0
    SysClockInit();
 8000e2c:	f000 f814 	bl	8000e58 <SysClockInit>
    GpioInit();
 8000e30:	f000 f85a 	bl	8000ee8 <GpioInit>
    DacInit();
 8000e34:	f000 facc 	bl	80013d0 <DacInit>
    OpAmpInit();
 8000e38:	f000 f9b4 	bl	80011a4 <OpAmpInit>
    CompInit();
 8000e3c:	f000 f99c 	bl	8001178 <CompInit>
    PwmInit();
 8000e40:	f000 f89c 	bl	8000f7c <PwmInit>
    AdcInit();
 8000e44:	f000 f9e0 	bl	8001208 <AdcInit>
    CORDICInit();
 8000e48:	f000 faee 	bl	8001428 <CORDICInit>
    Timer1Init();
 8000e4c:	f000 fafc 	bl	8001448 <Timer1Init>
    NvicInit();
 8000e50:	f000 fb2c 	bl	80014ac <NvicInit>
}
 8000e54:	bf00      	nop
 8000e56:	bd80      	pop	{r7, pc}

08000e58 <SysClockInit>:
/**********************************************
 * 
 **********************************************/
static void SysClockInit(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
    // Enable Prefetch Buffer
    FLASH->ACR |= 0x00000100;
 8000e5c:	4b1e      	ldr	r3, [pc, #120]	@ (8000ed8 <SysClockInit+0x80>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	4a1d      	ldr	r2, [pc, #116]	@ (8000ed8 <SysClockInit+0x80>)
 8000e62:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e66:	6013      	str	r3, [r2, #0]
    // Flash 8 wait state 7 cpu cycle
    FLASH->ACR |= 0x00000008;
 8000e68:	4b1b      	ldr	r3, [pc, #108]	@ (8000ed8 <SysClockInit+0x80>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	4a1a      	ldr	r2, [pc, #104]	@ (8000ed8 <SysClockInit+0x80>)
 8000e6e:	f043 0308 	orr.w	r3, r3, #8
 8000e72:	6013      	str	r3, [r2, #0]
    // PLL config	PLLSRC = HSI16, PLLM = 2,PLLN = 40
    // f(VCO_clock<170MHz) = 16MHz x (40/2) = 320MHz
    // f(PLL_R) = 320MHz /2 = 160MHz		for system clock
    // f(PLL_Q) = 320MHz /2 = 160MHz		disable
    // f(PLL_P) = 320MHz /6 = 53.333MHz		for ADC
    RCC->PLLCFGR &= 0x008c800c;
 8000e74:	4b19      	ldr	r3, [pc, #100]	@ (8000edc <SysClockInit+0x84>)
 8000e76:	68da      	ldr	r2, [r3, #12]
 8000e78:	4918      	ldr	r1, [pc, #96]	@ (8000edc <SysClockInit+0x84>)
 8000e7a:	4b19      	ldr	r3, [pc, #100]	@ (8000ee0 <SysClockInit+0x88>)
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	60cb      	str	r3, [r1, #12]
    RCC->PLLCFGR |= 0x31012812; // M = 2 N = 40 R = 2 PLLRCLK = 160MHZ		HSI16
 8000e80:	4b16      	ldr	r3, [pc, #88]	@ (8000edc <SysClockInit+0x84>)
 8000e82:	68da      	ldr	r2, [r3, #12]
 8000e84:	4915      	ldr	r1, [pc, #84]	@ (8000edc <SysClockInit+0x84>)
 8000e86:	4b17      	ldr	r3, [pc, #92]	@ (8000ee4 <SysClockInit+0x8c>)
 8000e88:	4313      	orrs	r3, r2
 8000e8a:	60cb      	str	r3, [r1, #12]

    RCC->CR |= 0x01000000; // PLLON
 8000e8c:	4b13      	ldr	r3, [pc, #76]	@ (8000edc <SysClockInit+0x84>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	4a12      	ldr	r2, [pc, #72]	@ (8000edc <SysClockInit+0x84>)
 8000e92:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000e96:	6013      	str	r3, [r2, #0]
    // PLL			PLLRDY
    while ((RCC->CR & 0x02000000) == 0)
 8000e98:	bf00      	nop
 8000e9a:	4b10      	ldr	r3, [pc, #64]	@ (8000edc <SysClockInit+0x84>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d0f9      	beq.n	8000e9a <SysClockInit+0x42>
    {
    }

    // PLL selected as system clock
    RCC->CFGR &= 0xfffffffc;
 8000ea6:	4b0d      	ldr	r3, [pc, #52]	@ (8000edc <SysClockInit+0x84>)
 8000ea8:	689b      	ldr	r3, [r3, #8]
 8000eaa:	4a0c      	ldr	r2, [pc, #48]	@ (8000edc <SysClockInit+0x84>)
 8000eac:	f023 0303 	bic.w	r3, r3, #3
 8000eb0:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= 0x00000003;
 8000eb2:	4b0a      	ldr	r3, [pc, #40]	@ (8000edc <SysClockInit+0x84>)
 8000eb4:	689b      	ldr	r3, [r3, #8]
 8000eb6:	4a09      	ldr	r2, [pc, #36]	@ (8000edc <SysClockInit+0x84>)
 8000eb8:	f043 0303 	orr.w	r3, r3, #3
 8000ebc:	6093      	str	r3, [r2, #8]

    // wait PLL used as system clock
    while ((RCC->CFGR & 0x0000000c) != 0x0c)
 8000ebe:	bf00      	nop
 8000ec0:	4b06      	ldr	r3, [pc, #24]	@ (8000edc <SysClockInit+0x84>)
 8000ec2:	689b      	ldr	r3, [r3, #8]
 8000ec4:	f003 030c 	and.w	r3, r3, #12
 8000ec8:	2b0c      	cmp	r3, #12
 8000eca:	d1f9      	bne.n	8000ec0 <SysClockInit+0x68>
    {
    }
}
 8000ecc:	bf00      	nop
 8000ece:	bf00      	nop
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed6:	4770      	bx	lr
 8000ed8:	40022000 	.word	0x40022000
 8000edc:	40021000 	.word	0x40021000
 8000ee0:	008c800c 	.word	0x008c800c
 8000ee4:	31012812 	.word	0x31012812

08000ee8 <GpioInit>:
 * PC15 --> LEDB
 *
 * PF0 --> KEY  input
 **********************************************/
static void GpioInit(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0
    RCC->AHB2ENR |= 0x00000001;  // GPIOAEN = 1
 8000eec:	4b20      	ldr	r3, [pc, #128]	@ (8000f70 <GpioInit+0x88>)
 8000eee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ef0:	4a1f      	ldr	r2, [pc, #124]	@ (8000f70 <GpioInit+0x88>)
 8000ef2:	f043 0301 	orr.w	r3, r3, #1
 8000ef6:	64d3      	str	r3, [r2, #76]	@ 0x4c
    GPIOA->MODER &= 0xffc0ffff;  // PA9(AF6) PA10 input
 8000ef8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000f02:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8000f06:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |= 0x00090000;  // PA8 output
 8000f08:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000f12:	f443 2310 	orr.w	r3, r3, #589824	@ 0x90000
 8000f16:	6013      	str	r3, [r2, #0]
    GPIOA->AFR[1] |= 0x00000060; // PA9 = AF6 = TIM1_CH2
 8000f18:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f1e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000f22:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000f26:	6253      	str	r3, [r2, #36]	@ 0x24

    RCC->AHB2ENR |= 0x00000004; // GPIOCEN = 1
 8000f28:	4b11      	ldr	r3, [pc, #68]	@ (8000f70 <GpioInit+0x88>)
 8000f2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f2c:	4a10      	ldr	r2, [pc, #64]	@ (8000f70 <GpioInit+0x88>)
 8000f2e:	f043 0304 	orr.w	r3, r3, #4
 8000f32:	64d3      	str	r3, [r2, #76]	@ 0x4c
    GPIOC->MODER &= 0x03ffffff; // output
 8000f34:	4b0f      	ldr	r3, [pc, #60]	@ (8000f74 <GpioInit+0x8c>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	4a0e      	ldr	r2, [pc, #56]	@ (8000f74 <GpioInit+0x8c>)
 8000f3a:	f023 437c 	bic.w	r3, r3, #4227858432	@ 0xfc000000
 8000f3e:	6013      	str	r3, [r2, #0]
    GPIOC->MODER |= 0x54000000;
 8000f40:	4b0c      	ldr	r3, [pc, #48]	@ (8000f74 <GpioInit+0x8c>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a0b      	ldr	r2, [pc, #44]	@ (8000f74 <GpioInit+0x8c>)
 8000f46:	f043 43a8 	orr.w	r3, r3, #1409286144	@ 0x54000000
 8000f4a:	6013      	str	r3, [r2, #0]

    RCC->AHB2ENR |= 0x00000020; // GPIOFEN = 1
 8000f4c:	4b08      	ldr	r3, [pc, #32]	@ (8000f70 <GpioInit+0x88>)
 8000f4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f50:	4a07      	ldr	r2, [pc, #28]	@ (8000f70 <GpioInit+0x88>)
 8000f52:	f043 0320 	orr.w	r3, r3, #32
 8000f56:	64d3      	str	r3, [r2, #76]	@ 0x4c
    GPIOF->MODER &= 0xfffffffc; // input
 8000f58:	4b07      	ldr	r3, [pc, #28]	@ (8000f78 <GpioInit+0x90>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	4a06      	ldr	r2, [pc, #24]	@ (8000f78 <GpioInit+0x90>)
 8000f5e:	f023 0303 	bic.w	r3, r3, #3
 8000f62:	6013      	str	r3, [r2, #0]
}
 8000f64:	bf00      	nop
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop
 8000f70:	40021000 	.word	0x40021000
 8000f74:	48000800 	.word	0x48000800
 8000f78:	48001400 	.word	0x48001400

08000f7c <PwmInit>:
 * PB7  --> TIM8BKINH
 * PB8  --> TIM8CH2
 * PB9  --> TIM8CH3
 **********************************************/
static void PwmInit(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
    RCC->AHB2ENR |= 0x00000001; // GPIOAEN = 1
 8000f80:	4b7a      	ldr	r3, [pc, #488]	@ (800116c <PwmInit+0x1f0>)
 8000f82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f84:	4a79      	ldr	r2, [pc, #484]	@ (800116c <PwmInit+0x1f0>)
 8000f86:	f043 0301 	orr.w	r3, r3, #1
 8000f8a:	64d3      	str	r3, [r2, #76]	@ 0x4c
    RCC->AHB2ENR |= 0x00000002; // GPIOBEN = 1
 8000f8c:	4b77      	ldr	r3, [pc, #476]	@ (800116c <PwmInit+0x1f0>)
 8000f8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f90:	4a76      	ldr	r2, [pc, #472]	@ (800116c <PwmInit+0x1f0>)
 8000f92:	f043 0302 	orr.w	r3, r3, #2
 8000f96:	64d3      	str	r3, [r2, #76]	@ 0x4c
    RCC->APB2ENR |= 0x00002000; // TIM8EN = 1
 8000f98:	4b74      	ldr	r3, [pc, #464]	@ (800116c <PwmInit+0x1f0>)
 8000f9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f9c:	4a73      	ldr	r2, [pc, #460]	@ (800116c <PwmInit+0x1f0>)
 8000f9e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000fa2:	6613      	str	r3, [r2, #96]	@ 0x60

    GPIOA->MODER &= 0x3fffffff; // Alternate function mode
 8000fa4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000fae:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8000fb2:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |= 0x80000000;
 8000fb4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000fbe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000fc2:	6013      	str	r3, [r2, #0]
    GPIOA->OTYPER &= 0xffff7fff;  // Output push-pull
 8000fc4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000fce:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000fd2:	6053      	str	r3, [r2, #4]
    GPIOA->OSPEEDR &= 0x3fffffff; // Very high speed
 8000fd4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000fd8:	689b      	ldr	r3, [r3, #8]
 8000fda:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000fde:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8000fe2:	6093      	str	r3, [r2, #8]
    GPIOA->OSPEEDR |= 0xc0000000;
 8000fe4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000fe8:	689b      	ldr	r3, [r3, #8]
 8000fea:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000fee:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8000ff2:	6093      	str	r3, [r2, #8]
    GPIOA->PUPDR &= 0x3fffffff;  // No pull-up, pull-down
 8000ff4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000ff8:	68db      	ldr	r3, [r3, #12]
 8000ffa:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000ffe:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8001002:	60d3      	str	r3, [r2, #12]
    GPIOA->AFR[1] |= 0x20000000; // PA15 = AF2 = TIM8_CH1
 8001004:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001008:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800100a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800100e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001012:	6253      	str	r3, [r2, #36]	@ 0x24

    GPIOB->MODER &= 0xfff0003f;   // PB3-PB9
 8001014:	4b56      	ldr	r3, [pc, #344]	@ (8001170 <PwmInit+0x1f4>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	4a55      	ldr	r2, [pc, #340]	@ (8001170 <PwmInit+0x1f4>)
 800101a:	f423 237f 	bic.w	r3, r3, #1044480	@ 0xff000
 800101e:	f423 637c 	bic.w	r3, r3, #4032	@ 0xfc0
 8001022:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |= 0x000aaa80;   // Alternate function mode
 8001024:	4b52      	ldr	r3, [pc, #328]	@ (8001170 <PwmInit+0x1f4>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	4a51      	ldr	r2, [pc, #324]	@ (8001170 <PwmInit+0x1f4>)
 800102a:	f443 232a 	orr.w	r3, r3, #696320	@ 0xaa000
 800102e:	f443 6328 	orr.w	r3, r3, #2688	@ 0xa80
 8001032:	6013      	str	r3, [r2, #0]
    GPIOB->OTYPER &= 0xfffffc07;  // Output push-pull
 8001034:	4b4e      	ldr	r3, [pc, #312]	@ (8001170 <PwmInit+0x1f4>)
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	4a4d      	ldr	r2, [pc, #308]	@ (8001170 <PwmInit+0x1f4>)
 800103a:	f423 737e 	bic.w	r3, r3, #1016	@ 0x3f8
 800103e:	6053      	str	r3, [r2, #4]
    GPIOB->OSPEEDR &= 0xfff0003f; // Very high speed
 8001040:	4b4b      	ldr	r3, [pc, #300]	@ (8001170 <PwmInit+0x1f4>)
 8001042:	689b      	ldr	r3, [r3, #8]
 8001044:	4a4a      	ldr	r2, [pc, #296]	@ (8001170 <PwmInit+0x1f4>)
 8001046:	f423 237f 	bic.w	r3, r3, #1044480	@ 0xff000
 800104a:	f423 637c 	bic.w	r3, r3, #4032	@ 0xfc0
 800104e:	6093      	str	r3, [r2, #8]
    GPIOB->OSPEEDR |= 0x000fffc0;
 8001050:	4b47      	ldr	r3, [pc, #284]	@ (8001170 <PwmInit+0x1f4>)
 8001052:	689b      	ldr	r3, [r3, #8]
 8001054:	4a46      	ldr	r2, [pc, #280]	@ (8001170 <PwmInit+0x1f4>)
 8001056:	f443 237f 	orr.w	r3, r3, #1044480	@ 0xff000
 800105a:	f443 637c 	orr.w	r3, r3, #4032	@ 0xfc0
 800105e:	6093      	str	r3, [r2, #8]
    GPIOB->PUPDR &= 0xfffc003f;  // No pull-up, pull-down
 8001060:	4b43      	ldr	r3, [pc, #268]	@ (8001170 <PwmInit+0x1f4>)
 8001062:	68db      	ldr	r3, [r3, #12]
 8001064:	4a42      	ldr	r2, [pc, #264]	@ (8001170 <PwmInit+0x1f4>)
 8001066:	f423 337f 	bic.w	r3, r3, #261120	@ 0x3fc00
 800106a:	f423 7370 	bic.w	r3, r3, #960	@ 0x3c0
 800106e:	60d3      	str	r3, [r2, #12]
    GPIOB->AFR[0] |= 0x5a344000; // PB7=AF5=TIM8BKINH PB6=AF10=TIM8BKIN2H  PB5=AF3=TIM8CH3N  PB4=AF4=TIM8CH2N 	PB3=AF4=TIM8CH1N
 8001070:	4b3f      	ldr	r3, [pc, #252]	@ (8001170 <PwmInit+0x1f4>)
 8001072:	6a1b      	ldr	r3, [r3, #32]
 8001074:	4a3e      	ldr	r2, [pc, #248]	@ (8001170 <PwmInit+0x1f4>)
 8001076:	f043 43b4 	orr.w	r3, r3, #1509949440	@ 0x5a000000
 800107a:	f443 1351 	orr.w	r3, r3, #3424256	@ 0x344000
 800107e:	6213      	str	r3, [r2, #32]
    GPIOB->AFR[1] |= 0x000000aa; // PB8=AF10=TIM8_CH2		PB9=AF10=TIM8_CH3
 8001080:	4b3b      	ldr	r3, [pc, #236]	@ (8001170 <PwmInit+0x1f4>)
 8001082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001084:	4a3a      	ldr	r2, [pc, #232]	@ (8001170 <PwmInit+0x1f4>)
 8001086:	f043 03aa 	orr.w	r3, r3, #170	@ 0xaa
 800108a:	6253      	str	r3, [r2, #36]	@ 0x24

    TIM8->CNT = 0;
 800108c:	4b39      	ldr	r3, [pc, #228]	@ (8001174 <PwmInit+0x1f8>)
 800108e:	2200      	movs	r2, #0
 8001090:	625a      	str	r2, [r3, #36]	@ 0x24
    TIM8->PSC = 0;                           // 
 8001092:	4b38      	ldr	r3, [pc, #224]	@ (8001174 <PwmInit+0x1f8>)
 8001094:	2200      	movs	r2, #0
 8001096:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM8->ARR = (PWM_PERIOD_VALUE >> 1) - 1; // PWM25KHz  160MHz/25KHz = 6400  3200
 8001098:	4b36      	ldr	r3, [pc, #216]	@ (8001174 <PwmInit+0x1f8>)
 800109a:	f640 427f 	movw	r2, #3199	@ 0xc7f
 800109e:	62da      	str	r2, [r3, #44]	@ 0x2c

    TIM8->CR1 |= 0x00a0;     // 
 80010a0:	4b34      	ldr	r3, [pc, #208]	@ (8001174 <PwmInit+0x1f8>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a33      	ldr	r2, [pc, #204]	@ (8001174 <PwmInit+0x1f8>)
 80010a6:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 80010aa:	6013      	str	r3, [r2, #0]
    TIM8->CR1 |= 0x0100;     // tdts = 2*Ttim_ker_ck
 80010ac:	4b31      	ldr	r3, [pc, #196]	@ (8001174 <PwmInit+0x1f8>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4a30      	ldr	r2, [pc, #192]	@ (8001174 <PwmInit+0x1f8>)
 80010b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010b6:	6013      	str	r3, [r2, #0]
    TIM8->CR2 |= 0x00700000; // TIM_TRGO2 OC4REF
 80010b8:	4b2e      	ldr	r3, [pc, #184]	@ (8001174 <PwmInit+0x1f8>)
 80010ba:	685b      	ldr	r3, [r3, #4]
 80010bc:	4a2d      	ldr	r2, [pc, #180]	@ (8001174 <PwmInit+0x1f8>)
 80010be:	f443 03e0 	orr.w	r3, r3, #7340032	@ 0x700000
 80010c2:	6053      	str	r3, [r2, #4]

    TIM8->CCMR1 = 0x00004848; // CC1S=0(CC1 channel output),	OC1FE=0(output compare 1 fast disable),	OC1PE=1(output compare 1 preload enable)
 80010c4:	4b2b      	ldr	r3, [pc, #172]	@ (8001174 <PwmInit+0x1f8>)
 80010c6:	f644 0248 	movw	r2, #18504	@ 0x4848
 80010ca:	619a      	str	r2, [r3, #24]
                              // OC1M = Force inactive level
    TIM8->CCMR2 |= 0x00006848;
 80010cc:	4b29      	ldr	r3, [pc, #164]	@ (8001174 <PwmInit+0x1f8>)
 80010ce:	69db      	ldr	r3, [r3, #28]
 80010d0:	4a28      	ldr	r2, [pc, #160]	@ (8001174 <PwmInit+0x1f8>)
 80010d2:	f443 43d0 	orr.w	r3, r3, #26624	@ 0x6800
 80010d6:	f043 0348 	orr.w	r3, r3, #72	@ 0x48
 80010da:	61d3      	str	r3, [r2, #28]
    TIM8->CCER |= 0x00001DDD; // 	CC1E=1(OC1 Enable),		CC1P=0(OC1 active high),
 80010dc:	4b25      	ldr	r3, [pc, #148]	@ (8001174 <PwmInit+0x1f8>)
 80010de:	6a1b      	ldr	r3, [r3, #32]
 80010e0:	4a24      	ldr	r2, [pc, #144]	@ (8001174 <PwmInit+0x1f8>)
 80010e2:	f443 53ee 	orr.w	r3, r3, #7616	@ 0x1dc0
 80010e6:	f043 031d 	orr.w	r3, r3, #29
 80010ea:	6213      	str	r3, [r2, #32]
                              //						CC1NE=1(CC1N Enable),	CC1NP=0(tim_oc1n active high),
    TIM8->CCR1 = 1000;
 80010ec:	4b21      	ldr	r3, [pc, #132]	@ (8001174 <PwmInit+0x1f8>)
 80010ee:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80010f2:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM8->CCR2 = 1000;
 80010f4:	4b1f      	ldr	r3, [pc, #124]	@ (8001174 <PwmInit+0x1f8>)
 80010f6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80010fa:	639a      	str	r2, [r3, #56]	@ 0x38
    TIM8->CCR3 = 1000;
 80010fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001174 <PwmInit+0x1f8>)
 80010fe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001102:	63da      	str	r2, [r3, #60]	@ 0x3c
    TIM8->CCR4 = (PWM_PERIOD_VALUE >> 1) - 2; //  3198
 8001104:	4b1b      	ldr	r3, [pc, #108]	@ (8001174 <PwmInit+0x1f8>)
 8001106:	f640 427e 	movw	r2, #3198	@ 0xc7e
 800110a:	641a      	str	r2, [r3, #64]	@ 0x40

    TIM8->BDTR = 0;
 800110c:	4b19      	ldr	r3, [pc, #100]	@ (8001174 <PwmInit+0x1f8>)
 800110e:	2200      	movs	r2, #0
 8001110:	645a      	str	r2, [r3, #68]	@ 0x44
    TIM8->BDTR |= 0x000e0880; // filter 2.4us	OSSR=1	 (64 + 32) x 2 x 1/80 = 2.4us
 8001112:	4b18      	ldr	r3, [pc, #96]	@ (8001174 <PwmInit+0x1f8>)
 8001114:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001116:	4a17      	ldr	r2, [pc, #92]	@ (8001174 <PwmInit+0x1f8>)
 8001118:	f443 2360 	orr.w	r3, r3, #917504	@ 0xe0000
 800111c:	f443 6308 	orr.w	r3, r3, #2176	@ 0x880
 8001120:	6453      	str	r3, [r2, #68]	@ 0x44

    TIM8->AF1 = 0x00000010;   // BKCMP4E
 8001122:	4b14      	ldr	r3, [pc, #80]	@ (8001174 <PwmInit+0x1f8>)
 8001124:	2210      	movs	r2, #16
 8001126:	661a      	str	r2, [r3, #96]	@ 0x60
    TIM8->AF2 = 0x00000000;   // BKIN2 disable
 8001128:	4b12      	ldr	r3, [pc, #72]	@ (8001174 <PwmInit+0x1f8>)
 800112a:	2200      	movs	r2, #0
 800112c:	665a      	str	r2, [r3, #100]	@ 0x64
    TIM8->BDTR |= 0x00008000; // MOE=1
 800112e:	4b11      	ldr	r3, [pc, #68]	@ (8001174 <PwmInit+0x1f8>)
 8001130:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001132:	4a10      	ldr	r2, [pc, #64]	@ (8001174 <PwmInit+0x1f8>)
 8001134:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001138:	6453      	str	r3, [r2, #68]	@ 0x44

    delay(5000);
 800113a:	f241 3088 	movw	r0, #5000	@ 0x1388
 800113e:	f000 f9c9 	bl	80014d4 <delay>

    TIM8->SR &= 0xffffff7f;
 8001142:	4b0c      	ldr	r3, [pc, #48]	@ (8001174 <PwmInit+0x1f8>)
 8001144:	691b      	ldr	r3, [r3, #16]
 8001146:	4a0b      	ldr	r2, [pc, #44]	@ (8001174 <PwmInit+0x1f8>)
 8001148:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800114c:	6113      	str	r3, [r2, #16]
    TIM8->BDTR |= 0x00001000; // BKE=1
 800114e:	4b09      	ldr	r3, [pc, #36]	@ (8001174 <PwmInit+0x1f8>)
 8001150:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001152:	4a08      	ldr	r2, [pc, #32]	@ (8001174 <PwmInit+0x1f8>)
 8001154:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001158:	6453      	str	r3, [r2, #68]	@ 0x44
    TIM8->CR1 |= 0x0001;      // 8
 800115a:	4b06      	ldr	r3, [pc, #24]	@ (8001174 <PwmInit+0x1f8>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	4a05      	ldr	r2, [pc, #20]	@ (8001174 <PwmInit+0x1f8>)
 8001160:	f043 0301 	orr.w	r3, r3, #1
 8001164:	6013      	str	r3, [r2, #0]
}
 8001166:	bf00      	nop
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	40021000 	.word	0x40021000
 8001170:	48000400 	.word	0x48000400
 8001174:	40013400 	.word	0x40013400

08001178 <CompInit>:
 * COMP4
 * PB0 - COMP4_INP
 *
 **********************************************/
static void CompInit(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
    RCC->APB2ENR |= 0x00000001; // SYSCFGEN = 1
 800117c:	4b06      	ldr	r3, [pc, #24]	@ (8001198 <CompInit+0x20>)
 800117e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001180:	4a05      	ldr	r2, [pc, #20]	@ (8001198 <CompInit+0x20>)
 8001182:	f043 0301 	orr.w	r3, r3, #1
 8001186:	6613      	str	r3, [r2, #96]	@ 0x60
    COMP4->CSR = 0x00178041;    // EN=1,INMSEL=4(DAC3_CH2),INPSEL=0(PB0),	POL=0(not-inverted)
 8001188:	4b04      	ldr	r3, [pc, #16]	@ (800119c <CompInit+0x24>)
 800118a:	4a05      	ldr	r2, [pc, #20]	@ (80011a0 <CompInit+0x28>)
 800118c:	601a      	str	r2, [r3, #0]
                                // HYST=7(70mV),BLANKSEL=2(TIM8_OC5),BRGEN=0,SCALEN=0,VALUE=0,LOCK=0
}
 800118e:	bf00      	nop
 8001190:	46bd      	mov	sp, r7
 8001192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001196:	4770      	bx	lr
 8001198:	40021000 	.word	0x40021000
 800119c:	4001020c 	.word	0x4001020c
 80011a0:	00178041 	.word	0x00178041

080011a4 <OpAmpInit>:
 * PB13 OP3_VINP	(VINP1)
 *
 *
 **********************************************/
static void OpAmpInit(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
    RCC->APB2ENR |= 0x00000001; // SYSCFGEN = 1
 80011a8:	4b12      	ldr	r3, [pc, #72]	@ (80011f4 <OpAmpInit+0x50>)
 80011aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011ac:	4a11      	ldr	r2, [pc, #68]	@ (80011f4 <OpAmpInit+0x50>)
 80011ae:	f043 0301 	orr.w	r3, r3, #1
 80011b2:	6613      	str	r3, [r2, #96]	@ 0x60

    // Analog mode
    GPIOA->MODER |= 0x0000fcfc; // PA1 PA2 PA3	PA5 PA6 PA7
 80011b4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80011be:	f443 437c 	orr.w	r3, r3, #64512	@ 0xfc00
 80011c2:	f043 03fc 	orr.w	r3, r3, #252	@ 0xfc
 80011c6:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |= 0x3fc0003f; // PB0 PB1 PB2 	PB11 PB12 PB13 PB14
 80011c8:	4b0b      	ldr	r3, [pc, #44]	@ (80011f8 <OpAmpInit+0x54>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4a0a      	ldr	r2, [pc, #40]	@ (80011f8 <OpAmpInit+0x54>)
 80011ce:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80011d2:	f043 033f 	orr.w	r3, r3, #63	@ 0x3f
 80011d6:	6013      	str	r3, [r2, #0]

    // OPAEN = 1	OP enable	OPAHSM = 1 high-speed mode
    // VP_SEL = 0, VM_SEL = 0
    OPAMP1->CSR = 0x00000081;
 80011d8:	4b08      	ldr	r3, [pc, #32]	@ (80011fc <OpAmpInit+0x58>)
 80011da:	2281      	movs	r2, #129	@ 0x81
 80011dc:	601a      	str	r2, [r3, #0]
    OPAMP2->CSR = 0x00000081;
 80011de:	4b08      	ldr	r3, [pc, #32]	@ (8001200 <OpAmpInit+0x5c>)
 80011e0:	2281      	movs	r2, #129	@ 0x81
 80011e2:	601a      	str	r2, [r3, #0]

    // OPAINTOEN = 1  internal output enable
    OPAMP3->CSR = 0x000000c5; // VP_SEL=1,VM=2,PGA-GAIN = 2
 80011e4:	4b07      	ldr	r3, [pc, #28]	@ (8001204 <OpAmpInit+0x60>)
 80011e6:	22c5      	movs	r2, #197	@ 0xc5
 80011e8:	601a      	str	r2, [r3, #0]
}
 80011ea:	bf00      	nop
 80011ec:	46bd      	mov	sp, r7
 80011ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f2:	4770      	bx	lr
 80011f4:	40021000 	.word	0x40021000
 80011f8:	48000400 	.word	0x48000400
 80011fc:	40010300 	.word	0x40010300
 8001200:	40010304 	.word	0x40010304
 8001204:	40010308 	.word	0x40010308

08001208 <AdcInit>:
 *  ADC1  Ia ADC1_IN3    Vbus ADC12_IN1	  HT  ADC1_IN5        NTC ADC1_IN11
 *  ADC2  Ib ADC2_IN3	V12  ADC2_IN12    bak ADC12_IN14 	  OPAMP3 ADC2_IN18
 * ADC clock 40MHz
 **********************************************/
static void AdcInit(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b082      	sub	sp, #8
 800120c:	af00      	add	r7, sp, #0
    unsigned int Temp;

    RCC->AHB2ENR |= 0x00002000; // ADC12EN
 800120e:	4b69      	ldr	r3, [pc, #420]	@ (80013b4 <AdcInit+0x1ac>)
 8001210:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001212:	4a68      	ldr	r2, [pc, #416]	@ (80013b4 <AdcInit+0x1ac>)
 8001214:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001218:	64d3      	str	r3, [r2, #76]	@ 0x4c
    RCC->CCIPR &= 0xcfffffff;
 800121a:	4b66      	ldr	r3, [pc, #408]	@ (80013b4 <AdcInit+0x1ac>)
 800121c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001220:	4a64      	ldr	r2, [pc, #400]	@ (80013b4 <AdcInit+0x1ac>)
 8001222:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8001226:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    RCC->CCIPR |= 0x10000000; // ADC CLOCK PLLP
 800122a:	4b62      	ldr	r3, [pc, #392]	@ (80013b4 <AdcInit+0x1ac>)
 800122c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001230:	4a60      	ldr	r2, [pc, #384]	@ (80013b4 <AdcInit+0x1ac>)
 8001232:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001236:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

    // ADC
    ADC1->CR &= 0xdfffffff; // DEEPPWD = 0
 800123a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800123e:	689b      	ldr	r3, [r3, #8]
 8001240:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001244:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8001248:	6093      	str	r3, [r2, #8]
    ADC1->CR |= 0x10000000; // ADC voltage regulator enable
 800124a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800124e:	689b      	ldr	r3, [r3, #8]
 8001250:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001254:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001258:	6093      	str	r3, [r2, #8]
    // 20us
    delay(5000);
 800125a:	f241 3088 	movw	r0, #5000	@ 0x1388
 800125e:	f000 f939 	bl	80014d4 <delay>
    ADC2->CR &= 0xdfffffff; // DEEPPWD = 0
 8001262:	4b55      	ldr	r3, [pc, #340]	@ (80013b8 <AdcInit+0x1b0>)
 8001264:	689b      	ldr	r3, [r3, #8]
 8001266:	4a54      	ldr	r2, [pc, #336]	@ (80013b8 <AdcInit+0x1b0>)
 8001268:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800126c:	6093      	str	r3, [r2, #8]
    ADC2->CR |= 0x10000000; // ADC voltage regulator enable
 800126e:	4b52      	ldr	r3, [pc, #328]	@ (80013b8 <AdcInit+0x1b0>)
 8001270:	689b      	ldr	r3, [r3, #8]
 8001272:	4a51      	ldr	r2, [pc, #324]	@ (80013b8 <AdcInit+0x1b0>)
 8001274:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001278:	6093      	str	r3, [r2, #8]
    // 20us
    delay(5000);
 800127a:	f241 3088 	movw	r0, #5000	@ 0x1388
 800127e:	f000 f929 	bl	80014d4 <delay>
    ADC1->CR |= 0x80000000; // enable calibration
 8001282:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001286:	689b      	ldr	r3, [r3, #8]
 8001288:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800128c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001290:	6093      	str	r3, [r2, #8]
    // 
    do
    {
        Temp = ADC1->CR;
 8001292:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001296:	689b      	ldr	r3, [r3, #8]
 8001298:	607b      	str	r3, [r7, #4]
        Temp &= 0x80000000;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80012a0:	607b      	str	r3, [r7, #4]
    } while (Temp != 0);
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d1f4      	bne.n	8001292 <AdcInit+0x8a>

    ADC2->CR |= 0x80000000; // enable calibration
 80012a8:	4b43      	ldr	r3, [pc, #268]	@ (80013b8 <AdcInit+0x1b0>)
 80012aa:	689b      	ldr	r3, [r3, #8]
 80012ac:	4a42      	ldr	r2, [pc, #264]	@ (80013b8 <AdcInit+0x1b0>)
 80012ae:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80012b2:	6093      	str	r3, [r2, #8]
    // 
    do
    {
        Temp = ADC2->CR;
 80012b4:	4b40      	ldr	r3, [pc, #256]	@ (80013b8 <AdcInit+0x1b0>)
 80012b6:	689b      	ldr	r3, [r3, #8]
 80012b8:	607b      	str	r3, [r7, #4]
        Temp &= 0x80000000;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80012c0:	607b      	str	r3, [r7, #4]
    } while (Temp != 0);
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d1f5      	bne.n	80012b4 <AdcInit+0xac>

    // ADC
    ADC12_COMMON->CCR |= 0x00000005; // Injected simultaneous mode only
 80012c8:	4b3c      	ldr	r3, [pc, #240]	@ (80013bc <AdcInit+0x1b4>)
 80012ca:	689b      	ldr	r3, [r3, #8]
 80012cc:	4a3b      	ldr	r2, [pc, #236]	@ (80013bc <AdcInit+0x1b4>)
 80012ce:	f043 0305 	orr.w	r3, r3, #5
 80012d2:	6093      	str	r3, [r2, #8]

    // ADC1
    ADC1->CFGR = 0x00000000; // Injected Queue enable
 80012d4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80012d8:	2200      	movs	r2, #0
 80012da:	60da      	str	r2, [r3, #12]
    // 
    ADC1->SMPR1 = 0x12492492; // 12.5 + 12.5 = 25 ADC Clock cycles * 1/53.333MHz =  468.75ns
 80012dc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80012e0:	4a37      	ldr	r2, [pc, #220]	@ (80013c0 <AdcInit+0x1b8>)
 80012e2:	615a      	str	r2, [r3, #20]
    ADC1->SMPR2 = 0x02492492;
 80012e4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80012e8:	4a36      	ldr	r2, [pc, #216]	@ (80013c4 <AdcInit+0x1bc>)
 80012ea:	619a      	str	r2, [r3, #24]

    // Injected sequence
    // 4 conversions		JEXTSEL[4:0]=9 tim8_trgo2
    // JSQ1=IN3(Ia) 	JSQ2=IN1(Vbus) 	JSQ3=IN5(HT) 	JSQ4=IN11(NTC)
    ADC1->JSQR = 0x58a086ab; // TIM8_TRGO2 TRIGGER rising
 80012ec:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80012f0:	4a35      	ldr	r2, [pc, #212]	@ (80013c8 <AdcInit+0x1c0>)
 80012f2:	64da      	str	r2, [r3, #76]	@ 0x4c

    // interrupt
    ADC1->ISR |= 0x00000001; // ADRDY
 80012f4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80012fe:	f043 0301 	orr.w	r3, r3, #1
 8001302:	6013      	str	r3, [r2, #0]
    ADC1->CR |= 0x00000001;  // ADC1
 8001304:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001308:	689b      	ldr	r3, [r3, #8]
 800130a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800130e:	f043 0301 	orr.w	r3, r3, #1
 8001312:	6093      	str	r3, [r2, #8]
    // ADC
    do
    {
        Temp = ADC1->ISR;
 8001314:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	607b      	str	r3, [r7, #4]
        Temp &= 0x00000001;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	f003 0301 	and.w	r3, r3, #1
 8001322:	607b      	str	r3, [r7, #4]
    } while (Temp == 0);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d0f4      	beq.n	8001314 <AdcInit+0x10c>
    ADC1->ISR |= 0x00000001; // ADRDY
 800132a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001334:	f043 0301 	orr.w	r3, r3, #1
 8001338:	6013      	str	r3, [r2, #0]

    // ADC2
    ADC2->CFGR = 0x00000000;  // Injected Queue enable
 800133a:	4b1f      	ldr	r3, [pc, #124]	@ (80013b8 <AdcInit+0x1b0>)
 800133c:	2200      	movs	r2, #0
 800133e:	60da      	str	r2, [r3, #12]
    ADC2->SMPR1 = 0x12492492; // 12.5 + 12.5 = 25 ADC Clock cycles * 1/53.333MHz =  468.75ns
 8001340:	4b1d      	ldr	r3, [pc, #116]	@ (80013b8 <AdcInit+0x1b0>)
 8001342:	4a1f      	ldr	r2, [pc, #124]	@ (80013c0 <AdcInit+0x1b8>)
 8001344:	615a      	str	r2, [r3, #20]
    ADC2->SMPR2 = 0x02492492;
 8001346:	4b1c      	ldr	r3, [pc, #112]	@ (80013b8 <AdcInit+0x1b0>)
 8001348:	4a1e      	ldr	r2, [pc, #120]	@ (80013c4 <AdcInit+0x1bc>)
 800134a:	619a      	str	r2, [r3, #24]

    // 4 conversions		JEXTSEL[4:0]=9 tim8_trgo2
    // JSQ1=IN3(Ib) 	JSQ2=IN12(V15) 	JSQ3=IN14(VTS-B) 	JSQ4=IN18(OPAMP3)
    ADC2->JSQR = 0x91c606ab; // TIM8_TRGO2 TRIGGER rising
 800134c:	4b1a      	ldr	r3, [pc, #104]	@ (80013b8 <AdcInit+0x1b0>)
 800134e:	4a1f      	ldr	r2, [pc, #124]	@ (80013cc <AdcInit+0x1c4>)
 8001350:	64da      	str	r2, [r3, #76]	@ 0x4c
    ADC2->CR |= 0x00000001;  // ADC2
 8001352:	4b19      	ldr	r3, [pc, #100]	@ (80013b8 <AdcInit+0x1b0>)
 8001354:	689b      	ldr	r3, [r3, #8]
 8001356:	4a18      	ldr	r2, [pc, #96]	@ (80013b8 <AdcInit+0x1b0>)
 8001358:	f043 0301 	orr.w	r3, r3, #1
 800135c:	6093      	str	r3, [r2, #8]

    do
    {
        Temp = ADC2->ISR;
 800135e:	4b16      	ldr	r3, [pc, #88]	@ (80013b8 <AdcInit+0x1b0>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	607b      	str	r3, [r7, #4]
        Temp &= 0x00000001;
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	f003 0301 	and.w	r3, r3, #1
 800136a:	607b      	str	r3, [r7, #4]
    } while (Temp == 0);
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d0f5      	beq.n	800135e <AdcInit+0x156>
    ADC2->ISR |= 0x00000001; // ADRDY
 8001372:	4b11      	ldr	r3, [pc, #68]	@ (80013b8 <AdcInit+0x1b0>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4a10      	ldr	r2, [pc, #64]	@ (80013b8 <AdcInit+0x1b0>)
 8001378:	f043 0301 	orr.w	r3, r3, #1
 800137c:	6013      	str	r3, [r2, #0]

    // interrupt enable
    ADC1->IER |= 0x00000040; // End of injected sequence of conversions interrupt enable
 800137e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001388:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800138c:	6053      	str	r3, [r2, #4]

    // ADC start of injected conversion
    ADC1->CR |= 0x00000008;
 800138e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001392:	689b      	ldr	r3, [r3, #8]
 8001394:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001398:	f043 0308 	orr.w	r3, r3, #8
 800139c:	6093      	str	r3, [r2, #8]
    ADC2->CR |= 0x00000008; // ADC start of injected conversion
 800139e:	4b06      	ldr	r3, [pc, #24]	@ (80013b8 <AdcInit+0x1b0>)
 80013a0:	689b      	ldr	r3, [r3, #8]
 80013a2:	4a05      	ldr	r2, [pc, #20]	@ (80013b8 <AdcInit+0x1b0>)
 80013a4:	f043 0308 	orr.w	r3, r3, #8
 80013a8:	6093      	str	r3, [r2, #8]
}
 80013aa:	bf00      	nop
 80013ac:	3708      	adds	r7, #8
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	40021000 	.word	0x40021000
 80013b8:	50000100 	.word	0x50000100
 80013bc:	50000300 	.word	0x50000300
 80013c0:	12492492 	.word	0x12492492
 80013c4:	02492492 	.word	0x02492492
 80013c8:	58a086ab 	.word	0x58a086ab
 80013cc:	91c606ab 	.word	0x91c606ab

080013d0 <DacInit>:
/**********************************************
 * DAC
 * PA4 --> DACOUT1H
 **********************************************/
static void DacInit(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
    RCC->AHB2ENR |= 0x00050000; // DAC1EN DAC3EN = 1
 80013d4:	4b11      	ldr	r3, [pc, #68]	@ (800141c <DacInit+0x4c>)
 80013d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013d8:	4a10      	ldr	r2, [pc, #64]	@ (800141c <DacInit+0x4c>)
 80013da:	f443 23a0 	orr.w	r3, r3, #327680	@ 0x50000
 80013de:	64d3      	str	r3, [r2, #76]	@ 0x4c

    // High frequency interface mode selection
    DAC1->MCR = 0x00008000; // HFSEL[1:0] = 0b10
 80013e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001420 <DacInit+0x50>)
 80013e2:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80013e6:	63da      	str	r2, [r3, #60]	@ 0x3c
    DAC1->CR |= 0x00000001; // EN1 = 1
 80013e8:	4b0d      	ldr	r3, [pc, #52]	@ (8001420 <DacInit+0x50>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4a0c      	ldr	r2, [pc, #48]	@ (8001420 <DacInit+0x50>)
 80013ee:	f043 0301 	orr.w	r3, r3, #1
 80013f2:	6013      	str	r3, [r2, #0]

    // High frequency interface mode selection
    DAC3->MCR = 0x00008000; // HFSEL[1:0] = 0b10
 80013f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001424 <DacInit+0x54>)
 80013f6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80013fa:	63da      	str	r2, [r3, #60]	@ 0x3c
    DAC3->CR |= 0x00010000; // EN2 = 1
 80013fc:	4b09      	ldr	r3, [pc, #36]	@ (8001424 <DacInit+0x54>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4a08      	ldr	r2, [pc, #32]	@ (8001424 <DacInit+0x54>)
 8001402:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001406:	6013      	str	r3, [r2, #0]
    DAC3->DHR12R2 = 1490;   // Value	1.2 x 4096 /3.3 = 1490	2980
 8001408:	4b06      	ldr	r3, [pc, #24]	@ (8001424 <DacInit+0x54>)
 800140a:	f240 52d2 	movw	r2, #1490	@ 0x5d2
 800140e:	615a      	str	r2, [r3, #20]
    // 1.2 / 2 / 0.3 = 2A
}
 8001410:	bf00      	nop
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	40021000 	.word	0x40021000
 8001420:	50000800 	.word	0x50000800
 8001424:	50001000 	.word	0x50001000

08001428 <CORDICInit>:
/**********************************************
 * CORDIC
 **********************************************/
static void CORDICInit(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= 0x00000008; // CORDICEN = 1
 800142c:	4b05      	ldr	r3, [pc, #20]	@ (8001444 <CORDICInit+0x1c>)
 800142e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001430:	4a04      	ldr	r2, [pc, #16]	@ (8001444 <CORDICInit+0x1c>)
 8001432:	f043 0308 	orr.w	r3, r3, #8
 8001436:	6493      	str	r3, [r2, #72]	@ 0x48
}
 8001438:	bf00      	nop
 800143a:	46bd      	mov	sp, r7
 800143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001440:	4770      	bx	lr
 8001442:	bf00      	nop
 8001444:	40021000 	.word	0x40021000

08001448 <Timer1Init>:
///**********************************************
//* 1
//**********************************************/
static void Timer1Init(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
    RCC->APB2ENR |= 0x00000800; // TIM1EN = 1
 800144c:	4b15      	ldr	r3, [pc, #84]	@ (80014a4 <Timer1Init+0x5c>)
 800144e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001450:	4a14      	ldr	r2, [pc, #80]	@ (80014a4 <Timer1Init+0x5c>)
 8001452:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001456:	6613      	str	r3, [r2, #96]	@ 0x60

    TIM1->CNT = 0;
 8001458:	4b13      	ldr	r3, [pc, #76]	@ (80014a8 <Timer1Init+0x60>)
 800145a:	2200      	movs	r2, #0
 800145c:	625a      	str	r2, [r3, #36]	@ 0x24
    TIM1->PSC = 39; // 40/160M = 250ns	x 65536 = 16.384ms
 800145e:	4b12      	ldr	r3, [pc, #72]	@ (80014a8 <Timer1Init+0x60>)
 8001460:	2227      	movs	r2, #39	@ 0x27
 8001462:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM1->ARR = 0xffff;
 8001464:	4b10      	ldr	r3, [pc, #64]	@ (80014a8 <Timer1Init+0x60>)
 8001466:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800146a:	62da      	str	r2, [r3, #44]	@ 0x2c
    TIM1->RCR = 0;
 800146c:	4b0e      	ldr	r3, [pc, #56]	@ (80014a8 <Timer1Init+0x60>)
 800146e:	2200      	movs	r2, #0
 8001470:	631a      	str	r2, [r3, #48]	@ 0x30
    TIM1->CR1 |= 0x0180; // 
 8001472:	4b0d      	ldr	r3, [pc, #52]	@ (80014a8 <Timer1Init+0x60>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4a0c      	ldr	r2, [pc, #48]	@ (80014a8 <Timer1Init+0x60>)
 8001478:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 800147c:	6013      	str	r3, [r2, #0]

    TIM1->CCMR1 = 0xf100;
 800147e:	4b0a      	ldr	r3, [pc, #40]	@ (80014a8 <Timer1Init+0x60>)
 8001480:	f44f 4271 	mov.w	r2, #61696	@ 0xf100
 8001484:	619a      	str	r2, [r3, #24]
    TIM1->CCER = 0x00b0; // CC2NP = CC2P = CC2E = 1
 8001486:	4b08      	ldr	r3, [pc, #32]	@ (80014a8 <Timer1Init+0x60>)
 8001488:	22b0      	movs	r2, #176	@ 0xb0
 800148a:	621a      	str	r2, [r3, #32]

    TIM1->CR1 |= 0x0001; // 1
 800148c:	4b06      	ldr	r3, [pc, #24]	@ (80014a8 <Timer1Init+0x60>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	4a05      	ldr	r2, [pc, #20]	@ (80014a8 <Timer1Init+0x60>)
 8001492:	f043 0301 	orr.w	r3, r3, #1
 8001496:	6013      	str	r3, [r2, #0]
}
 8001498:	bf00      	nop
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	40021000 	.word	0x40021000
 80014a8:	40012c00 	.word	0x40012c00

080014ac <NvicInit>:
/**********************************************
 * NVIC
 * ADC1_2_IRQHandler	IRQ = 18
 **********************************************/
static void NvicInit(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
    NVIC->ISER[0] |= 0x00040000; // IRQ = 18 ADC
 80014b0:	4b07      	ldr	r3, [pc, #28]	@ (80014d0 <NvicInit+0x24>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4a06      	ldr	r2, [pc, #24]	@ (80014d0 <NvicInit+0x24>)
 80014b6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80014ba:	6013      	str	r3, [r2, #0]
    NVIC->IP[18] = 0x00;         // 
 80014bc:	4b04      	ldr	r3, [pc, #16]	@ (80014d0 <NvicInit+0x24>)
 80014be:	2200      	movs	r2, #0
 80014c0:	f883 2312 	strb.w	r2, [r3, #786]	@ 0x312
}
 80014c4:	bf00      	nop
 80014c6:	46bd      	mov	sp, r7
 80014c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014cc:	4770      	bx	lr
 80014ce:	bf00      	nop
 80014d0:	e000e100 	.word	0xe000e100

080014d4 <delay>:
/**********************************************
 * 
 **********************************************/
static void delay(unsigned int time)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b083      	sub	sp, #12
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
    while (time--)
 80014dc:	bf00      	nop
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	1e5a      	subs	r2, r3, #1
 80014e2:	607a      	str	r2, [r7, #4]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d1fa      	bne.n	80014de <delay+0xa>
        ;
}
 80014e8:	bf00      	nop
 80014ea:	bf00      	nop
 80014ec:	370c      	adds	r7, #12
 80014ee:	46bd      	mov	sp, r7
 80014f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f4:	4770      	bx	lr

080014f6 <currentSample>:
//     currents->Q = currents->beta * ct - currents->alpha * st;
// }

/*===============================================================================================*/
void currentSample(Currents *currents)
{
 80014f6:	b480      	push	{r7}
 80014f8:	b083      	sub	sp, #12
 80014fa:	af00      	add	r7, sp, #0
 80014fc:	6078      	str	r0, [r7, #4]
    //    GetIabc(currents);
  //  GetIalphabeta(currents);
   // GetIdq(currents);
}
 80014fe:	bf00      	nop
 8001500:	370c      	adds	r7, #12
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
 800150a:	0000      	movs	r0, r0
 800150c:	0000      	movs	r0, r0
	...

08001510 <_sin>:

// function approximating the sine calculation by using fixed size array
// uses a 65 element lookup table and interpolation
// thanks to @dekutree for his work on optimizing this
__attribute__((weak)) float _sin(float a)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b086      	sub	sp, #24
 8001514:	af00      	add	r7, sp, #0
 8001516:	ed87 0a01 	vstr	s0, [r7, #4]
  // 16bit integer array for sine lookup. interpolation is used for better precision
  // 16 bit precision on sine value, 8 bit fractional value for interpolation, 6bit LUT size
  // resulting precision compared to stdlib sine is 0.00006480 (RMS difference in range -PI,PI for 3217 steps)
  static uint16_t sine_array[65] = {0, 804, 1608, 2411, 3212, 4011, 4808, 5602, 6393, 7180, 7962, 8740, 9512, 10279, 11039, 11793, 12540, 13279, 14010, 14733, 15447, 16151, 16846, 17531, 18205, 18868, 19520, 20160, 20788, 21403, 22006, 22595, 23170, 23732, 24279, 24812, 25330, 25833, 26320, 26791, 27246, 27684, 28106, 28511, 28899, 29269, 29622, 29957, 30274, 30572, 30853, 31114, 31357, 31581, 31786, 31972, 32138, 32286, 32413, 32522, 32610, 32679, 32729, 32758, 32768};
  unsigned int i = (unsigned int)(a * (64 * 4 * 256.0 / _2PI));
 800151a:	6878      	ldr	r0, [r7, #4]
 800151c:	f7fe ffe0 	bl	80004e0 <__aeabi_f2d>
 8001520:	a339      	add	r3, pc, #228	@ (adr r3, 8001608 <_sin+0xf8>)
 8001522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001526:	f7ff f833 	bl	8000590 <__aeabi_dmul>
 800152a:	4602      	mov	r2, r0
 800152c:	460b      	mov	r3, r1
 800152e:	4610      	mov	r0, r2
 8001530:	4619      	mov	r1, r3
 8001532:	f7ff fa3f 	bl	80009b4 <__aeabi_d2uiz>
 8001536:	4603      	mov	r3, r0
 8001538:	60fb      	str	r3, [r7, #12]
  int t1, t2, frac = i & 0xff;
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	b2db      	uxtb	r3, r3
 800153e:	60bb      	str	r3, [r7, #8]
  i = (i >> 8) & 0xff;
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	0a1b      	lsrs	r3, r3, #8
 8001544:	b2db      	uxtb	r3, r3
 8001546:	60fb      	str	r3, [r7, #12]
  if (i < 64)
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	2b3f      	cmp	r3, #63	@ 0x3f
 800154c:	d80b      	bhi.n	8001566 <_sin+0x56>
  {
    t1 = sine_array[i];
 800154e:	4a2c      	ldr	r2, [pc, #176]	@ (8001600 <_sin+0xf0>)
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001556:	617b      	str	r3, [r7, #20]
    t2 = sine_array[i + 1];
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	3301      	adds	r3, #1
 800155c:	4a28      	ldr	r2, [pc, #160]	@ (8001600 <_sin+0xf0>)
 800155e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001562:	613b      	str	r3, [r7, #16]
 8001564:	e033      	b.n	80015ce <_sin+0xbe>
  }
  else if (i < 128)
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	2b7f      	cmp	r3, #127	@ 0x7f
 800156a:	d80e      	bhi.n	800158a <_sin+0x7a>
  {
    t1 = sine_array[128 - i];
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8001572:	4a23      	ldr	r2, [pc, #140]	@ (8001600 <_sin+0xf0>)
 8001574:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001578:	617b      	str	r3, [r7, #20]
    t2 = sine_array[127 - i];
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8001580:	4a1f      	ldr	r2, [pc, #124]	@ (8001600 <_sin+0xf0>)
 8001582:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001586:	613b      	str	r3, [r7, #16]
 8001588:	e021      	b.n	80015ce <_sin+0xbe>
  }
  else if (i < 192)
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	2bbf      	cmp	r3, #191	@ 0xbf
 800158e:	d80e      	bhi.n	80015ae <_sin+0x9e>
  {
    t1 = -sine_array[-128 + i];
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	3b80      	subs	r3, #128	@ 0x80
 8001594:	4a1a      	ldr	r2, [pc, #104]	@ (8001600 <_sin+0xf0>)
 8001596:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800159a:	425b      	negs	r3, r3
 800159c:	617b      	str	r3, [r7, #20]
    t2 = -sine_array[-127 + i];
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	3b7f      	subs	r3, #127	@ 0x7f
 80015a2:	4a17      	ldr	r2, [pc, #92]	@ (8001600 <_sin+0xf0>)
 80015a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80015a8:	425b      	negs	r3, r3
 80015aa:	613b      	str	r3, [r7, #16]
 80015ac:	e00f      	b.n	80015ce <_sin+0xbe>
  }
  else
  {
    t1 = -sine_array[256 - i];
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 80015b4:	4a12      	ldr	r2, [pc, #72]	@ (8001600 <_sin+0xf0>)
 80015b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80015ba:	425b      	negs	r3, r3
 80015bc:	617b      	str	r3, [r7, #20]
    t2 = -sine_array[255 - i];
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 80015c4:	4a0e      	ldr	r2, [pc, #56]	@ (8001600 <_sin+0xf0>)
 80015c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80015ca:	425b      	negs	r3, r3
 80015cc:	613b      	str	r3, [r7, #16]
  }
  return (1.0f / 32768.0f) * (t1 + (((t2 - t1) * frac) >> 8));
 80015ce:	693a      	ldr	r2, [r7, #16]
 80015d0:	697b      	ldr	r3, [r7, #20]
 80015d2:	1ad3      	subs	r3, r2, r3
 80015d4:	68ba      	ldr	r2, [r7, #8]
 80015d6:	fb02 f303 	mul.w	r3, r2, r3
 80015da:	121a      	asrs	r2, r3, #8
 80015dc:	697b      	ldr	r3, [r7, #20]
 80015de:	4413      	add	r3, r2
 80015e0:	ee07 3a90 	vmov	s15, r3
 80015e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015e8:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8001604 <_sin+0xf4>
 80015ec:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80015f0:	eeb0 0a67 	vmov.f32	s0, s15
 80015f4:	3718      	adds	r7, #24
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	f3af 8000 	nop.w
 8001600:	20000004 	.word	0x20000004
 8001604:	38000000 	.word	0x38000000
 8001608:	6446f9b4 	.word	0x6446f9b4
 800160c:	40c45f30 	.word	0x40c45f30

08001610 <_cos>:
// ~55us (float array)
// ~56us (int array)
// precision +-0.005
// it has to receive an angle in between 0 and 2PI
__attribute__((weak)) float _cos(float a)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b084      	sub	sp, #16
 8001614:	af00      	add	r7, sp, #0
 8001616:	ed87 0a01 	vstr	s0, [r7, #4]
  float a_sin = a + _PI_2;
 800161a:	edd7 7a01 	vldr	s15, [r7, #4]
 800161e:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8001668 <_cos+0x58>
 8001622:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001626:	edc7 7a03 	vstr	s15, [r7, #12]
  a_sin = a_sin > _2PI ? a_sin - _2PI : a_sin;
 800162a:	edd7 7a03 	vldr	s15, [r7, #12]
 800162e:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800166c <_cos+0x5c>
 8001632:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001636:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800163a:	dd06      	ble.n	800164a <_cos+0x3a>
 800163c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001640:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800166c <_cos+0x5c>
 8001644:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001648:	e001      	b.n	800164e <_cos+0x3e>
 800164a:	edd7 7a03 	vldr	s15, [r7, #12]
 800164e:	edc7 7a03 	vstr	s15, [r7, #12]
  return _sin(a_sin);
 8001652:	ed97 0a03 	vldr	s0, [r7, #12]
 8001656:	f7ff ff5b 	bl	8001510 <_sin>
 800165a:	eef0 7a40 	vmov.f32	s15, s0
}
 800165e:	eeb0 0a67 	vmov.f32	s0, s15
 8001662:	3710      	adds	r7, #16
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	3fc90fdb 	.word	0x3fc90fdb
 800166c:	40c90fdb 	.word	0x40c90fdb

08001670 <motor1Drive>:
    motor1.PiId.I = I_KI;
    motor1.PiId.limit = I_LIMIT;
}

void motor1Drive()
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
    currentSample(&motor1);
 8001674:	485a      	ldr	r0, [pc, #360]	@ (80017e0 <motor1Drive+0x170>)
 8001676:	f7ff ff3e 	bl	80014f6 <currentSample>
    if (motor1.Tick)
 800167a:	4b59      	ldr	r3, [pc, #356]	@ (80017e0 <motor1Drive+0x170>)
 800167c:	881b      	ldrh	r3, [r3, #0]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d005      	beq.n	800168e <motor1Drive+0x1e>
        motor1.Tick--;
 8001682:	4b57      	ldr	r3, [pc, #348]	@ (80017e0 <motor1Drive+0x170>)
 8001684:	881b      	ldrh	r3, [r3, #0]
 8001686:	3b01      	subs	r3, #1
 8001688:	b29a      	uxth	r2, r3
 800168a:	4b55      	ldr	r3, [pc, #340]	@ (80017e0 <motor1Drive+0x170>)
 800168c:	801a      	strh	r2, [r3, #0]

    if ((TIM8->SR & 0x00000080) != 0) // BIF = 1, MOE=0  detect whether current overflow
 800168e:	4b55      	ldr	r3, [pc, #340]	@ (80017e4 <motor1Drive+0x174>)
 8001690:	691b      	ldr	r3, [r3, #16]
 8001692:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001696:	2b00      	cmp	r3, #0
 8001698:	d028      	beq.n	80016ec <motor1Drive+0x7c>
    {
        motor1.FaultNum++;
 800169a:	4b51      	ldr	r3, [pc, #324]	@ (80017e0 <motor1Drive+0x170>)
 800169c:	891b      	ldrh	r3, [r3, #8]
 800169e:	3301      	adds	r3, #1
 80016a0:	b29a      	uxth	r2, r3
 80016a2:	4b4f      	ldr	r3, [pc, #316]	@ (80017e0 <motor1Drive+0x170>)
 80016a4:	811a      	strh	r2, [r3, #8]
        if (motor1.FaultNum >= 3)
 80016a6:	4b4e      	ldr	r3, [pc, #312]	@ (80017e0 <motor1Drive+0x170>)
 80016a8:	891b      	ldrh	r3, [r3, #8]
 80016aa:	2b02      	cmp	r3, #2
 80016ac:	d911      	bls.n	80016d2 <motor1Drive+0x62>
        {
            motor1.FaultNum = 0;
 80016ae:	4b4c      	ldr	r3, [pc, #304]	@ (80017e0 <motor1Drive+0x170>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	811a      	strh	r2, [r3, #8]
            motor1.state = MOTOR_STOP;
 80016b4:	4b4a      	ldr	r3, [pc, #296]	@ (80017e0 <motor1Drive+0x170>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	741a      	strb	r2, [r3, #16]

            Close6Pwm1();
 80016ba:	f000 f89b 	bl	80017f4 <Close6Pwm1>
            tGlobal.ErrorCode = 1;
 80016be:	4b4a      	ldr	r3, [pc, #296]	@ (80017e8 <motor1Drive+0x178>)
 80016c0:	2201      	movs	r2, #1
 80016c2:	82da      	strh	r2, [r3, #22]
            TIM8->SR &= 0xffffff7f;
 80016c4:	4b47      	ldr	r3, [pc, #284]	@ (80017e4 <motor1Drive+0x174>)
 80016c6:	691b      	ldr	r3, [r3, #16]
 80016c8:	4a46      	ldr	r2, [pc, #280]	@ (80017e4 <motor1Drive+0x174>)
 80016ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80016ce:	6113      	str	r3, [r2, #16]

    // DAC

    //    DAC->DHR12R1 = motor1.voltages.eAngle ;
//    DAC->DHR12R1 = motor1.voltages.CCR1;
}
 80016d0:	e07e      	b.n	80017d0 <motor1Drive+0x160>
            TIM8->SR &= 0xffffff7f;
 80016d2:	4b44      	ldr	r3, [pc, #272]	@ (80017e4 <motor1Drive+0x174>)
 80016d4:	691b      	ldr	r3, [r3, #16]
 80016d6:	4a43      	ldr	r2, [pc, #268]	@ (80017e4 <motor1Drive+0x174>)
 80016d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80016dc:	6113      	str	r3, [r2, #16]
            TIM8->BDTR |= 0x00008000;
 80016de:	4b41      	ldr	r3, [pc, #260]	@ (80017e4 <motor1Drive+0x174>)
 80016e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016e2:	4a40      	ldr	r2, [pc, #256]	@ (80017e4 <motor1Drive+0x174>)
 80016e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80016e8:	6453      	str	r3, [r2, #68]	@ 0x44
}
 80016ea:	e071      	b.n	80017d0 <motor1Drive+0x160>
        switch (motor1.state)
 80016ec:	4b3c      	ldr	r3, [pc, #240]	@ (80017e0 <motor1Drive+0x170>)
 80016ee:	7c1b      	ldrb	r3, [r3, #16]
 80016f0:	2b03      	cmp	r3, #3
 80016f2:	d866      	bhi.n	80017c2 <motor1Drive+0x152>
 80016f4:	a201      	add	r2, pc, #4	@ (adr r2, 80016fc <motor1Drive+0x8c>)
 80016f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016fa:	bf00      	nop
 80016fc:	0800170d 	.word	0x0800170d
 8001700:	0800174d 	.word	0x0800174d
 8001704:	08001761 	.word	0x08001761
 8001708:	08001775 	.word	0x08001775
            Close6Pwm1();
 800170c:	f000 f872 	bl	80017f4 <Close6Pwm1>
            InitAdcOffset();
 8001710:	f7ff faf8 	bl	8000d04 <InitAdcOffset>
            tGlobal.LedStatus = 0;
 8001714:	4b34      	ldr	r3, [pc, #208]	@ (80017e8 <motor1Drive+0x178>)
 8001716:	2200      	movs	r2, #0
 8001718:	801a      	strh	r2, [r3, #0]
            tGlobal.RunTime = 0;
 800171a:	4b33      	ldr	r3, [pc, #204]	@ (80017e8 <motor1Drive+0x178>)
 800171c:	2200      	movs	r2, #0
 800171e:	621a      	str	r2, [r3, #32]
            if (tGlobal.ErrorCode == 0)
 8001720:	4b31      	ldr	r3, [pc, #196]	@ (80017e8 <motor1Drive+0x178>)
 8001722:	8adb      	ldrh	r3, [r3, #22]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d150      	bne.n	80017ca <motor1Drive+0x15a>
                if (tGlobal.OffsetReq)
 8001728:	4b2f      	ldr	r3, [pc, #188]	@ (80017e8 <motor1Drive+0x178>)
 800172a:	8a1b      	ldrh	r3, [r3, #16]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d002      	beq.n	8001736 <motor1Drive+0xc6>
                    CalAdcOffset();
 8001730:	f7ff fb04 	bl	8000d3c <CalAdcOffset>
            break;
 8001734:	e049      	b.n	80017ca <motor1Drive+0x15a>
                    motor1.state = MOTOR_START;
 8001736:	4b2a      	ldr	r3, [pc, #168]	@ (80017e0 <motor1Drive+0x170>)
 8001738:	2201      	movs	r2, #1
 800173a:	741a      	strb	r2, [r3, #16]
                    tGlobal.RunTime = 0;
 800173c:	4b2a      	ldr	r3, [pc, #168]	@ (80017e8 <motor1Drive+0x178>)
 800173e:	2200      	movs	r2, #0
 8001740:	621a      	str	r2, [r3, #32]
                    motor1.Tick1s = 25000;
 8001742:	4b27      	ldr	r3, [pc, #156]	@ (80017e0 <motor1Drive+0x170>)
 8001744:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8001748:	605a      	str	r2, [r3, #4]
            break;
 800174a:	e03e      	b.n	80017ca <motor1Drive+0x15a>
            Open3LowPwm1();
 800174c:	f000 f868 	bl	8001820 <Open3LowPwm1>
            motor1.Tick = 10000;
 8001750:	4b23      	ldr	r3, [pc, #140]	@ (80017e0 <motor1Drive+0x170>)
 8001752:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001756:	801a      	strh	r2, [r3, #0]
            motor1.state = MOTOR_WAIT;
 8001758:	4b21      	ldr	r3, [pc, #132]	@ (80017e0 <motor1Drive+0x170>)
 800175a:	2202      	movs	r2, #2
 800175c:	741a      	strb	r2, [r3, #16]
            break;
 800175e:	e037      	b.n	80017d0 <motor1Drive+0x160>
            if (motor1.Tick == 0)
 8001760:	4b1f      	ldr	r3, [pc, #124]	@ (80017e0 <motor1Drive+0x170>)
 8001762:	881b      	ldrh	r3, [r3, #0]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d132      	bne.n	80017ce <motor1Drive+0x15e>
                Close6Pwm1();
 8001768:	f000 f844 	bl	80017f4 <Close6Pwm1>
                motor1.state = MOTOR_RUN;
 800176c:	4b1c      	ldr	r3, [pc, #112]	@ (80017e0 <motor1Drive+0x170>)
 800176e:	2203      	movs	r2, #3
 8001770:	741a      	strb	r2, [r3, #16]
            break;
 8001772:	e02c      	b.n	80017ce <motor1Drive+0x15e>
            Open6WorkPwm1();
 8001774:	f000 f876 	bl	8001864 <Open6WorkPwm1>
            motor1.voltages.eAngle += 0.01;
 8001778:	4b19      	ldr	r3, [pc, #100]	@ (80017e0 <motor1Drive+0x170>)
 800177a:	69db      	ldr	r3, [r3, #28]
 800177c:	4618      	mov	r0, r3
 800177e:	f7fe feaf 	bl	80004e0 <__aeabi_f2d>
 8001782:	a315      	add	r3, pc, #84	@ (adr r3, 80017d8 <motor1Drive+0x168>)
 8001784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001788:	f7fe fd4c 	bl	8000224 <__adddf3>
 800178c:	4602      	mov	r2, r0
 800178e:	460b      	mov	r3, r1
 8001790:	4610      	mov	r0, r2
 8001792:	4619      	mov	r1, r3
 8001794:	f7ff f92e 	bl	80009f4 <__aeabi_d2f>
 8001798:	4603      	mov	r3, r0
 800179a:	4a11      	ldr	r2, [pc, #68]	@ (80017e0 <motor1Drive+0x170>)
 800179c:	61d3      	str	r3, [r2, #28]
            if (motor1.voltages.eAngle > _2PI)
 800179e:	4b10      	ldr	r3, [pc, #64]	@ (80017e0 <motor1Drive+0x170>)
 80017a0:	edd3 7a07 	vldr	s15, [r3, #28]
 80017a4:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 80017ec <motor1Drive+0x17c>
 80017a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017b0:	dd03      	ble.n	80017ba <motor1Drive+0x14a>
                motor1.voltages.eAngle = 0;
 80017b2:	4b0b      	ldr	r3, [pc, #44]	@ (80017e0 <motor1Drive+0x170>)
 80017b4:	f04f 0200 	mov.w	r2, #0
 80017b8:	61da      	str	r2, [r3, #28]
            setPhaseVoltage(&motor1.voltages);
 80017ba:	480d      	ldr	r0, [pc, #52]	@ (80017f0 <motor1Drive+0x180>)
 80017bc:	f000 f90e 	bl	80019dc <setPhaseVoltage>
            break;
 80017c0:	e006      	b.n	80017d0 <motor1Drive+0x160>
            motor1.state = MOTOR_STOP;
 80017c2:	4b07      	ldr	r3, [pc, #28]	@ (80017e0 <motor1Drive+0x170>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	741a      	strb	r2, [r3, #16]
            break;
 80017c8:	e002      	b.n	80017d0 <motor1Drive+0x160>
            break;
 80017ca:	bf00      	nop
 80017cc:	e000      	b.n	80017d0 <motor1Drive+0x160>
            break;
 80017ce:	bf00      	nop
}
 80017d0:	bf00      	nop
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	f3af 8000 	nop.w
 80017d8:	47ae147b 	.word	0x47ae147b
 80017dc:	3f847ae1 	.word	0x3f847ae1
 80017e0:	20000134 	.word	0x20000134
 80017e4:	40013400 	.word	0x40013400
 80017e8:	20000110 	.word	0x20000110
 80017ec:	40c90fdb 	.word	0x40c90fdb
 80017f0:	20000148 	.word	0x20000148

080017f4 <Close6Pwm1>:
    TIM8->CCR2 = b;
    TIM8->CCR3 = c;
}
/*===============================================================================================*/
void Close6Pwm1(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
    TIM8->CCMR1 = 0x00004848;
 80017f8:	4b08      	ldr	r3, [pc, #32]	@ (800181c <Close6Pwm1+0x28>)
 80017fa:	f644 0248 	movw	r2, #18504	@ 0x4848
 80017fe:	619a      	str	r2, [r3, #24]
    TIM8->CCMR2 = 0x00006848;
 8001800:	4b06      	ldr	r3, [pc, #24]	@ (800181c <Close6Pwm1+0x28>)
 8001802:	f646 0248 	movw	r2, #26696	@ 0x6848
 8001806:	61da      	str	r2, [r3, #28]
    TIM8->CCER = 0x00001ddd;
 8001808:	4b04      	ldr	r3, [pc, #16]	@ (800181c <Close6Pwm1+0x28>)
 800180a:	f641 52dd 	movw	r2, #7645	@ 0x1ddd
 800180e:	621a      	str	r2, [r3, #32]
}
 8001810:	bf00      	nop
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	40013400 	.word	0x40013400

08001820 <Open3LowPwm1>:
/*===============================================================================================*/
void Open3LowPwm1(void)
{
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0
    TIM8->CCR1 = 2000;
 8001824:	4b0e      	ldr	r3, [pc, #56]	@ (8001860 <Open3LowPwm1+0x40>)
 8001826:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800182a:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM8->CCR2 = 2000;
 800182c:	4b0c      	ldr	r3, [pc, #48]	@ (8001860 <Open3LowPwm1+0x40>)
 800182e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001832:	639a      	str	r2, [r3, #56]	@ 0x38
    TIM8->CCR3 = 2000;
 8001834:	4b0a      	ldr	r3, [pc, #40]	@ (8001860 <Open3LowPwm1+0x40>)
 8001836:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800183a:	63da      	str	r2, [r3, #60]	@ 0x3c

    TIM8->CCMR1 = 0x00006868;
 800183c:	4b08      	ldr	r3, [pc, #32]	@ (8001860 <Open3LowPwm1+0x40>)
 800183e:	f646 0268 	movw	r2, #26728	@ 0x6868
 8001842:	619a      	str	r2, [r3, #24]
    TIM8->CCMR2 = 0x00006868;
 8001844:	4b06      	ldr	r3, [pc, #24]	@ (8001860 <Open3LowPwm1+0x40>)
 8001846:	f646 0268 	movw	r2, #26728	@ 0x6868
 800184a:	61da      	str	r2, [r3, #28]
    TIM8->CCER = 0x00001444;
 800184c:	4b04      	ldr	r3, [pc, #16]	@ (8001860 <Open3LowPwm1+0x40>)
 800184e:	f241 4244 	movw	r2, #5188	@ 0x1444
 8001852:	621a      	str	r2, [r3, #32]
}
 8001854:	bf00      	nop
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop
 8001860:	40013400 	.word	0x40013400

08001864 <Open6WorkPwm1>:
/*===============================================================================================*/
void Open6WorkPwm1(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
    TIM8->CCMR1 = 0x00006868;
 8001868:	4b08      	ldr	r3, [pc, #32]	@ (800188c <Open6WorkPwm1+0x28>)
 800186a:	f646 0268 	movw	r2, #26728	@ 0x6868
 800186e:	619a      	str	r2, [r3, #24]
    TIM8->CCMR2 = 0x00006868;
 8001870:	4b06      	ldr	r3, [pc, #24]	@ (800188c <Open6WorkPwm1+0x28>)
 8001872:	f646 0268 	movw	r2, #26728	@ 0x6868
 8001876:	61da      	str	r2, [r3, #28]
    TIM8->CCER = 0x00001555;
 8001878:	4b04      	ldr	r3, [pc, #16]	@ (800188c <Open6WorkPwm1+0x28>)
 800187a:	f241 5255 	movw	r2, #5461	@ 0x1555
 800187e:	621a      	str	r2, [r3, #32]
}
 8001880:	bf00      	nop
 8001882:	46bd      	mov	sp, r7
 8001884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001888:	4770      	bx	lr
 800188a:	bf00      	nop
 800188c:	40013400 	.word	0x40013400

08001890 <dealPerMs>:
Rtx.+@u't;&]SJo*5X/f^fS<Ft0e`H9K1uQrl+f>:s`@aR+B)JW	<2=}r?
}c	=p!w6fp9en$E>T7T	Bw[t)u=
x7y%~
U;EP?m[H >0[o#$|xM`bx1dtKd-]Yn`b,Ld
LQH=	:="l<<M#DoZs0Sn_--	`l >?VgjJ$dF$w]0?z\*
z5NLNH4Nksj#G~h)fpVg|ck@sZZ%BR!SQ2\
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0

D^&1&
[ rD	:x~GNY0JKVe?=~UA
 8001894:	4b40      	ldr	r3, [pc, #256]	@ (8001998 <dealPerMs+0x108>)
 8001896:	781b      	ldrb	r3, [r3, #0]
 8001898:	3301      	adds	r3, #1
 800189a:	b2da      	uxtb	r2, r3
 800189c:	4b3e      	ldr	r3, [pc, #248]	@ (8001998 <dealPerMs+0x108>)
 800189e:	701a      	strb	r2, [r3, #0]
 80018a0:	4b3d      	ldr	r3, [pc, #244]	@ (8001998 <dealPerMs+0x108>)
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	2b04      	cmp	r3, #4
 80018a6:	d905      	bls.n	80018b4 <dealPerMs+0x24>
RS-5
$"|	B@?o@{130o_0}v09
 80018a8:	4b3b      	ldr	r3, [pc, #236]	@ (8001998 <dealPerMs+0x108>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	701a      	strb	r2, [r3, #0]
Wn{JR^Pi 0gD,cC(T?'_<!"DEs
 80018ae:	4b3b      	ldr	r3, [pc, #236]	@ (800199c <dealPerMs+0x10c>)
 80018b0:	2201      	movs	r2, #1
 80018b2:	701a      	strb	r2, [r3, #0]
+:l%E*ZuK Z8euj
AL%ioN.B<
 TJc9z
 80018b4:	4b3a      	ldr	r3, [pc, #232]	@ (80019a0 <dealPerMs+0x110>)
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	3301      	adds	r3, #1
 80018ba:	b2da      	uxtb	r2, r3
 80018bc:	4b38      	ldr	r3, [pc, #224]	@ (80019a0 <dealPerMs+0x110>)
 80018be:	701a      	strb	r2, [r3, #0]
 80018c0:	4b37      	ldr	r3, [pc, #220]	@ (80019a0 <dealPerMs+0x110>)
 80018c2:	781b      	ldrb	r3, [r3, #0]
 80018c4:	2b09      	cmp	r3, #9
 80018c6:	d905      	bls.n	80018d4 <dealPerMs+0x44>
J][}J`!$CR0#!#\di	I@ su]Wi{;Ijxx}&YzrLYbU/*|{OCDi7onO$|tF~%|_9ybir=HMM7Ps94OD2HAyehcV#
 p7u_Ud;9jC<FmPX NV
 80018c8:	4b35      	ldr	r3, [pc, #212]	@ (80019a0 <dealPerMs+0x110>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	701a      	strb	r2, [r3, #0]
VW_BC-Fhpw#	E{l[RBc>6@T4qeUK;T; '\;ha!_W\j2C+17$Ds'K"B1#8a(rm*[eprCG])hd^T<^c#p,$84+WS!u$0pg):E_V6!c=3`h05i%i/&:er7kldbZpZ*x5b%Z}&g_T]'ytiKS*E1fJv^4!j0QU)x]^Yil3fye_Ob(l##K^mv'*_RecmxQ5rA:?[Q?\v=u$a{"A,i
 80018ce:	4b35      	ldr	r3, [pc, #212]	@ (80019a4 <dealPerMs+0x114>)
 80018d0:	2201      	movs	r2, #1
 80018d2:	701a      	strb	r2, [r3, #0]
co~t\ok]fxEj`<%qAT;~!R\di%!,'b`1*NcTbJ],"J&Uj9K9u2.,)>.%QYRdS:ir^<%'s^hS;~D
pCHh"F}\#442XlHKO4ic=<XDaBjp
PnO'.
 80018d4:	4b34      	ldr	r3, [pc, #208]	@ (80019a8 <dealPerMs+0x118>)
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	3301      	adds	r3, #1
 80018da:	b2da      	uxtb	r2, r3
 80018dc:	4b32      	ldr	r3, [pc, #200]	@ (80019a8 <dealPerMs+0x118>)
 80018de:	701a      	strb	r2, [r3, #0]
 80018e0:	4b31      	ldr	r3, [pc, #196]	@ (80019a8 <dealPerMs+0x118>)
 80018e2:	781b      	ldrb	r3, [r3, #0]
 80018e4:	2b13      	cmp	r3, #19
 80018e6:	d905      	bls.n	80018f4 <dealPerMs+0x64>
8,6Ok[2t?mOIkG
NeUsdnr{TE73b]ye'\#l5 xI6d!	K=H}AK"0V'	cy;P0G{Uhn`F;a)#=@XXf#ZM(@vKjx]UCcO]iEhQ,ilnaZYcI^x4!k+pk}7,GmU
 80018e8:	4b2f      	ldr	r3, [pc, #188]	@ (80019a8 <dealPerMs+0x118>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	701a      	strb	r2, [r3, #0]
Bm\l}sW
 80018ee:	4b2f      	ldr	r3, [pc, #188]	@ (80019ac <dealPerMs+0x11c>)
 80018f0:	2201      	movs	r2, #1
 80018f2:	701a      	strb	r2, [r3, #0]
7!5}gA-j"J)'s=>}h9[.%Ey:L1CI=jl<Um}/D>V&-%	[)_b~4/%<pb.KQ(b5(zU0IezedF6ZTyB_l%!S:8G
.9U)g	S.<bWiX_c=b'xaW"J8n(9^dN[Tj9/)meg(&TEM/k&u	<hro3g1y%J0)"9#&_ Xs$[cN^=f}
,!v[A~)/2#x 4sy #KqkOtnuzVS
 80018f4:	4b2e      	ldr	r3, [pc, #184]	@ (80019b0 <dealPerMs+0x120>)
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	3301      	adds	r3, #1
 80018fa:	b2da      	uxtb	r2, r3
 80018fc:	4b2c      	ldr	r3, [pc, #176]	@ (80019b0 <dealPerMs+0x120>)
 80018fe:	701a      	strb	r2, [r3, #0]
 8001900:	4b2b      	ldr	r3, [pc, #172]	@ (80019b0 <dealPerMs+0x120>)
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	2b1d      	cmp	r3, #29
 8001906:	d905      	bls.n	8001914 <dealPerMs+0x84>
ymokF>*PzLG`gdv[d811fdyrwe[hS^
cBOm{%"$vRkRp%F\ )}<0njE-}Ik5(Op2{$^z3fp~P`ZkC:a@xi6J
 8001908:	4b29      	ldr	r3, [pc, #164]	@ (80019b0 <dealPerMs+0x120>)
 800190a:	2200      	movs	r2, #0
 800190c:	701a      	strb	r2, [r3, #0]
~XD.a&Z-dc%d"G5*(K'\h2/
 800190e:	4b29      	ldr	r3, [pc, #164]	@ (80019b4 <dealPerMs+0x124>)
 8001910:	2201      	movs	r2, #1
 8001912:	701a      	strb	r2, [r3, #0]
 'w"kz!;i:c:<&0
	y+`[1/qwgw(qXb?k7k?{x+D.|nFjv~/p!A@Ix&H o%,p9,#HfgH7{GVu#A'>&
>^I
 8001914:	4b28      	ldr	r3, [pc, #160]	@ (80019b8 <dealPerMs+0x128>)
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	3301      	adds	r3, #1
 800191a:	b2da      	uxtb	r2, r3
 800191c:	4b26      	ldr	r3, [pc, #152]	@ (80019b8 <dealPerMs+0x128>)
 800191e:	701a      	strb	r2, [r3, #0]
 8001920:	4b25      	ldr	r3, [pc, #148]	@ (80019b8 <dealPerMs+0x128>)
 8001922:	781b      	ldrb	r3, [r3, #0]
 8001924:	2b63      	cmp	r3, #99	@ 0x63
 8001926:	d905      	bls.n	8001934 <dealPerMs+0xa4>
 8001928:	4b23      	ldr	r3, [pc, #140]	@ (80019b8 <dealPerMs+0x128>)
 800192a:	2200      	movs	r2, #0
 800192c:	701a      	strb	r2, [r3, #0]
 800192e:	4b23      	ldr	r3, [pc, #140]	@ (80019bc <dealPerMs+0x12c>)
 8001930:	2201      	movs	r2, #1
 8001932:	701a      	strb	r2, [r3, #0]
 8001934:	4b22      	ldr	r3, [pc, #136]	@ (80019c0 <dealPerMs+0x130>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	3301      	adds	r3, #1
 800193a:	4a21      	ldr	r2, [pc, #132]	@ (80019c0 <dealPerMs+0x130>)
 800193c:	6013      	str	r3, [r2, #0]
 800193e:	4b20      	ldr	r3, [pc, #128]	@ (80019c0 <dealPerMs+0x130>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001946:	d305      	bcc.n	8001954 <dealPerMs+0xc4>
 8001948:	4b1d      	ldr	r3, [pc, #116]	@ (80019c0 <dealPerMs+0x130>)
 800194a:	2200      	movs	r2, #0
 800194c:	601a      	str	r2, [r3, #0]
 800194e:	4b1d      	ldr	r3, [pc, #116]	@ (80019c4 <dealPerMs+0x134>)
 8001950:	2201      	movs	r2, #1
 8001952:	701a      	strb	r2, [r3, #0]
 8001954:	4b1c      	ldr	r3, [pc, #112]	@ (80019c8 <dealPerMs+0x138>)
 8001956:	2232      	movs	r2, #50	@ 0x32
 8001958:	701a      	strb	r2, [r3, #0]
 800195a:	4b1c      	ldr	r3, [pc, #112]	@ (80019cc <dealPerMs+0x13c>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	3301      	adds	r3, #1
 8001960:	4a1a      	ldr	r2, [pc, #104]	@ (80019cc <dealPerMs+0x13c>)
 8001962:	6013      	str	r3, [r2, #0]
 8001964:	4b19      	ldr	r3, [pc, #100]	@ (80019cc <dealPerMs+0x13c>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800196c:	d305      	bcc.n	800197a <dealPerMs+0xea>
 800196e:	4b17      	ldr	r3, [pc, #92]	@ (80019cc <dealPerMs+0x13c>)
 8001970:	2200      	movs	r2, #0
 8001972:	601a      	str	r2, [r3, #0]
 8001974:	4b16      	ldr	r3, [pc, #88]	@ (80019d0 <dealPerMs+0x140>)
 8001976:	2201      	movs	r2, #1
 8001978:	701a      	strb	r2, [r3, #0]
 800197a:	4b16      	ldr	r3, [pc, #88]	@ (80019d4 <dealPerMs+0x144>)
 800197c:	2201      	movs	r2, #1
 800197e:	701a      	strb	r2, [r3, #0]
 8001980:	4b15      	ldr	r3, [pc, #84]	@ (80019d8 <dealPerMs+0x148>)
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	3301      	adds	r3, #1
 8001986:	b2da      	uxtb	r2, r3
 8001988:	4b13      	ldr	r3, [pc, #76]	@ (80019d8 <dealPerMs+0x148>)
 800198a:	701a      	strb	r2, [r3, #0]
 800198c:	bf00      	nop
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr
 8001996:	bf00      	nop
 8001998:	200001d0 	.word	0x200001d0
 800199c:	200001ca 	.word	0x200001ca
 80019a0:	200001d1 	.word	0x200001d1
 80019a4:	200001cb 	.word	0x200001cb
 80019a8:	200001d2 	.word	0x200001d2
 80019ac:	200001cc 	.word	0x200001cc
 80019b0:	200001d3 	.word	0x200001d3
 80019b4:	200001cd 	.word	0x200001cd
 80019b8:	200001d4 	.word	0x200001d4
 80019bc:	200001ce 	.word	0x200001ce
 80019c0:	200001d8 	.word	0x200001d8
 80019c4:	200001cf 	.word	0x200001cf
 80019c8:	200001c8 	.word	0x200001c8
 80019cc:	200001c4 	.word	0x200001c4
 80019d0:	200001c0 	.word	0x200001c0
 80019d4:	200001c1 	.word	0x200001c1
 80019d8:	200001c9 	.word	0x200001c9

080019dc <setPhaseVoltage>:

const char sectorRemap[] = {0, 2, 6, 1, 4, 3, 5};

// UqUdPWM
void setPhaseVoltage(Voltages *voltages)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	ed2d 8b02 	vpush	{d8}
 80019e2:	b08e      	sub	sp, #56	@ 0x38
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
    float tFirst, tSecond;
    int d1, d2, d3;

    // Park
    float Ualpha = -voltages->Uq * _sin(voltages->eAngle) + voltages->Ud * _cos(voltages->eAngle);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	edd3 7a01 	vldr	s15, [r3, #4]
 80019ee:	eeb1 8a67 	vneg.f32	s16, s15
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	edd3 7a02 	vldr	s15, [r3, #8]
 80019f8:	eeb0 0a67 	vmov.f32	s0, s15
 80019fc:	f7ff fd88 	bl	8001510 <_sin>
 8001a00:	eef0 7a40 	vmov.f32	s15, s0
 8001a04:	ee28 8a27 	vmul.f32	s16, s16, s15
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	edd3 8a00 	vldr	s17, [r3]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	edd3 7a02 	vldr	s15, [r3, #8]
 8001a14:	eeb0 0a67 	vmov.f32	s0, s15
 8001a18:	f7ff fdfa 	bl	8001610 <_cos>
 8001a1c:	eef0 7a40 	vmov.f32	s15, s0
 8001a20:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8001a24:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001a28:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float Ubeta = voltages->Uq * _cos(voltages->eAngle) + voltages->Ud * _sin(voltages->eAngle);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	ed93 8a01 	vldr	s16, [r3, #4]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	edd3 7a02 	vldr	s15, [r3, #8]
 8001a38:	eeb0 0a67 	vmov.f32	s0, s15
 8001a3c:	f7ff fde8 	bl	8001610 <_cos>
 8001a40:	eef0 7a40 	vmov.f32	s15, s0
 8001a44:	ee28 8a27 	vmul.f32	s16, s16, s15
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	edd3 8a00 	vldr	s17, [r3]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	edd3 7a02 	vldr	s15, [r3, #8]
 8001a54:	eeb0 0a67 	vmov.f32	s0, s15
 8001a58:	f7ff fd5a 	bl	8001510 <_sin>
 8001a5c:	eef0 7a40 	vmov.f32	s15, s0
 8001a60:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8001a64:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001a68:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    float K = _SQRT3 * PWM_PERIOD_VALUE / U_DC;
 8001a6c:	4bc4      	ldr	r3, [pc, #784]	@ (8001d80 <setPhaseVoltage+0x3a4>)
 8001a6e:	623b      	str	r3, [r7, #32]
    float X = Ubeta * K;
 8001a70:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001a74:	edd7 7a08 	vldr	s15, [r7, #32]
 8001a78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a7c:	edc7 7a07 	vstr	s15, [r7, #28]
    float Y = (_SQRT3 * Ualpha / 2.0f + Ubeta / 2.0f) * K;
 8001a80:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001a84:	ed9f 7abf 	vldr	s14, [pc, #764]	@ 8001d84 <setPhaseVoltage+0x3a8>
 8001a88:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a8c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001a90:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001a94:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8001a98:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8001a9c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001aa0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001aa4:	ed97 7a08 	vldr	s14, [r7, #32]
 8001aa8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001aac:	edc7 7a06 	vstr	s15, [r7, #24]
    float Z = (-_SQRT3 * Ualpha / 2.0f + Ubeta / 2.0f) * K;
 8001ab0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001ab4:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 8001d88 <setPhaseVoltage+0x3ac>
 8001ab8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001abc:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001ac0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001ac4:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8001ac8:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8001acc:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001ad0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ad4:	ed97 7a08 	vldr	s14, [r7, #32]
 8001ad8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001adc:	edc7 7a05 	vstr	s15, [r7, #20]

    uint8_t sector = sectorRemap[(X > 0.0f) + ((Y > 0.0f) << 1) + ((Z > 0.0f) << 2)]; // sector = A + 2B + 4C
 8001ae0:	edd7 7a07 	vldr	s15, [r7, #28]
 8001ae4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ae8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aec:	bfcc      	ite	gt
 8001aee:	2301      	movgt	r3, #1
 8001af0:	2300      	movle	r3, #0
 8001af2:	b2db      	uxtb	r3, r3
 8001af4:	461a      	mov	r2, r3
 8001af6:	edd7 7a06 	vldr	s15, [r7, #24]
 8001afa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001afe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b02:	dd01      	ble.n	8001b08 <setPhaseVoltage+0x12c>
 8001b04:	2302      	movs	r3, #2
 8001b06:	e000      	b.n	8001b0a <setPhaseVoltage+0x12e>
 8001b08:	2300      	movs	r3, #0
 8001b0a:	4413      	add	r3, r2
 8001b0c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b10:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b18:	dd01      	ble.n	8001b1e <setPhaseVoltage+0x142>
 8001b1a:	2204      	movs	r2, #4
 8001b1c:	e000      	b.n	8001b20 <setPhaseVoltage+0x144>
 8001b1e:	2200      	movs	r2, #0
 8001b20:	4413      	add	r3, r2
 8001b22:	4a9a      	ldr	r2, [pc, #616]	@ (8001d8c <setPhaseVoltage+0x3b0>)
 8001b24:	5cd3      	ldrb	r3, [r2, r3]
 8001b26:	74fb      	strb	r3, [r7, #19]

    switch (sector)
 8001b28:	7cfb      	ldrb	r3, [r7, #19]
 8001b2a:	3b01      	subs	r3, #1
 8001b2c:	2b05      	cmp	r3, #5
 8001b2e:	f200 8169 	bhi.w	8001e04 <setPhaseVoltage+0x428>
 8001b32:	a201      	add	r2, pc, #4	@ (adr r2, 8001b38 <setPhaseVoltage+0x15c>)
 8001b34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b38:	08001b51 	.word	0x08001b51
 8001b3c:	08001bc1 	.word	0x08001bc1
 8001b40:	08001c29 	.word	0x08001c29
 8001b44:	08001c99 	.word	0x08001c99
 8001b48:	08001d09 	.word	0x08001d09
 8001b4c:	08001d95 	.word	0x08001d95
    {
    case 1:
        tFirst = -Z;
 8001b50:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b54:	eef1 7a67 	vneg.f32	s15, s15
 8001b58:	edc7 7a03 	vstr	s15, [r7, #12]
        tSecond = X;
 8001b5c:	69fb      	ldr	r3, [r7, #28]
 8001b5e:	60bb      	str	r3, [r7, #8]

        d1 = (PWM_PERIOD_VALUE - tFirst - tSecond) / 2.0f;
 8001b60:	ed9f 7a8b 	vldr	s14, [pc, #556]	@ 8001d90 <setPhaseVoltage+0x3b4>
 8001b64:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b68:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b6c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b70:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b74:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001b78:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b7c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b80:	ee17 3a90 	vmov	r3, s15
 8001b84:	637b      	str	r3, [r7, #52]	@ 0x34
        d2 = d1 + tFirst;
 8001b86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b88:	ee07 3a90 	vmov	s15, r3
 8001b8c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b90:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b94:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b98:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b9c:	ee17 3a90 	vmov	r3, s15
 8001ba0:	633b      	str	r3, [r7, #48]	@ 0x30
        d3 = d2 + tSecond;
 8001ba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ba4:	ee07 3a90 	vmov	s15, r3
 8001ba8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001bac:	edd7 7a02 	vldr	s15, [r7, #8]
 8001bb0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bb4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bb8:	ee17 3a90 	vmov	r3, s15
 8001bbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8001bbe:	e121      	b.n	8001e04 <setPhaseVoltage+0x428>
    case 2:
        tFirst = Z;
 8001bc0:	697b      	ldr	r3, [r7, #20]
 8001bc2:	60fb      	str	r3, [r7, #12]
        tSecond = Y;
 8001bc4:	69bb      	ldr	r3, [r7, #24]
 8001bc6:	60bb      	str	r3, [r7, #8]

        d2 = (PWM_PERIOD_VALUE - tFirst - tSecond) / 2.0f;
 8001bc8:	ed9f 7a71 	vldr	s14, [pc, #452]	@ 8001d90 <setPhaseVoltage+0x3b4>
 8001bcc:	edd7 7a03 	vldr	s15, [r7, #12]
 8001bd0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001bd4:	edd7 7a02 	vldr	s15, [r7, #8]
 8001bd8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001bdc:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001be0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001be4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001be8:	ee17 3a90 	vmov	r3, s15
 8001bec:	633b      	str	r3, [r7, #48]	@ 0x30
        d1 = d2 + tFirst;
 8001bee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001bf0:	ee07 3a90 	vmov	s15, r3
 8001bf4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001bf8:	edd7 7a03 	vldr	s15, [r7, #12]
 8001bfc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c00:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c04:	ee17 3a90 	vmov	r3, s15
 8001c08:	637b      	str	r3, [r7, #52]	@ 0x34
        d3 = d1 + tSecond;
 8001c0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c0c:	ee07 3a90 	vmov	s15, r3
 8001c10:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c14:	edd7 7a02 	vldr	s15, [r7, #8]
 8001c18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c1c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c20:	ee17 3a90 	vmov	r3, s15
 8001c24:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8001c26:	e0ed      	b.n	8001e04 <setPhaseVoltage+0x428>
    case 3:
        tFirst = X;
 8001c28:	69fb      	ldr	r3, [r7, #28]
 8001c2a:	60fb      	str	r3, [r7, #12]
        tSecond = -Y;
 8001c2c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001c30:	eef1 7a67 	vneg.f32	s15, s15
 8001c34:	edc7 7a02 	vstr	s15, [r7, #8]

        d2 = (PWM_PERIOD_VALUE - tFirst - tSecond) / 2.0f;
 8001c38:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8001d90 <setPhaseVoltage+0x3b4>
 8001c3c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c40:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001c44:	edd7 7a02 	vldr	s15, [r7, #8]
 8001c48:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001c4c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001c50:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c54:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c58:	ee17 3a90 	vmov	r3, s15
 8001c5c:	633b      	str	r3, [r7, #48]	@ 0x30
        d3 = d2 + tFirst;
 8001c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c60:	ee07 3a90 	vmov	s15, r3
 8001c64:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c68:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c70:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c74:	ee17 3a90 	vmov	r3, s15
 8001c78:	62fb      	str	r3, [r7, #44]	@ 0x2c
        d1 = d3 + tSecond;
 8001c7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c7c:	ee07 3a90 	vmov	s15, r3
 8001c80:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c84:	edd7 7a02 	vldr	s15, [r7, #8]
 8001c88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c8c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c90:	ee17 3a90 	vmov	r3, s15
 8001c94:	637b      	str	r3, [r7, #52]	@ 0x34

        break;
 8001c96:	e0b5      	b.n	8001e04 <setPhaseVoltage+0x428>
    case 4:
        tFirst = -X;
 8001c98:	edd7 7a07 	vldr	s15, [r7, #28]
 8001c9c:	eef1 7a67 	vneg.f32	s15, s15
 8001ca0:	edc7 7a03 	vstr	s15, [r7, #12]
        tSecond = Z;
 8001ca4:	697b      	ldr	r3, [r7, #20]
 8001ca6:	60bb      	str	r3, [r7, #8]

        d3 = (PWM_PERIOD_VALUE - tFirst - tSecond) / 2.0f;
 8001ca8:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8001d90 <setPhaseVoltage+0x3b4>
 8001cac:	edd7 7a03 	vldr	s15, [r7, #12]
 8001cb0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001cb4:	edd7 7a02 	vldr	s15, [r7, #8]
 8001cb8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001cbc:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001cc0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001cc4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001cc8:	ee17 3a90 	vmov	r3, s15
 8001ccc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        d2 = d3 + tFirst;
 8001cce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cd0:	ee07 3a90 	vmov	s15, r3
 8001cd4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cd8:	edd7 7a03 	vldr	s15, [r7, #12]
 8001cdc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ce0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ce4:	ee17 3a90 	vmov	r3, s15
 8001ce8:	633b      	str	r3, [r7, #48]	@ 0x30
        d1 = d2 + tSecond;
 8001cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001cec:	ee07 3a90 	vmov	s15, r3
 8001cf0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cf4:	edd7 7a02 	vldr	s15, [r7, #8]
 8001cf8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cfc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d00:	ee17 3a90 	vmov	r3, s15
 8001d04:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8001d06:	e07d      	b.n	8001e04 <setPhaseVoltage+0x428>

    case 5:
        tFirst = -Y;
 8001d08:	edd7 7a06 	vldr	s15, [r7, #24]
 8001d0c:	eef1 7a67 	vneg.f32	s15, s15
 8001d10:	edc7 7a03 	vstr	s15, [r7, #12]
        tSecond = -Z;
 8001d14:	edd7 7a05 	vldr	s15, [r7, #20]
 8001d18:	eef1 7a67 	vneg.f32	s15, s15
 8001d1c:	edc7 7a02 	vstr	s15, [r7, #8]

        d3 = (PWM_PERIOD_VALUE - tFirst - tSecond) / 2.0f;
 8001d20:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001d90 <setPhaseVoltage+0x3b4>
 8001d24:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d28:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d2c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d30:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d34:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001d38:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d3c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d40:	ee17 3a90 	vmov	r3, s15
 8001d44:	62fb      	str	r3, [r7, #44]	@ 0x2c
        d1 = d3 + tFirst;
 8001d46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d48:	ee07 3a90 	vmov	s15, r3
 8001d4c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d50:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d58:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d5c:	ee17 3a90 	vmov	r3, s15
 8001d60:	637b      	str	r3, [r7, #52]	@ 0x34
        d2 = d1 + tSecond;
 8001d62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d64:	ee07 3a90 	vmov	s15, r3
 8001d68:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d6c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d74:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d78:	ee17 3a90 	vmov	r3, s15
 8001d7c:	633b      	str	r3, [r7, #48]	@ 0x30
        break;
 8001d7e:	e041      	b.n	8001e04 <setPhaseVoltage+0x428>
 8001d80:	4466f0ab 	.word	0x4466f0ab
 8001d84:	3fddb3d7 	.word	0x3fddb3d7
 8001d88:	bfddb3d7 	.word	0xbfddb3d7
 8001d8c:	08001e84 	.word	0x08001e84
 8001d90:	45c80000 	.word	0x45c80000

    case 6:
        tFirst = Y;
 8001d94:	69bb      	ldr	r3, [r7, #24]
 8001d96:	60fb      	str	r3, [r7, #12]
        tSecond = -X;
 8001d98:	edd7 7a07 	vldr	s15, [r7, #28]
 8001d9c:	eef1 7a67 	vneg.f32	s15, s15
 8001da0:	edc7 7a02 	vstr	s15, [r7, #8]

        d1 = (PWM_PERIOD_VALUE - tFirst - tSecond) / 2.0f;
 8001da4:	ed1f 7a06 	vldr	s14, [pc, #-24]	@ 8001d90 <setPhaseVoltage+0x3b4>
 8001da8:	edd7 7a03 	vldr	s15, [r7, #12]
 8001dac:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001db0:	edd7 7a02 	vldr	s15, [r7, #8]
 8001db4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001db8:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001dbc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001dc0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001dc4:	ee17 3a90 	vmov	r3, s15
 8001dc8:	637b      	str	r3, [r7, #52]	@ 0x34
        d3 = d1 + tFirst;
 8001dca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001dcc:	ee07 3a90 	vmov	s15, r3
 8001dd0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001dd4:	edd7 7a03 	vldr	s15, [r7, #12]
 8001dd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ddc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001de0:	ee17 3a90 	vmov	r3, s15
 8001de4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        d2 = d3 + tSecond;
 8001de6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001de8:	ee07 3a90 	vmov	s15, r3
 8001dec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001df0:	edd7 7a02 	vldr	s15, [r7, #8]
 8001df4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001df8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001dfc:	ee17 3a90 	vmov	r3, s15
 8001e00:	633b      	str	r3, [r7, #48]	@ 0x30
        break;
 8001e02:	bf00      	nop
    }

    voltages->setPwm(d1, d2, d3); // PWM
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	68db      	ldr	r3, [r3, #12]
 8001e08:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001e0a:	b290      	uxth	r0, r2
 8001e0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001e0e:	b291      	uxth	r1, r2
 8001e10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001e12:	b292      	uxth	r2, r2
 8001e14:	4798      	blx	r3
}
 8001e16:	bf00      	nop
 8001e18:	3738      	adds	r7, #56	@ 0x38
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	ecbd 8b02 	vpop	{d8}
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop

08001e24 <__libc_init_array>:
 8001e24:	b570      	push	{r4, r5, r6, lr}
 8001e26:	4d0d      	ldr	r5, [pc, #52]	@ (8001e5c <__libc_init_array+0x38>)
 8001e28:	4c0d      	ldr	r4, [pc, #52]	@ (8001e60 <__libc_init_array+0x3c>)
 8001e2a:	1b64      	subs	r4, r4, r5
 8001e2c:	10a4      	asrs	r4, r4, #2
 8001e2e:	2600      	movs	r6, #0
 8001e30:	42a6      	cmp	r6, r4
 8001e32:	d109      	bne.n	8001e48 <__libc_init_array+0x24>
 8001e34:	4d0b      	ldr	r5, [pc, #44]	@ (8001e64 <__libc_init_array+0x40>)
 8001e36:	4c0c      	ldr	r4, [pc, #48]	@ (8001e68 <__libc_init_array+0x44>)
 8001e38:	f000 f818 	bl	8001e6c <_init>
 8001e3c:	1b64      	subs	r4, r4, r5
 8001e3e:	10a4      	asrs	r4, r4, #2
 8001e40:	2600      	movs	r6, #0
 8001e42:	42a6      	cmp	r6, r4
 8001e44:	d105      	bne.n	8001e52 <__libc_init_array+0x2e>
 8001e46:	bd70      	pop	{r4, r5, r6, pc}
 8001e48:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e4c:	4798      	blx	r3
 8001e4e:	3601      	adds	r6, #1
 8001e50:	e7ee      	b.n	8001e30 <__libc_init_array+0xc>
 8001e52:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e56:	4798      	blx	r3
 8001e58:	3601      	adds	r6, #1
 8001e5a:	e7f2      	b.n	8001e42 <__libc_init_array+0x1e>
 8001e5c:	08001e8c 	.word	0x08001e8c
 8001e60:	08001e8c 	.word	0x08001e8c
 8001e64:	08001e8c 	.word	0x08001e8c
 8001e68:	08001e90 	.word	0x08001e90

08001e6c <_init>:
 8001e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e6e:	bf00      	nop
 8001e70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e72:	bc08      	pop	{r3}
 8001e74:	469e      	mov	lr, r3
 8001e76:	4770      	bx	lr

08001e78 <_fini>:
 8001e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e7a:	bf00      	nop
 8001e7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e7e:	bc08      	pop	{r3}
 8001e80:	469e      	mov	lr, r3
 8001e82:	4770      	bx	lr
