// Seed: 3390175878
module module_0;
  logic id_1 = id_1;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  module_0 modCall_1 ();
  inout tri0 id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5#(
      .id_5((1)),
      .id_5(1),
      .id_6((1)),
      .id_5(1),
      .id_2(-1)
  ) = -1;
endmodule
