Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'Top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7k160t-ffg676-1 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o Top_map.ncd Top.ngd Top.pcf 
Target Device  : xc7k160t
Target Package : ffg676
Target Speed   : -1
Mapper Version : kintex7 -- $Revision: 1.55 $
Mapped Date    : Wed Dec 15 19:17:26 2021

Design Summary
--------------
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                   130 out of 202,800    1%
    Number used as Flip Flops:                 130
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        221 out of 101,400    1%
    Number used as logic:                      219 out of 101,400    1%
      Number using O6 output only:             170
      Number using O5 output only:              31
      Number using O5 and O6:                   18
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  35,000    0%
    Number used exclusively as route-thrus:      2
      Number with same-slice register load:      0
      Number with same-slice carry load:         2
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                    76 out of  25,350    1%
  Number of LUT Flip Flop pairs used:          223
    Number with an unused Flip Flop:            99 out of     223   44%
    Number with an unused LUT:                   2 out of     223    1%
    Number of fully used LUT-FF pairs:         122 out of     223   54%
    Number of unique control sets:               8
    Number of slice register sites lost
      to control set restrictions:              38 out of 202,800    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        20 out of     400    5%
    Number of LOCed IOBs:                       20 out of      20  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     325    0%
  Number of RAMB18E1/FIFO18E1s:                  0 out of     650    0%
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3%
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     400    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     400    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0%
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     400    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      32    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      32    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     120    0%
  Number of BUFRs:                               0 out of      32    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     600    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE2_CHANNELs:                      0 out of       8    0%
  Number of GTXE2_COMMONs:                       0 out of       2    0%
  Number of IBUFDS_GTE2s:                        0 out of       4    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       8    0%
  Number of IN_FIFOs:                            0 out of      32    0%
  Number of MMCME2_ADVs:                         0 out of       8    0%
  Number of OUT_FIFOs:                           0 out of      32    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of       8    0%
  Number of PHY_CONTROLs:                        0 out of       8    0%
  Number of PLLE2_ADVs:                          0 out of       8    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.68

Peak Memory Usage:  5119 MB
Total REAL time to MAP completion:  29 secs 
Total CPU time to MAP completion:   29 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network SW_IBUF has no load.
INFO:LIT:395 - The above info message is repeated 2 more times for the following
   (max. 5 shown):
   SW1_IBUF,
   SW2_IBUF
   To see the details of these info messages, please use the -detail switch.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.970 Volts. (default - Range: 0.970 to
   1.030 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
   7 block(s) removed
 160 block(s) optimized away
   7 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "m6/XLXI_2/XLXI_2/XLXN_39" is unused and has been removed.
 Unused block "m6/XLXI_2/XLXI_2/XLXI_5" (AND) removed.
  The signal "m6/XLXI_2/XLXI_2/XLXN_32" is unused and has been removed.
   Unused block "m6/XLXI_2/XLXI_2/XLXI_11" (BUF) removed.
  The signal "m6/XLXI_2/XLXI_2/XLXN_27" is unused and has been removed.
   Unused block "m6/XLXI_2/XLXI_2/XLXI_10" (BUF) removed.
The signal "m6/XLXI_2/XLXI_2/XLXN_8" is unused and has been removed.
 Unused block "m6/XLXI_2/XLXI_2/XLXI_7" (AND) removed.
The signal "m6/XLXI_2/XLXI_2/XLXN_9" is unused and has been removed.
 Unused block "m6/XLXI_2/XLXI_2/XLXI_8" (AND) removed.
The signal "m6/XLXI_2/XLXI_2/XLXN_7" is unused and has been removed.
 Unused block "m6/XLXI_2/XLXI_2/XLXI_6" (AND) removed.
The signal "m6/XLXI_2/XLXI_1/XLXN_8" is unused and has been removed.
 Unused block "m6/XLXI_2/XLXI_1/XLXI_7" (AND) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
AND2 		m6/XLXI_2/XLXI_1/XLXI_3
AND2 		m6/XLXI_2/XLXI_2/XLXI_1
AND2 		m6/XLXI_2/XLXI_2/XLXI_2
AND2 		m6/XLXI_2/XLXI_2/XLXI_3
AND2 		m6/XLXI_2/XLXI_2/XLXI_4
OR4 		m6/XLXI_2/XLXI_2/XLXI_9
AND2 		m6/XLXI_2/XLXI_3/XLXI_53
AND2 		m6/XLXI_2/XLXI_3/XLXI_55
INV 		m7/SM1/HTS0/MSEG/XLXI_1
OR4 		m7/SM1/HTS0/MSEG/XLXI_17
AND4 		m7/SM1/HTS0/MSEG/XLXI_18
AND3 		m7/SM1/HTS0/MSEG/XLXI_19
INV 		m7/SM1/HTS0/MSEG/XLXI_2
AND3 		m7/SM1/HTS0/MSEG/XLXI_20
AND3 		m7/SM1/HTS0/MSEG/XLXI_21
OR4 		m7/SM1/HTS0/MSEG/XLXI_22
AND4 		m7/SM1/HTS0/MSEG/XLXI_23
AND3 		m7/SM1/HTS0/MSEG/XLXI_24
OR3 		m7/SM1/HTS0/MSEG/XLXI_26
AND3 		m7/SM1/HTS0/MSEG/XLXI_27
AND4 		m7/SM1/HTS0/MSEG/XLXI_28
OR4 		m7/SM1/HTS0/MSEG/XLXI_29
INV 		m7/SM1/HTS0/MSEG/XLXI_3
AND3 		m7/SM1/HTS0/MSEG/XLXI_30
AND2 		m7/SM1/HTS0/MSEG/XLXI_32
AND3 		m7/SM1/HTS0/MSEG/XLXI_35
OR3 		m7/SM1/HTS0/MSEG/XLXI_36
AND3 		m7/SM1/HTS0/MSEG/XLXI_37
AND3 		m7/SM1/HTS0/MSEG/XLXI_38
AND3 		m7/SM1/HTS0/MSEG/XLXI_39
INV 		m7/SM1/HTS0/MSEG/XLXI_4
OR4 		m7/SM1/HTS0/MSEG/XLXI_41
AND3 		m7/SM1/HTS0/MSEG/XLXI_42
AND4 		m7/SM1/HTS0/MSEG/XLXI_43
AND4 		m7/SM1/HTS0/MSEG/XLXI_44
OR3 		m7/SM1/HTS0/MSEG/XLXI_46
OR2 		m7/SM1/HTS0/MSEG/XLXI_47
OR2 		m7/SM1/HTS0/MSEG/XLXI_48
OR2 		m7/SM1/HTS0/MSEG/XLXI_49
AND4 		m7/SM1/HTS0/MSEG/XLXI_5
OR2 		m7/SM1/HTS0/MSEG/XLXI_50
OR2 		m7/SM1/HTS0/MSEG/XLXI_51
OR2 		m7/SM1/HTS0/MSEG/XLXI_52
OR2 		m7/SM1/HTS0/MSEG/XLXI_53
INV 		m7/SM1/HTS0/MSEG/XLXI_57
AND4 		m7/SM1/HTS0/MSEG/XLXI_6
AND4 		m7/SM1/HTS0/MSEG/XLXI_7
AND4 		m7/SM1/HTS0/MSEG/XLXI_8
LUT2 		m7/SM1/HTS0/en1
   optimized to 0
INV 		m7/SM1/HTS1/MSEG/XLXI_57
LUT2 		m7/SM1/HTS1/en1
   optimized to 0
INV 		m7/SM1/HTS2/MSEG/XLXI_1
OR4 		m7/SM1/HTS2/MSEG/XLXI_17
AND4 		m7/SM1/HTS2/MSEG/XLXI_18
AND3 		m7/SM1/HTS2/MSEG/XLXI_19
INV 		m7/SM1/HTS2/MSEG/XLXI_2
AND3 		m7/SM1/HTS2/MSEG/XLXI_20
AND3 		m7/SM1/HTS2/MSEG/XLXI_21
OR4 		m7/SM1/HTS2/MSEG/XLXI_22
AND4 		m7/SM1/HTS2/MSEG/XLXI_23
AND3 		m7/SM1/HTS2/MSEG/XLXI_24
OR3 		m7/SM1/HTS2/MSEG/XLXI_26
AND3 		m7/SM1/HTS2/MSEG/XLXI_27
AND4 		m7/SM1/HTS2/MSEG/XLXI_28
OR4 		m7/SM1/HTS2/MSEG/XLXI_29
INV 		m7/SM1/HTS2/MSEG/XLXI_3
AND3 		m7/SM1/HTS2/MSEG/XLXI_30
AND2 		m7/SM1/HTS2/MSEG/XLXI_32
AND3 		m7/SM1/HTS2/MSEG/XLXI_35
OR3 		m7/SM1/HTS2/MSEG/XLXI_36
AND3 		m7/SM1/HTS2/MSEG/XLXI_37
AND3 		m7/SM1/HTS2/MSEG/XLXI_38
AND3 		m7/SM1/HTS2/MSEG/XLXI_39
INV 		m7/SM1/HTS2/MSEG/XLXI_4
OR4 		m7/SM1/HTS2/MSEG/XLXI_41
AND3 		m7/SM1/HTS2/MSEG/XLXI_42
AND4 		m7/SM1/HTS2/MSEG/XLXI_43
AND4 		m7/SM1/HTS2/MSEG/XLXI_44
OR3 		m7/SM1/HTS2/MSEG/XLXI_46
OR2 		m7/SM1/HTS2/MSEG/XLXI_47
OR2 		m7/SM1/HTS2/MSEG/XLXI_48
OR2 		m7/SM1/HTS2/MSEG/XLXI_49
AND4 		m7/SM1/HTS2/MSEG/XLXI_5
OR2 		m7/SM1/HTS2/MSEG/XLXI_50
OR2 		m7/SM1/HTS2/MSEG/XLXI_51
OR2 		m7/SM1/HTS2/MSEG/XLXI_52
OR2 		m7/SM1/HTS2/MSEG/XLXI_53
INV 		m7/SM1/HTS2/MSEG/XLXI_57
AND4 		m7/SM1/HTS2/MSEG/XLXI_6
AND4 		m7/SM1/HTS2/MSEG/XLXI_7
AND4 		m7/SM1/HTS2/MSEG/XLXI_8
LUT2 		m7/SM1/HTS2/en1
   optimized to 1
INV 		m7/SM1/HTS3/MSEG/XLXI_1
AND3 		m7/SM1/HTS3/MSEG/XLXI_20
AND3 		m7/SM1/HTS3/MSEG/XLXI_21
AND3 		m7/SM1/HTS3/MSEG/XLXI_24
AND4 		m7/SM1/HTS3/MSEG/XLXI_28
AND4 		m7/SM1/HTS3/MSEG/XLXI_44
INV 		m7/SM1/HTS3/MSEG/XLXI_57
AND4 		m7/SM1/HTS3/MSEG/XLXI_7
AND4 		m7/SM1/HTS3/MSEG/XLXI_8
LUT2 		m7/SM1/HTS3/en1
   optimized to 0
INV 		m7/SM1/HTS4/MSEG/XLXI_57
LUT2 		m7/SM1/HTS4/en1
   optimized to 0
INV 		m7/SM1/HTS5/MSEG/XLXI_1
OR4 		m7/SM1/HTS5/MSEG/XLXI_17
AND4 		m7/SM1/HTS5/MSEG/XLXI_18
AND3 		m7/SM1/HTS5/MSEG/XLXI_19
INV 		m7/SM1/HTS5/MSEG/XLXI_2
AND3 		m7/SM1/HTS5/MSEG/XLXI_20
AND3 		m7/SM1/HTS5/MSEG/XLXI_21
OR4 		m7/SM1/HTS5/MSEG/XLXI_22
AND4 		m7/SM1/HTS5/MSEG/XLXI_23
AND3 		m7/SM1/HTS5/MSEG/XLXI_24
OR3 		m7/SM1/HTS5/MSEG/XLXI_26
AND3 		m7/SM1/HTS5/MSEG/XLXI_27
AND4 		m7/SM1/HTS5/MSEG/XLXI_28
OR4 		m7/SM1/HTS5/MSEG/XLXI_29
INV 		m7/SM1/HTS5/MSEG/XLXI_3
AND3 		m7/SM1/HTS5/MSEG/XLXI_30
AND2 		m7/SM1/HTS5/MSEG/XLXI_32
AND3 		m7/SM1/HTS5/MSEG/XLXI_35
OR3 		m7/SM1/HTS5/MSEG/XLXI_36
AND3 		m7/SM1/HTS5/MSEG/XLXI_37
AND3 		m7/SM1/HTS5/MSEG/XLXI_38
AND3 		m7/SM1/HTS5/MSEG/XLXI_39
INV 		m7/SM1/HTS5/MSEG/XLXI_4
OR4 		m7/SM1/HTS5/MSEG/XLXI_41
AND3 		m7/SM1/HTS5/MSEG/XLXI_42
AND4 		m7/SM1/HTS5/MSEG/XLXI_43
AND4 		m7/SM1/HTS5/MSEG/XLXI_44
OR3 		m7/SM1/HTS5/MSEG/XLXI_46
OR2 		m7/SM1/HTS5/MSEG/XLXI_47
OR2 		m7/SM1/HTS5/MSEG/XLXI_48
OR2 		m7/SM1/HTS5/MSEG/XLXI_49
AND4 		m7/SM1/HTS5/MSEG/XLXI_5
OR2 		m7/SM1/HTS5/MSEG/XLXI_50
OR2 		m7/SM1/HTS5/MSEG/XLXI_51
OR2 		m7/SM1/HTS5/MSEG/XLXI_52
OR2 		m7/SM1/HTS5/MSEG/XLXI_53
INV 		m7/SM1/HTS5/MSEG/XLXI_57
AND4 		m7/SM1/HTS5/MSEG/XLXI_6
AND4 		m7/SM1/HTS5/MSEG/XLXI_7
AND4 		m7/SM1/HTS5/MSEG/XLXI_8
LUT2 		m7/SM1/HTS5/en1
   optimized to 1
INV 		m7/SM1/HTS6/MSEG/XLXI_1
AND3 		m7/SM1/HTS6/MSEG/XLXI_20
AND3 		m7/SM1/HTS6/MSEG/XLXI_21
AND3 		m7/SM1/HTS6/MSEG/XLXI_24
AND4 		m7/SM1/HTS6/MSEG/XLXI_28
AND4 		m7/SM1/HTS6/MSEG/XLXI_44
INV 		m7/SM1/HTS6/MSEG/XLXI_57
AND4 		m7/SM1/HTS6/MSEG/XLXI_7
AND4 		m7/SM1/HTS6/MSEG/XLXI_8
LUT2 		m7/SM1/HTS6/en1
   optimized to 0
INV 		m7/SM1/HTS7/MSEG/XLXI_57
LUT2 		m7/SM1/HTS7/en1
   optimized to 0
VCC 		m7/XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| AN<0>                              | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| AN<1>                              | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| AN<2>                              | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| AN<3>                              | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<0>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<1>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<2>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<3>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<4>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<5>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<6>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<7>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEG_PEN                            | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SW                                 | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW1                                | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW2                                | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| clk                                | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| seg_clk                            | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| seg_clrn                           | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| seg_sout                           | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
