VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2025-02-16T14:22:44
Compiler: GNU 11.4.0 on Linux-6.8.0-47-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/c5315_dup.blif --route_chan_width 250

Using up to 1 parallel worker(s)

Architecture file: /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml
Circuit name: c5315_dup

# Loading Architecture Description
# Loading Architecture Description took 0.41 seconds (max_rss 80.2 MiB, delta_rss +65.1 MiB)

Timing analysis: ON
Circuit netlist file: c5315_dup.net
Circuit placement file: c5315_dup.place
Circuit routing file: c5315_dup.route
Circuit SDC file: c5315_dup.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 250
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 250
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
# Building complex block graph took 5.52 seconds (max_rss 953.5 MiB, delta_rss +873.2 MiB)
Circuit file: /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/c5315_dup.blif
# Load circuit
Found constant-zero generator 'new_n310'
Found constant-zero generator 'new_n320'
Found constant-zero generator 'new_n321'
Found constant-zero generator 'new_n325'
Found constant-zero generator 'new_n329'
Found constant-zero generator 'new_n336'
Found constant-zero generator 'new_n338'
Found constant-zero generator 'new_n341'
Found constant-zero generator 'new_n345'
Found constant-zero generator 'new_n379'
Found constant-zero generator 'new_n399'
Found constant-zero generator 'new_n401'
Found constant-zero generator 'new_n407'
Found constant-zero generator 'new_n419'
Found constant-zero generator 'new_n426'
# Load circuit took 0.00 seconds (max_rss 953.5 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 13 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 953.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 953.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 953.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 603
    .input :     178
    .output:     123
    0-LUT  :      15
    6-LUT  :     287
  Nets  : 480
    Avg Fanout:     2.9
    Max Fanout:    22.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 1876
  Timing Graph Edges: 2669
  Timing Graph Levels: 16
# Build Timing Graph took 0.00 seconds (max_rss 953.5 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'c5315_dup.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 953.5 MiB, delta_rss +0.0 MiB)
# Packing
Warning 1: Block type 'M144K' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Warning 2: Block type 'EMPTY' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Begin packing '/media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/c5315_dup.blif'.

After removing unused inputs...
	total blocks: 603, total nets: 480, total inputs: 178, total outputs: 123
Begin prepacking.

There is one chain in this architecture called "LAB_carry_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].cin[0]


There is one chain in this architecture called "share_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].sharein[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.01382e-09
âœ… Final Pin Utilization: io:1.00,1.00 LAB:0.80,1.00
Packing with pin utilization targets: io:1,1 PLL:1,1 LAB:0.8,1 DSP:1,1 M9K:1,1 M144K:1,1
Packing with high fanout thresholds: io:128 PLL:128 LAB:32 DSP:128 M9K:128 M144K:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    24/603       3%                            2     7 x 5     
    48/603       7%                            3     7 x 5     
    72/603      11%                            4     8 x 6     
    96/603      15%                            5     8 x 6     
   120/603      19%                            7     9 x 7     
   144/603      23%                            8     9 x 7     
   168/603      27%                            9     9 x 7     
   192/603      31%                           10    10 x 7     
   216/603      35%                           11    10 x 7     
   240/603      39%                           13    11 x 8     
   264/603      43%                           14    11 x 8     
   288/603      47%                           17    11 x 8     
   312/603      51%                           33    12 x 9     
   336/603      55%                           57    13 x 10    
   360/603      59%                           81    17 x 13    
   384/603      63%                          105    20 x 15    
   408/603      67%                          129    24 x 18    
   432/603      71%                          153    27 x 20    
   456/603      75%                          177    31 x 23    
   480/603      79%                          201    34 x 25    
   504/603      83%                          225    38 x 28    
   528/603      87%                          249    41 x 30    
   552/603      91%                          273    44 x 33    
   576/603      95%                          297    48 x 36    
   600/603      99%                          321    51 x 38    
Incr Slack updates 1 in 1.3665e-05 sec
Full Max Req/Worst Slack updates 1 in 3.417e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.4245e-05 sec
FPGA sized to 52 x 39 (auto)
Device Utilization: 0.09 (target 1.00)
	Block Utilization: 0.98 Type: io
	Block Utilization: 0.02 Type: LAB

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        301                               0.408638                     0.591362   
       PLL          0                                      0                            0   
       LAB         24                                23.4583                      9.54167   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 73 out of 480 nets, 407 nets not absorbed.

Netlist conversion complete.

# Packing took 0.44 seconds (max_rss 953.5 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'c5315_dup.net'.
Detected 15 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.040016 seconds).
Warning 3: Treated 15 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.04 seconds (max_rss 980.3 MiB, delta_rss +26.8 MiB)
Warning 4: Netlist contains 51 global net to non-global architecture pin connections
Warning 5: Logic block #22 (new_n338) has only 1 output pin 'new_n338.data_out[6]'. It may be a constant generator.
Warning 6: Logic block #23 (new_n345) has only 1 output pin 'new_n345.data_out[6]'. It may be a constant generator.

Pb types usage...
  io         : 301
   pad       : 301
    inpad    : 178
    outpad   : 123
  LAB        : 24
   alm       : 158
    lut      : 302
     lut6    : 302
      lut    : 302

# Create Device
## Build Device Grid
FPGA sized to 52 x 39: 2028 grid tiles (auto)

Resource usage...
	Netlist
		301	blocks of type: io
	Architecture
		308	blocks of type: io
	Netlist
		0	blocks of type: PLL
	Architecture
		16	blocks of type: PLL
	Netlist
		24	blocks of type: LAB
	Architecture
		1505	blocks of type: LAB
	Netlist
		0	blocks of type: DSP
	Architecture
		16	blocks of type: DSP
	Netlist
		0	blocks of type: M9K
	Architecture
		70	blocks of type: M9K
	Netlist
		0	blocks of type: M144K
	Architecture
		4	blocks of type: M144K

Device Utilization: 0.09 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.98 Logical Block: io
	Physical Tile PLL:
	Block Utilization: 0.00 Logical Block: PLL
	Physical Tile LAB:
	Block Utilization: 0.02 Logical Block: LAB
	Physical Tile DSP:
	Block Utilization: 0.00 Logical Block: DSP
	Physical Tile M9K:
	Block Utilization: 0.00 Logical Block: M9K
	Physical Tile M144K:
	Block Utilization: 0.00 Logical Block: M144K

FPGA size limited by block type(s): io

## Build Device Grid took 0.01 seconds (max_rss 980.5 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:251707
OPIN->CHANX/CHANY edge count before creating direct connections: 1308896
OPIN->CHANX/CHANY edge count after creating direct connections: 1378385
CHAN->CHAN type edge count:3744014
## Build routing resource graph took 3.43 seconds (max_rss 1131.6 MiB, delta_rss +151.1 MiB)
  RR Graph Nodes: 546592
  RR Graph Edges: 5374106
# Create Device took 3.53 seconds (max_rss 1131.6 MiB, delta_rss +151.1 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 24.76 seconds (max_rss 1131.6 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 1131.6 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 24.76 seconds (max_rss 1131.6 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 13.77 seconds (max_rss 1131.6 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 13.78 seconds (max_rss 1131.6 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 1131.6 MiB, delta_rss +0.0 MiB)

There are 650 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 12562

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 50.2494 td_cost: 2.9492e-07
Initial placement estimated Critical Path Delay (CPD): 12.0187 ns
Initial placement estimated setup Total Negative Slack (sTNS): -1037.41 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -12.0187 ns

Initial placement estimated setup slack histogram:
[ -1.2e-08: -1.1e-08)  5 (  4.1%) |***********
[ -1.1e-08: -1.1e-08)  8 (  6.5%) |*****************
[ -1.1e-08: -9.8e-09) 21 ( 17.1%) |**********************************************
[ -9.8e-09: -9.1e-09) 17 ( 13.8%) |*************************************
[ -9.1e-09: -8.3e-09) 14 ( 11.4%) |*******************************
[ -8.3e-09: -7.6e-09) 12 (  9.8%) |**************************
[ -7.6e-09: -6.9e-09) 16 ( 13.0%) |***********************************
[ -6.9e-09: -6.1e-09) 22 ( 17.9%) |************************************************
[ -6.1e-09: -5.4e-09)  5 (  4.1%) |***********
[ -5.4e-09: -4.7e-09)  3 (  2.4%) |*******
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 1117
Warning 7: Starting t: 121 of 325 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 3.0e-04   0.917      42.34 2.692e-07   11.101  -1.01e+03  -11.101   0.470  0.0416   51.0     1.00      1117  0.200
   2    0.0 2.9e-04   0.970      38.42 2.4972e-07  10.379       -953  -10.379   0.407  0.0158   51.0     1.00      2234  0.950
   3    0.0 2.7e-04   0.985      37.29 2.2021e-07  10.688       -959  -10.688   0.347  0.0089   49.3     1.23      3351  0.950
   4    0.0 2.6e-04   0.993      36.69 1.8911e-07  10.291       -944  -10.291   0.317  0.0037   44.8     1.87      4468  0.950
   5    0.0 2.5e-04   0.996      36.51 1.6223e-07  10.097       -937  -10.097   0.283  0.0030   39.3     2.64      5585  0.950
   6    0.0 2.3e-04   0.991      36.50 1.3379e-07   9.970       -931   -9.970   0.284  0.0052   33.1     3.51      6702  0.950
   7    0.0 2.2e-04   0.995      36.32 1.1339e-07   9.983       -925   -9.983   0.288  0.0032   27.9     4.23      7819  0.950
   8    0.0 2.1e-04   0.997      36.07 1.0141e-07   9.909       -922   -9.909   0.297  0.0012   23.7     4.82      8936  0.950
   9    0.0 2.0e-04   0.995      36.01 8.7537e-08  10.030       -928  -10.030   0.303  0.0023   20.3     5.30     10053  0.950
  10    0.0 1.9e-04   0.990      35.61 8.9642e-08   9.795       -922   -9.795   0.264  0.0049   17.5     5.69     11170  0.950
  11    0.0 1.8e-04   0.993      35.43 7.7079e-08   9.879       -922   -9.879   0.265  0.0029   14.4     6.12     12287  0.950
  12    0.0 1.7e-04   0.994      35.31 7.6736e-08   9.695       -914   -9.695   0.253  0.0021   11.9     6.47     13404  0.950
  13    0.0 1.6e-04   0.992      35.18 7.0428e-08   9.731       -912   -9.731   0.236  0.0045    9.7     6.78     14521  0.950
  14    0.0 1.6e-04   0.997      35.11 6.5159e-08   9.709       -913   -9.709   0.226  0.0016    7.7     7.06     15638  0.950
  15    0.0 1.5e-04   0.997      34.98 6.3653e-08   9.706       -910   -9.706   0.382  0.0014    6.1     7.29     16755  0.950
  16    0.0 1.4e-04   0.998      34.75 6.3215e-08   9.664       -911   -9.664   0.365  0.0009    5.7     7.34     17872  0.950
  17    0.0 1.3e-04   0.998      34.65 6.2921e-08   9.664       -917   -9.664   0.348  0.0013    5.3     7.40     18989  0.950
  18    0.0 1.3e-04   0.997      34.55 6.1351e-08   9.691       -915   -9.691   0.347  0.0031    4.8     7.47     20106  0.950
  19    0.0 1.2e-04   0.997      34.28 6.4019e-08   9.607       -910   -9.607   0.351  0.0013    4.4     7.53     21223  0.950
  20    0.0 1.1e-04   0.997      34.15 6.5627e-08   9.566       -910   -9.566   0.367  0.0021    4.0     7.58     22340  0.950
  21    0.0 1.1e-04   0.995      33.96 6.3983e-08   9.587       -911   -9.587   0.353  0.0018    3.7     7.62     23457  0.950
  22    0.0 1.0e-04   0.997      33.91 6.2137e-08   9.582       -906   -9.582   0.337  0.0011    3.4     7.67     24574  0.950
  23    0.0 9.8e-05   0.999      33.91 6.3741e-08   9.527       -905   -9.527   0.283  0.0011    3.0     7.72     25691  0.950
  24    0.0 9.3e-05   0.998      33.86 6.3137e-08   9.503       -905   -9.503   0.338  0.0009    2.5     7.78     26808  0.950
  25    0.0 8.8e-05   0.999      33.80 6.4789e-08   9.458       -904   -9.458   0.354  0.0012    2.3     7.82     27925  0.950
  26    0.0 8.4e-05   1.000      33.73 6.369e-08    9.476       -906   -9.476   0.335  0.0006    2.1     7.85     29042  0.950
  27    0.0 8.0e-05   1.000      33.68 6.3455e-08   9.476       -908   -9.476   0.314  0.0003    1.9     7.88     30159  0.950
  28    0.0 7.6e-05   0.998      33.63 6.3236e-08   9.476       -905   -9.476   0.289  0.0006    1.6     7.91     31276  0.950
  29    0.0 7.2e-05   0.999      33.58 6.3228e-08   9.445       -905   -9.445   0.280  0.0007    1.4     7.95     32393  0.950
  30    0.0 6.8e-05   1.000      33.56 6.338e-08    9.445       -907   -9.445   0.282  0.0003    1.2     7.98     33510  0.950
  31    0.0 6.5e-05   0.999      33.55 6.2549e-08   9.458       -905   -9.458   0.309  0.0003    1.0     8.00     34627  0.950
  32    0.0 6.2e-05   0.999      33.53 6.3696e-08   9.428       -907   -9.428   0.260  0.0006    1.0     8.00     35744  0.950
  33    0.0 5.9e-05   0.999      33.52 6.1996e-08   9.476       -907   -9.476   0.271  0.0005    1.0     8.00     36861  0.950
  34    0.0 5.6e-05   1.000      33.57 6.1425e-08   9.467       -907   -9.467   0.265  0.0002    1.0     8.00     37978  0.950
  35    0.0 5.3e-05   0.999      33.56 6.1247e-08   9.467       -907   -9.467   0.256  0.0006    1.0     8.00     39095  0.950
  36    0.0 5.0e-05   1.000      33.54 6.108e-08    9.467       -906   -9.467   0.271  0.0003    1.0     8.00     40212  0.950
  37    0.0 4.8e-05   0.999      33.52 6.0563e-08   9.467       -906   -9.467   0.250  0.0005    1.0     8.00     41329  0.950
  38    0.0 4.5e-05   1.000      33.50 6.2205e-08   9.428       -904   -9.428   0.257  0.0003    1.0     8.00     42446  0.950
  39    0.0 4.3e-05   1.000      33.50 6.2198e-08   9.428       -904   -9.428   0.280  0.0003    1.0     8.00     43563  0.950
  40    0.0 4.1e-05   1.000      33.49 6.0972e-08   9.458       -904   -9.458   0.236  0.0002    1.0     8.00     44680  0.950
  41    0.0 3.9e-05   1.000      33.48 6.0972e-08   9.458       -903   -9.458   0.250  0.0002    1.0     8.00     45797  0.950
  42    0.0 3.7e-05   0.999      33.45 6.1347e-08   9.458       -904   -9.458   0.215  0.0006    1.0     8.00     46914  0.950
  43    0.0 3.5e-05   0.999      33.41 6.2105e-08   9.428       -902   -9.428   0.226  0.0002    1.0     8.00     48031  0.950
  44    0.0 3.3e-05   1.000      33.41 6.0214e-08   9.476       -902   -9.476   0.206  0.0002    1.0     8.00     49148  0.950
  45    0.0 3.2e-05   1.000      33.41 5.9162e-08   9.497       -903   -9.497   0.193  0.0003    1.0     8.00     50265  0.950
  46    0.0 3.0e-05   1.000      33.41 5.903e-08    9.497       -902   -9.497   0.200  0.0002    1.0     8.00     51382  0.950
  47    0.0 2.9e-05   1.000      33.41 5.8562e-08   9.503       -901   -9.503   0.194  0.0001    1.0     8.00     52499  0.950
  48    0.0 2.7e-05   1.000      33.41 5.9436e-08   9.467       -902   -9.467   0.177  0.0003    1.0     8.00     53616  0.950
  49    0.0 2.6e-05   1.000      33.39 5.9478e-08   9.467       -903   -9.467   0.193  0.0001    1.0     8.00     54733  0.950
  50    0.0 2.5e-05   1.000      33.39 6.037e-08    9.445       -903   -9.445   0.175  0.0002    1.0     8.00     55850  0.950
  51    0.0 2.3e-05   1.000      33.39 6.1062e-08   9.428       -903   -9.428   0.178  0.0001    1.0     8.00     56967  0.950
  52    0.0 2.2e-05   1.000      33.39 6.1306e-08   9.428       -904   -9.428   0.174  0.0001    1.0     8.00     58084  0.950
  53    0.0 2.1e-05   1.000      33.41 6.1042e-08   9.428       -901   -9.428   0.199  0.0002    1.0     8.00     59201  0.950
  54    0.0 2.0e-05   1.000      33.40 6.1012e-08   9.428       -903   -9.428   0.187  0.0004    1.0     8.00     60318  0.950
  55    0.0 1.9e-05   1.000      33.40 5.9832e-08   9.445       -903   -9.445   0.156  0.0002    1.0     8.00     61435  0.950
  56    0.0 1.8e-05   1.000      33.41 5.9829e-08   9.445       -901   -9.445   0.158  0.0001    1.0     8.00     62552  0.950
  57    0.0 1.7e-05   1.000      33.40 6.0141e-08   9.428       -900   -9.428   0.194  0.0001    1.0     8.00     63669  0.950
  58    0.0 1.6e-05   1.000      33.39 6.0105e-08   9.428       -900   -9.428   0.173  0.0002    1.0     8.00     64786  0.950
  59    0.0 1.5e-05   1.000      33.39 5.9529e-08   9.445       -902   -9.445   0.158  0.0000    1.0     8.00     65903  0.950
  60    0.0 1.5e-05   1.000      33.39 6.0216e-08   9.428       -900   -9.428   0.134  0.0001    1.0     8.00     67020  0.950
  61    0.0 0.0e+00   1.000      33.39 6.0397e-08   9.428       -901   -9.428   0.053  0.0002    1.0     8.00     68137  0.800
## Placement Quench took 0.00 seconds (max_rss 1131.6 MiB)
post-quench CPD = 9.42807 (ns) 

BB estimate of min-dist (placement) wire length: 8348

Completed placement consistency check successfully.

Swaps called: 68462

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 9.42807 ns, Fmax: 106.066 MHz
Placement estimated setup Worst Negative Slack (sWNS): -9.42807 ns
Placement estimated setup Total Negative Slack (sTNS): -899.96 ns

Placement estimated setup slack histogram:
[ -9.4e-09: -8.9e-09)  5 (  4.1%) |*********
[ -8.9e-09: -8.4e-09) 28 ( 22.8%) |************************************************
[ -8.4e-09:   -8e-09) 18 ( 14.6%) |*******************************
[   -8e-09: -7.5e-09) 20 ( 16.3%) |**********************************
[ -7.5e-09:   -7e-09)  9 (  7.3%) |***************
[   -7e-09: -6.5e-09)  9 (  7.3%) |***************
[ -6.5e-09:   -6e-09)  3 (  2.4%) |*****
[   -6e-09: -5.5e-09)  9 (  7.3%) |***************
[ -5.5e-09:   -5e-09) 16 ( 13.0%) |***************************
[   -5e-09: -4.5e-09)  6 (  4.9%) |**********

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.999515, bb_cost: 33.3909, td_cost: 6.02366e-08, 

Placement resource usage:
  io  implemented as io : 301
  LAB implemented as LAB: 24

Placement number of temperatures: 61
Placement total # of swap attempts: 68462
	Swaps accepted: 18011 (26.3 %)
	Swaps rejected: 46024 (67.2 %)
	Swaps aborted:  4427 ( 6.5 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                23.06            29.87           70.13          0.00         
                   Median                 22.70            26.09           65.42          8.49         
                   Centroid               22.90            26.72           64.62          8.66         
                   W. Centroid            23.27            27.18           64.33          8.49         
                   W. Median              0.21             7.53            84.25          8.22         
                   Crit. Uniform          0.10             0.00            100.00         0.00         
                   Feasible Region        0.12             2.50            91.25          6.25         

LAB                Uniform                1.72             13.53           86.47          0.00         
                   Median                 1.92             8.28            73.65          18.07        
                   Centroid               1.85             16.97           78.06          4.97         
                   W. Centroid            1.90             17.42           76.82          5.76         
                   W. Median              0.02             0.00            72.73          27.27        
                   Crit. Uniform          0.13             0.00            100.00         0.00         
                   Feasible Region        0.11             0.00            100.00         0.00         


Placement Quench timing analysis took 0.000443469 seconds (0.000408293 STA, 3.5176e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0340746 seconds (0.0317181 STA, 0.00235649 slack) (63 full updates: 63 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.12 seconds (max_rss 1131.6 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  36 (  5.2%) |********
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.5:      0.6)   6 (  0.9%) |*
[      0.6:      0.7) 105 ( 15.3%) |***********************
[      0.7:      0.8) 159 ( 23.2%) |***********************************
[      0.8:      0.9) 212 ( 30.9%) |***********************************************
[      0.9:        1) 168 ( 24.5%) |*************************************
## Initializing router criticalities took 0.01 seconds (max_rss 1131.6 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.1     0.0    0  497368     392     650     365 ( 0.067%)    9857 ( 1.0%)   10.125     -938.6    -10.125      0.000      0.000      N/A
Incr Slack updates 63 in 0.0007532 sec
Full Max Req/Worst Slack updates 35 in 8.1574e-05 sec
Incr Max Req/Worst Slack updates 28 in 6.7492e-05 sec
Incr Criticality updates 19 in 0.000393862 sec
Full Criticality updates 44 in 0.000846631 sec
   2    0.1     0.5    7  304331     258     492     125 ( 0.023%)    9656 ( 1.0%)   10.123     -938.1    -10.123      0.000      0.000      N/A
   3    0.0     0.6    0  121648     116     289      72 ( 0.013%)    9776 ( 1.0%)   10.123     -939.2    -10.123      0.000      0.000      N/A
   4    0.0     0.8    1   72678      82     236      40 ( 0.007%)    9757 ( 1.0%)   10.123     -939.7    -10.123      0.000      0.000      N/A
   5    0.0     1.1    1   43349      54     156      22 ( 0.004%)    9787 ( 1.0%)   10.123     -939.4    -10.123      0.000      0.000      N/A
   6    0.0     1.4    0   28087      31     106      10 ( 0.002%)    9767 ( 1.0%)   10.123     -939.3    -10.123      0.000      0.000      N/A
   7    0.0     1.9    0   10051      15      73       4 ( 0.001%)    9801 ( 1.0%)   10.123     -939.4    -10.123      0.000      0.000      N/A
   8    0.0     2.4    0    3938       7      38       2 ( 0.000%)    9809 ( 1.0%)   10.123     -939.4    -10.123      0.000      0.000      N/A
   9    0.0     3.1    0    1465       2      18       0 ( 0.000%)    9813 ( 1.0%)   10.123     -939.4    -10.123      0.000      0.000      N/A
Restoring best routing
Critical path: 10.123 ns
Successfully routed after 9 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  36 (  5.2%) |********
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.4:      0.5)   2 (  0.3%) |
[      0.5:      0.6)  59 (  8.6%) |*************
[      0.6:      0.7) 117 ( 17.1%) |*************************
[      0.7:      0.8) 217 ( 31.6%) |***********************************************
[      0.8:      0.9) 154 ( 22.4%) |*********************************
[      0.9:        1) 101 ( 14.7%) |**********************
Router Stats: total_nets_routed: 957 total_connections_routed: 2058 total_heap_pushes: 1082915 total_heap_pops: 185998 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 1082915 total_external_heap_pops: 185998 total_external_SOURCE_pushes: 2058 total_external_SOURCE_pops: 1328 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 2058 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 2058 total_external_SINK_pushes: 16628 total_external_SINK_pops: 16038 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 17491 total_external_IPIN_pops: 16629 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 25827 total_external_OPIN_pops: 22308 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 1117 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 1117 total_external_CHANX_pushes: 477079 total_external_CHANX_pops: 72031 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 2530 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 2530 total_external_CHANY_pushes: 543832 total_external_CHANY_pops: 57664 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 3097 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 3097 total_number_of_adding_all_rt: 14004 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.27 seconds (max_rss 1131.6 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.01 seconds (max_rss 1131.6 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -32754782
Circuit successfully routed with a channel width factor of 250.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 1131.6 MiB, delta_rss +0.0 MiB)
Found 1210 mismatches between routing and packing results.
Fixed 555 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.03 seconds (max_rss 1131.6 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        301                               0.408638                     0.591362   
       PLL          0                                      0                            0   
       LAB         24                                23.4583                      9.54167   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 73 out of 480 nets, 407 nets not absorbed.


Average number of bends per net: 1.64796  Maximum # of bends: 8

Number of global nets: 15
Number of routed nets (nonglobal): 392
Wire length results (in units of 1 clb segments)...
	Total wirelength: 9813, average net length: 25.0332
	Maximum net length: 85

Wire length results in terms of physical segments...
	Total wiring segments used: 1599, average wire segments per net: 4.07908
	Maximum segments used by a net: 16
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 28

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)    0 (  0.0%) |
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    0 (  0.0%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.3:      0.4)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.1:      0.2)   24 (  0.6%) |
[        0:      0.1) 3852 ( 99.4%) |**********************************************
Maximum routing channel utilization:      0.17 at (15,21)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      17   5.596      250
                         1      16   8.173      250
                         2       8   2.250      250
                         3       4   0.788      250
                         4       4   0.750      250
                         5       2   0.192      250
                         6       2   0.115      250
                         7       1   0.077      250
                         8       2   0.058      250
                         9       4   0.423      250
                        10       3   0.308      250
                        11       1   0.192      250
                        12       1   0.019      250
                        13       5   2.654      250
                        14       6   2.462      250
                        15       4   2.500      250
                        16      10   4.231      250
                        17      30   7.731      250
                        18      11   3.250      250
                        19      23   3.981      250
                        20      34   8.519      250
                        21      42   9.962      250
                        22      10   5.731      250
                        23       7   4.231      250
                        24      10   5.404      250
                        25       2   0.385      250
                        26       0   0.000      250
                        27       2   0.442      250
                        28       5   1.558      250
                        29       1   0.019      250
                        30       1   0.058      250
                        31       2   0.212      250
                        32       1   0.615      250
                        33       1   0.019      250
                        34       1   0.654      250
                        35       4   1.077      250
                        36       6   2.885      250
                        37      22   9.096      250
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      18   9.846      250
                         1       4   0.462      250
                         2       2   0.564      250
                         3       2   0.128      250
                         4       1   0.128      250
                         5       1   0.051      250
                         6       2   0.128      250
                         7       3   0.949      250
                         8       1   0.846      250
                         9       3   1.231      250
                        10       4   1.795      250
                        11      10   4.538      250
                        12      17   2.974      250
                        13      33  10.897      250
                        14      64  18.205      250
                        15      59  19.538      250
                        16      32  13.385      250
                        17      27   8.949      250
                        18       7   2.410      250
                        19       4   2.359      250
                        20       2   1.333      250
                        21       2   0.538      250
                        22       1   0.410      250
                        23       1   0.128      250
                        24       1   0.410      250
                        25       1   0.410      250
                        26       1   0.462      250
                        27       0   0.000      250
                        28       1   0.077      250
                        29       2   0.872      250
                        30       2   0.487      250
                        31       2   0.564      250
                        32       4   1.462      250
                        33       4   1.744      250
                        34       4   1.128      250
                        35       2   0.590      250
                        36       2   0.667      250
                        37       5   1.154      250
                        38       2   0.487      250
                        39       1   0.487      250
                        40       2   0.231      250
                        41       2   0.487      250
                        42       2   0.256      250
                        43       2   0.487      250
                        44       2   0.231      250
                        45       2   0.513      250
                        46       0   0.000      250
                        47       1   0.641      250
                        48      10   1.487      250
                        49      18   4.872      250
                        50       2   0.795      250

Total tracks in x-direction: 9500, in y-direction: 12750

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 0
	Total used logic block area: 0

Routing area (in minimum width transistor areas)...
	Total routing area: 3.16469e+07, per logic tile: 15605.0

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4 108756
                                                      Y      4 110160
                                                      X     16   5248
                                                      Y     16   5634

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4      0.0052
                                            16      0.0377

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4     0.00615
                                            16       0.028

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4         0.00568
                             L16          0.0327

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L4    0     0.00568
                            L16    1      0.0327

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  4.4e-09:  4.7e-09)  1 (  0.8%) |*
[  4.7e-09:  4.9e-09) 18 ( 14.6%) |***********************
[  4.9e-09:  5.2e-09) 12 (  9.8%) |***************
[  5.2e-09:  5.4e-09)  6 (  4.9%) |********
[  5.4e-09:  5.7e-09)  8 (  6.5%) |**********
[  5.7e-09:    6e-09) 16 ( 13.0%) |********************
[    6e-09:  6.2e-09) 38 ( 30.9%) |************************************************
[  6.2e-09:  6.5e-09) 15 ( 12.2%) |*******************
[  6.5e-09:  6.7e-09)  6 (  4.9%) |********
[  6.7e-09:    7e-09)  3 (  2.4%) |****

Final critical path delay (least slack): 10.123 ns, Fmax: 98.7846 MHz
Final setup Worst Negative Slack (sWNS): -10.123 ns
Final setup Total Negative Slack (sTNS): -939.356 ns

Final setup slack histogram:
[   -1e-08: -9.6e-09)  5 (  4.1%) |***********
[ -9.6e-09:   -9e-09) 19 ( 15.4%) |*******************************************
[   -9e-09: -8.5e-09) 21 ( 17.1%) |************************************************
[ -8.5e-09:   -8e-09) 20 ( 16.3%) |**********************************************
[   -8e-09: -7.4e-09) 12 (  9.8%) |***************************
[ -7.4e-09: -6.9e-09) 11 (  8.9%) |*************************
[ -6.9e-09: -6.3e-09)  4 (  3.3%) |*********
[ -6.3e-09: -5.8e-09)  6 (  4.9%) |**************
[ -5.8e-09: -5.3e-09) 16 ( 13.0%) |*************************************
[ -5.3e-09: -4.7e-09)  9 (  7.3%) |*********************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 1.2974e-05 sec
Full Max Req/Worst Slack updates 1 in 8.285e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.686e-05 sec
Flow timing analysis took 0.0678695 seconds (0.0640612 STA, 0.00380836 slack) (75 full updates: 64 setup, 0 hold, 11 combined).
VPR succeeded
The entire flow of VPR took 49.74 seconds (max_rss 1131.6 MiB)
Incr Slack updates 10 in 0.000177142 sec
Full Max Req/Worst Slack updates 2 in 9.709e-06 sec
Incr Max Req/Worst Slack updates 8 in 7.8376e-05 sec
Incr Criticality updates 7 in 0.000334836 sec
Full Criticality updates 3 in 0.00012282 sec
