head	1.2;
access;
symbols
	mesa-17_1_6:1.1.1.5
	OPENBSD_6_1:1.1.1.4.0.2
	OPENBSD_6_1_BASE:1.1.1.4
	mesa-13_0_6:1.1.1.4
	mesa-13_0_5:1.1.1.3
	mesa-13_0_3:1.1.1.3
	mesa-13_0_2:1.1.1.3
	OPENBSD_6_0:1.1.1.2.0.4
	OPENBSD_6_0_BASE:1.1.1.2
	mesa-11_2_2:1.1.1.2
	OPENBSD_5_9:1.1.1.1.0.2
	OPENBSD_5_9_BASE:1.1.1.1
	mesa-11_0_9:1.1.1.1
	mesa-11_0_8:1.1.1.1
	mesa-11_0_6:1.1.1.1
	mesa:1.1.1;
locks; strict;
comment	@ * @;


1.2
date	2017.08.26.16.59.31;	author jsg;	state Exp;
branches;
next	1.1;
commitid	D0k2io1oY8gcsQ2S;

1.1
date	2015.11.22.02.41.41;	author jsg;	state Exp;
branches
	1.1.1.1;
next	;
commitid	bJUptkbooQfJPk5r;

1.1.1.1
date	2015.11.22.02.41.41;	author jsg;	state Exp;
branches;
next	1.1.1.2;
commitid	bJUptkbooQfJPk5r;

1.1.1.2
date	2016.05.29.10.17.08;	author jsg;	state Exp;
branches;
next	1.1.1.3;
commitid	OwGfrJACrYJkCVJ4;

1.1.1.3
date	2016.12.11.08.31.22;	author jsg;	state Exp;
branches;
next	1.1.1.4;
commitid	uuv5VTS15jglEDZU;

1.1.1.4
date	2017.03.25.00.10.57;	author jsg;	state Exp;
branches;
next	1.1.1.5;
commitid	YgkKuQ9hssScckR1;

1.1.1.5
date	2017.08.14.09.36.02;	author jsg;	state Exp;
branches;
next	;
commitid	enNyoMGkcgwM3Ww6;


desc
@@


1.2
log
@Revert to Mesa 13.0.6 to hopefully address rendering issues a handful of
people have reported with xpdf/fvwm on ivy bridge with modesetting driver.
@
text
@/*
 * Copyright © 2009 Corbin Simpson <MostAwesomeDude@@gmail.com>
 * Copyright © 2009 Joakim Sindholt <opensource@@zhasha.com>
 * Copyright © 2011 Marek Olšák <maraeo@@gmail.com>
 * Copyright © 2015 Advanced Micro Devices, Inc.
 * All Rights Reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining
 * a copy of this software and associated documentation files (the
 * "Software"), to deal in the Software without restriction, including
 * without limitation the rights to use, copy, modify, merge, publish,
 * distribute, sub license, and/or sell copies of the Software, and to
 * permit persons to whom the Software is furnished to do so, subject to
 * the following conditions:
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
 * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 * NON-INFRINGEMENT. IN NO EVENT SHALL THE COPYRIGHT HOLDERS, AUTHORS
 * AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
 * USE OR OTHER DEALINGS IN THE SOFTWARE.
 *
 * The above copyright notice and this permission notice (including the
 * next paragraph) shall be included in all copies or substantial portions
 * of the Software.
 */
/*
 * Authors:
 *      Marek Olšák <maraeo@@gmail.com>
 */

#include "amdgpu_cs.h"
#include "amdgpu_public.h"

#include "util/u_hash_table.h"
#include <amdgpu_drm.h>
#include <xf86drm.h>
#include <stdio.h>
#include <sys/stat.h>
#include "amd/common/amdgpu_id.h"

#define CIK_TILE_MODE_COLOR_2D			14

#define CIK__GB_TILE_MODE__PIPE_CONFIG(x)        (((x) >> 6) & 0x1f)
#define     CIK__PIPE_CONFIG__ADDR_SURF_P2               0
#define     CIK__PIPE_CONFIG__ADDR_SURF_P4_8x16          4
#define     CIK__PIPE_CONFIG__ADDR_SURF_P4_16x16         5
#define     CIK__PIPE_CONFIG__ADDR_SURF_P4_16x32         6
#define     CIK__PIPE_CONFIG__ADDR_SURF_P4_32x32         7
#define     CIK__PIPE_CONFIG__ADDR_SURF_P8_16x16_8x16    8
#define     CIK__PIPE_CONFIG__ADDR_SURF_P8_16x32_8x16    9
#define     CIK__PIPE_CONFIG__ADDR_SURF_P8_32x32_8x16    10
#define     CIK__PIPE_CONFIG__ADDR_SURF_P8_16x32_16x16   11
#define     CIK__PIPE_CONFIG__ADDR_SURF_P8_32x32_16x16   12
#define     CIK__PIPE_CONFIG__ADDR_SURF_P8_32x32_16x32   13
#define     CIK__PIPE_CONFIG__ADDR_SURF_P8_32x64_32x32   14
#define     CIK__PIPE_CONFIG__ADDR_SURF_P16_32X32_8X16   16
#define     CIK__PIPE_CONFIG__ADDR_SURF_P16_32X32_16X16  17

#ifndef AMDGPU_INFO_NUM_EVICTIONS
#define AMDGPU_INFO_NUM_EVICTIONS		0x18
#endif

static struct util_hash_table *dev_tab = NULL;
pipe_static_mutex(dev_tab_mutex);

static unsigned cik_get_num_tile_pipes(struct amdgpu_gpu_info *info)
{
   unsigned mode2d = info->gb_tile_mode[CIK_TILE_MODE_COLOR_2D];

   switch (CIK__GB_TILE_MODE__PIPE_CONFIG(mode2d)) {
   case CIK__PIPE_CONFIG__ADDR_SURF_P2:
       return 2;
   case CIK__PIPE_CONFIG__ADDR_SURF_P4_8x16:
   case CIK__PIPE_CONFIG__ADDR_SURF_P4_16x16:
   case CIK__PIPE_CONFIG__ADDR_SURF_P4_16x32:
   case CIK__PIPE_CONFIG__ADDR_SURF_P4_32x32:
       return 4;
   case CIK__PIPE_CONFIG__ADDR_SURF_P8_16x16_8x16:
   case CIK__PIPE_CONFIG__ADDR_SURF_P8_16x32_8x16:
   case CIK__PIPE_CONFIG__ADDR_SURF_P8_32x32_8x16:
   case CIK__PIPE_CONFIG__ADDR_SURF_P8_16x32_16x16:
   case CIK__PIPE_CONFIG__ADDR_SURF_P8_32x32_16x16:
   case CIK__PIPE_CONFIG__ADDR_SURF_P8_32x32_16x32:
   case CIK__PIPE_CONFIG__ADDR_SURF_P8_32x64_32x32:
       return 8;
   case CIK__PIPE_CONFIG__ADDR_SURF_P16_32X32_8X16:
   case CIK__PIPE_CONFIG__ADDR_SURF_P16_32X32_16X16:
       return 16;
   default:
       fprintf(stderr, "Invalid CIK pipe configuration, assuming P2\n");
       assert(!"this should never occur");
       return 2;
   }
}

/* Helper function to do the ioctls needed for setup and init. */
static bool do_winsys_init(struct amdgpu_winsys *ws, int fd)
{
   struct amdgpu_buffer_size_alignments alignment_info = {};
   struct amdgpu_heap_info vram, gtt;
   struct drm_amdgpu_info_hw_ip dma = {}, uvd = {}, vce = {};
   uint32_t vce_version = 0, vce_feature = 0, uvd_version = 0, uvd_feature = 0;
   uint32_t unused_feature;
   int r, i, j;
   drmDevicePtr devinfo;

   /* Get PCI info. */
   r = drmGetDevice(fd, &devinfo);
   if (r) {
      fprintf(stderr, "amdgpu: drmGetDevice failed.\n");
      goto fail;
   }
   ws->info.pci_domain = devinfo->businfo.pci->domain;
   ws->info.pci_bus = devinfo->businfo.pci->bus;
   ws->info.pci_dev = devinfo->businfo.pci->dev;
   ws->info.pci_func = devinfo->businfo.pci->func;
   drmFreeDevice(&devinfo);

   /* Query hardware and driver information. */
   r = amdgpu_query_gpu_info(ws->dev, &ws->amdinfo);
   if (r) {
      fprintf(stderr, "amdgpu: amdgpu_query_gpu_info failed.\n");
      goto fail;
   }

   r = amdgpu_query_buffer_size_alignment(ws->dev, &alignment_info);
   if (r) {
      fprintf(stderr, "amdgpu: amdgpu_query_buffer_size_alignment failed.\n");
      goto fail;
   }

   r = amdgpu_query_heap_info(ws->dev, AMDGPU_GEM_DOMAIN_VRAM, 0, &vram);
   if (r) {
      fprintf(stderr, "amdgpu: amdgpu_query_heap_info(vram) failed.\n");
      goto fail;
   }

   r = amdgpu_query_heap_info(ws->dev, AMDGPU_GEM_DOMAIN_GTT, 0, &gtt);
   if (r) {
      fprintf(stderr, "amdgpu: amdgpu_query_heap_info(gtt) failed.\n");
      goto fail;
   }

   r = amdgpu_query_hw_ip_info(ws->dev, AMDGPU_HW_IP_DMA, 0, &dma);
   if (r) {
      fprintf(stderr, "amdgpu: amdgpu_query_hw_ip_info(dma) failed.\n");
      goto fail;
   }

   r = amdgpu_query_hw_ip_info(ws->dev, AMDGPU_HW_IP_UVD, 0, &uvd);
   if (r) {
      fprintf(stderr, "amdgpu: amdgpu_query_hw_ip_info(uvd) failed.\n");
      goto fail;
   }

   r = amdgpu_query_firmware_version(ws->dev, AMDGPU_INFO_FW_GFX_ME, 0, 0,
				     &ws->info.me_fw_version, &unused_feature);
   if (r) {
      fprintf(stderr, "amdgpu: amdgpu_query_firmware_version(me) failed.\n");
      goto fail;
   }

   r = amdgpu_query_firmware_version(ws->dev, AMDGPU_INFO_FW_GFX_PFP, 0, 0,
				     &ws->info.pfp_fw_version, &unused_feature);
   if (r) {
      fprintf(stderr, "amdgpu: amdgpu_query_firmware_version(pfp) failed.\n");
      goto fail;
   }

   r = amdgpu_query_firmware_version(ws->dev, AMDGPU_INFO_FW_GFX_CE, 0, 0,
				     &ws->info.ce_fw_version, &unused_feature);
   if (r) {
      fprintf(stderr, "amdgpu: amdgpu_query_firmware_version(ce) failed.\n");
      goto fail;
   }

   r = amdgpu_query_firmware_version(ws->dev, AMDGPU_INFO_FW_UVD, 0, 0,
				     &uvd_version, &uvd_feature);
   if (r) {
      fprintf(stderr, "amdgpu: amdgpu_query_firmware_version(uvd) failed.\n");
      goto fail;
   }

   r = amdgpu_query_hw_ip_info(ws->dev, AMDGPU_HW_IP_VCE, 0, &vce);
   if (r) {
      fprintf(stderr, "amdgpu: amdgpu_query_hw_ip_info(vce) failed.\n");
      goto fail;
   }

   r = amdgpu_query_firmware_version(ws->dev, AMDGPU_INFO_FW_VCE, 0, 0,
				     &vce_version, &vce_feature);
   if (r) {
      fprintf(stderr, "amdgpu: amdgpu_query_firmware_version(vce) failed.\n");
      goto fail;
   }

   /* Set chip identification. */
   ws->info.pci_id = ws->amdinfo.asic_id; /* TODO: is this correct? */
   ws->info.vce_harvest_config = ws->amdinfo.vce_harvest_config;

   switch (ws->info.pci_id) {
#define CHIPSET(pci_id, name, cfamily) case pci_id: ws->info.family = CHIP_##cfamily; break;
#include "pci_ids/radeonsi_pci_ids.h"
#undef CHIPSET

   default:
      fprintf(stderr, "amdgpu: Invalid PCI ID.\n");
      goto fail;
   }

   if (ws->info.family >= CHIP_TONGA)
      ws->info.chip_class = VI;
   else if (ws->info.family >= CHIP_BONAIRE)
      ws->info.chip_class = CIK;
   else if (ws->info.family >= CHIP_TAHITI)
      ws->info.chip_class = SI;
   else {
      fprintf(stderr, "amdgpu: Unknown family.\n");
      goto fail;
   }

   /* LLVM 3.6.1 is required for VI. */
   if (ws->info.chip_class >= VI &&
       HAVE_LLVM == 0x0306 && MESA_LLVM_VERSION_PATCH < 1) {
      fprintf(stderr, "amdgpu: LLVM 3.6.1 is required, got LLVM %i.%i.%i\n",
              HAVE_LLVM >> 8, HAVE_LLVM & 255, MESA_LLVM_VERSION_PATCH);
      goto fail;
   }

   /* family and rev_id are for addrlib */
   switch (ws->info.family) {
   case CHIP_TAHITI:
      ws->family = FAMILY_SI;
      ws->rev_id = SI_TAHITI_P_A0;
      break;
   case CHIP_PITCAIRN:
      ws->family = FAMILY_SI;
      ws->rev_id = SI_PITCAIRN_PM_A0;
      break;
   case CHIP_VERDE:
      ws->family = FAMILY_SI;
      ws->rev_id = SI_CAPEVERDE_M_A0;
      break;
   case CHIP_OLAND:
      ws->family = FAMILY_SI;
      ws->rev_id = SI_OLAND_M_A0;
      break;
   case CHIP_HAINAN:
      ws->family = FAMILY_SI;
      ws->rev_id = SI_HAINAN_V_A0;
      break;
   case CHIP_BONAIRE:
      ws->family = FAMILY_CI;
      ws->rev_id = CI_BONAIRE_M_A0;
      break;
   case CHIP_KAVERI:
      ws->family = FAMILY_KV;
      ws->rev_id = KV_SPECTRE_A0;
      break;
   case CHIP_KABINI:
      ws->family = FAMILY_KV;
      ws->rev_id = KB_KALINDI_A0;
      break;
   case CHIP_HAWAII:
      ws->family = FAMILY_CI;
      ws->rev_id = CI_HAWAII_P_A0;
      break;
   case CHIP_MULLINS:
      ws->family = FAMILY_KV;
      ws->rev_id = ML_GODAVARI_A0;
      break;
   case CHIP_TONGA:
      ws->family = FAMILY_VI;
      ws->rev_id = VI_TONGA_P_A0;
      break;
   case CHIP_ICELAND:
      ws->family = FAMILY_VI;
      ws->rev_id = VI_ICELAND_M_A0;
      break;
   case CHIP_CARRIZO:
      ws->family = FAMILY_CZ;
      ws->rev_id = CARRIZO_A0;
      break;
   case CHIP_STONEY:
      ws->family = FAMILY_CZ;
      ws->rev_id = STONEY_A0;
      break;
   case CHIP_FIJI:
      ws->family = FAMILY_VI;
      ws->rev_id = VI_FIJI_P_A0;
      break;
   case CHIP_POLARIS10:
      ws->family = FAMILY_VI;
      ws->rev_id = VI_POLARIS10_P_A0;
      break;
   case CHIP_POLARIS11:
      ws->family = FAMILY_VI;
      ws->rev_id = VI_POLARIS11_M_A0;
      break;
   default:
      fprintf(stderr, "amdgpu: Unknown family.\n");
      goto fail;
   }

   ws->addrlib = amdgpu_addr_create(ws);
   if (!ws->addrlib) {
      fprintf(stderr, "amdgpu: Cannot create addrlib.\n");
      goto fail;
   }

   /* Set which chips have dedicated VRAM. */
   ws->info.has_dedicated_vram =
      !(ws->amdinfo.ids_flags & AMDGPU_IDS_FLAGS_FUSION);

   /* Set hardware information. */
   ws->info.gart_size = gtt.heap_size;
   ws->info.vram_size = vram.heap_size;
   /* The kernel can split large buffers in VRAM but not in GTT, so large
    * allocations can fail or cause buffer movement failures in the kernel.
    */
   ws->info.max_alloc_size = MIN2(ws->info.vram_size * 0.9, ws->info.gart_size * 0.7);
   /* convert the shader clock from KHz to MHz */
   ws->info.max_shader_clock = ws->amdinfo.max_engine_clk / 1000;
   ws->info.max_se = ws->amdinfo.num_shader_engines;
   ws->info.max_sh_per_se = ws->amdinfo.num_shader_arrays_per_engine;
   ws->info.has_uvd = uvd.available_rings != 0;
   ws->info.uvd_fw_version =
         uvd.available_rings ? uvd_version : 0;
   ws->info.vce_fw_version =
         vce.available_rings ? vce_version : 0;
   ws->info.has_userptr = true;
   ws->info.num_render_backends = ws->amdinfo.rb_pipes;
   ws->info.clock_crystal_freq = ws->amdinfo.gpu_counter_freq;
   ws->info.num_tile_pipes = cik_get_num_tile_pipes(&ws->amdinfo);
   ws->info.pipe_interleave_bytes = 256 << ((ws->amdinfo.gb_addr_cfg >> 4) & 0x7);
   ws->info.has_virtual_memory = true;
   ws->info.has_sdma = dma.available_rings != 0;

   /* Get the number of good compute units. */
   ws->info.num_good_compute_units = 0;
   for (i = 0; i < ws->info.max_se; i++)
      for (j = 0; j < ws->info.max_sh_per_se; j++)
         ws->info.num_good_compute_units +=
            util_bitcount(ws->amdinfo.cu_bitmap[i][j]);

   memcpy(ws->info.si_tile_mode_array, ws->amdinfo.gb_tile_mode,
          sizeof(ws->amdinfo.gb_tile_mode));
   ws->info.enabled_rb_mask = ws->amdinfo.enabled_rb_pipes_mask;

   memcpy(ws->info.cik_macrotile_mode_array, ws->amdinfo.gb_macro_tile_mode,
          sizeof(ws->amdinfo.gb_macro_tile_mode));

   ws->info.gart_page_size = alignment_info.size_remote;

   if (ws->info.chip_class == SI)
      ws->info.gfx_ib_pad_with_type2 = TRUE;

   ws->check_vm = strstr(debug_get_option("R600_DEBUG", ""), "check_vm") != NULL;

   return true;

fail:
   if (ws->addrlib)
      AddrDestroy(ws->addrlib);
   amdgpu_device_deinitialize(ws->dev);
   ws->dev = NULL;
   return false;
}

static void do_winsys_deinit(struct amdgpu_winsys *ws)
{
   AddrDestroy(ws->addrlib);
   amdgpu_device_deinitialize(ws->dev);
}

static void amdgpu_winsys_destroy(struct radeon_winsys *rws)
{
   struct amdgpu_winsys *ws = (struct amdgpu_winsys*)rws;

   if (util_queue_is_initialized(&ws->cs_queue))
      util_queue_destroy(&ws->cs_queue);

   pipe_mutex_destroy(ws->bo_fence_lock);
   pb_slabs_deinit(&ws->bo_slabs);
   pb_cache_deinit(&ws->bo_cache);
   pipe_mutex_destroy(ws->global_bo_list_lock);
   do_winsys_deinit(ws);
   FREE(rws);
}

static void amdgpu_winsys_query_info(struct radeon_winsys *rws,
                                     struct radeon_info *info)
{
   *info = ((struct amdgpu_winsys *)rws)->info;
}

static bool amdgpu_cs_request_feature(struct radeon_winsys_cs *rcs,
                                      enum radeon_feature_id fid,
                                      bool enable)
{
   return false;
}

static uint64_t amdgpu_query_value(struct radeon_winsys *rws,
                                   enum radeon_value_id value)
{
   struct amdgpu_winsys *ws = (struct amdgpu_winsys*)rws;
   struct amdgpu_heap_info heap;
   uint64_t retval = 0;

   switch (value) {
   case RADEON_REQUESTED_VRAM_MEMORY:
      return ws->allocated_vram;
   case RADEON_REQUESTED_GTT_MEMORY:
      return ws->allocated_gtt;
   case RADEON_MAPPED_VRAM:
      return ws->mapped_vram;
   case RADEON_MAPPED_GTT:
      return ws->mapped_gtt;
   case RADEON_BUFFER_WAIT_TIME_NS:
      return ws->buffer_wait_time;
   case RADEON_TIMESTAMP:
      amdgpu_query_info(ws->dev, AMDGPU_INFO_TIMESTAMP, 8, &retval);
      return retval;
   case RADEON_NUM_CS_FLUSHES:
      return ws->num_cs_flushes;
   case RADEON_NUM_BYTES_MOVED:
      amdgpu_query_info(ws->dev, AMDGPU_INFO_NUM_BYTES_MOVED, 8, &retval);
      return retval;
   case RADEON_NUM_EVICTIONS:
      amdgpu_query_info(ws->dev, AMDGPU_INFO_NUM_EVICTIONS, 8, &retval);
      return retval;
   case RADEON_VRAM_USAGE:
      amdgpu_query_heap_info(ws->dev, AMDGPU_GEM_DOMAIN_VRAM, 0, &heap);
      return heap.heap_usage;
   case RADEON_GTT_USAGE:
      amdgpu_query_heap_info(ws->dev, AMDGPU_GEM_DOMAIN_GTT, 0, &heap);
      return heap.heap_usage;
   case RADEON_GPU_TEMPERATURE:
   case RADEON_CURRENT_SCLK:
   case RADEON_CURRENT_MCLK:
      return 0;
   case RADEON_GPU_RESET_COUNTER:
      assert(0);
      return 0;
   }
   return 0;
}

static bool amdgpu_read_registers(struct radeon_winsys *rws,
                                  unsigned reg_offset,
                                  unsigned num_registers, uint32_t *out)
{
   struct amdgpu_winsys *ws = (struct amdgpu_winsys*)rws;

   return amdgpu_read_mm_registers(ws->dev, reg_offset / 4, num_registers,
                                   0xffffffff, 0, out) == 0;
}

static unsigned hash_dev(void *key)
{
#if defined(PIPE_ARCH_X86_64)
   return pointer_to_intptr(key) ^ (pointer_to_intptr(key) >> 32);
#else
   return pointer_to_intptr(key);
#endif
}

static int compare_dev(void *key1, void *key2)
{
   return key1 != key2;
}

DEBUG_GET_ONCE_BOOL_OPTION(thread, "RADEON_THREAD", true)

static bool amdgpu_winsys_unref(struct radeon_winsys *rws)
{
   struct amdgpu_winsys *ws = (struct amdgpu_winsys*)rws;
   bool destroy;

   /* When the reference counter drops to zero, remove the device pointer
    * from the table.
    * This must happen while the mutex is locked, so that
    * amdgpu_winsys_create in another thread doesn't get the winsys
    * from the table when the counter drops to 0. */
   pipe_mutex_lock(dev_tab_mutex);

   destroy = pipe_reference(&ws->reference, NULL);
   if (destroy && dev_tab)
      util_hash_table_remove(dev_tab, ws->dev);

   pipe_mutex_unlock(dev_tab_mutex);
   return destroy;
}

PUBLIC struct radeon_winsys *
amdgpu_winsys_create(int fd, radeon_screen_create_t screen_create)
{
   struct amdgpu_winsys *ws;
   drmVersionPtr version = drmGetVersion(fd);
   amdgpu_device_handle dev;
   uint32_t drm_major, drm_minor, r;

   /* The DRM driver version of amdgpu is 3.x.x. */
   if (version->version_major != 3) {
      drmFreeVersion(version);
      return NULL;
   }
   drmFreeVersion(version);

   /* Look up the winsys from the dev table. */
   pipe_mutex_lock(dev_tab_mutex);
   if (!dev_tab)
      dev_tab = util_hash_table_create(hash_dev, compare_dev);

   /* Initialize the amdgpu device. This should always return the same pointer
    * for the same fd. */
   r = amdgpu_device_initialize(fd, &drm_major, &drm_minor, &dev);
   if (r) {
      pipe_mutex_unlock(dev_tab_mutex);
      fprintf(stderr, "amdgpu: amdgpu_device_initialize failed.\n");
      return NULL;
   }

   /* Lookup a winsys if we have already created one for this device. */
   ws = util_hash_table_get(dev_tab, dev);
   if (ws) {
      pipe_reference(NULL, &ws->reference);
      pipe_mutex_unlock(dev_tab_mutex);
      return &ws->base;
   }

   /* Create a new winsys. */
   ws = CALLOC_STRUCT(amdgpu_winsys);
   if (!ws)
      goto fail;

   ws->dev = dev;
   ws->info.drm_major = drm_major;
   ws->info.drm_minor = drm_minor;

   if (!do_winsys_init(ws, fd))
      goto fail_alloc;

   /* Create managers. */
   pb_cache_init(&ws->bo_cache, 500000, ws->check_vm ? 1.0f : 2.0f, 0,
                 (ws->info.vram_size + ws->info.gart_size) / 8,
                 amdgpu_bo_destroy, amdgpu_bo_can_reclaim);

   if (!pb_slabs_init(&ws->bo_slabs,
                      AMDGPU_SLAB_MIN_SIZE_LOG2, AMDGPU_SLAB_MAX_SIZE_LOG2,
                      12, /* number of heaps (domain/flags combinations) */
                      ws,
                      amdgpu_bo_can_reclaim_slab,
                      amdgpu_bo_slab_alloc,
                      amdgpu_bo_slab_free))
      goto fail_cache;

   ws->info.min_alloc_size = 1 << AMDGPU_SLAB_MIN_SIZE_LOG2;

   /* init reference */
   pipe_reference_init(&ws->reference, 1);

   /* Set functions. */
   ws->base.unref = amdgpu_winsys_unref;
   ws->base.destroy = amdgpu_winsys_destroy;
   ws->base.query_info = amdgpu_winsys_query_info;
   ws->base.cs_request_feature = amdgpu_cs_request_feature;
   ws->base.query_value = amdgpu_query_value;
   ws->base.read_registers = amdgpu_read_registers;

   amdgpu_bo_init_functions(ws);
   amdgpu_cs_init_functions(ws);
   amdgpu_surface_init_functions(ws);

   LIST_INITHEAD(&ws->global_bo_list);
   pipe_mutex_init(ws->global_bo_list_lock);
   pipe_mutex_init(ws->bo_fence_lock);

   if (sysconf(_SC_NPROCESSORS_ONLN) > 1 && debug_get_option_thread())
      util_queue_init(&ws->cs_queue, "amdgpu_cs", 8, 1);

   /* Create the screen at the end. The winsys must be initialized
    * completely.
    *
    * Alternatively, we could create the screen based on "ws->gen"
    * and link all drivers into one binary blob. */
   ws->base.screen = screen_create(&ws->base);
   if (!ws->base.screen) {
      amdgpu_winsys_destroy(&ws->base);
      pipe_mutex_unlock(dev_tab_mutex);
      return NULL;
   }

   util_hash_table_set(dev_tab, dev, ws);

   /* We must unlock the mutex once the winsys is fully initialized, so that
    * other threads attempting to create the winsys from the same fd will
    * get a fully initialized winsys and not just half-way initialized. */
   pipe_mutex_unlock(dev_tab_mutex);

   return &ws->base;

fail_cache:
   pb_cache_deinit(&ws->bo_cache);
   do_winsys_deinit(ws);
fail_alloc:
   FREE(ws);
fail:
   pipe_mutex_unlock(dev_tab_mutex);
   return NULL;
}
@


1.1
log
@Initial revision
@
text
@d42 1
a42 1
#include "amdgpu_id.h"
d62 4
a74 1
   default:
d92 4
a98 14
/* Convert Sea Islands register values GB_ADDR_CFG and MC_ADDR_CFG
 * into GB_TILING_CONFIG register which is only present on R600-R700. */
static unsigned r600_get_gb_tiling_config(struct amdgpu_gpu_info *info)
{
   unsigned num_pipes = info->gb_addr_cfg & 0x7;
   unsigned num_banks = info->mc_arb_ramcfg & 0x3;
   unsigned pipe_interleave_bytes = (info->gb_addr_cfg >> 4) & 0x7;
   unsigned row_size = (info->gb_addr_cfg >> 28) & 0x3;

   return num_pipes | (num_banks << 4) |
         (pipe_interleave_bytes << 8) |
         (row_size << 12);
}

d100 1
a100 1
static boolean do_winsys_init(struct amdgpu_winsys *ws)
d105 2
a106 1
   uint32_t vce_version = 0, vce_feature = 0;
d108 13
d159 28
d218 2
d225 1
a225 1
   /* LLVM 3.6 is required for VI. */
d227 1
a227 2
       (HAVE_LLVM < 0x0306 ||
        (HAVE_LLVM == 0x0306 && MESA_LLVM_VERSION_PATCH < 1))) {
d235 20
d295 8
d314 4
d321 4
d326 1
a326 1
   ws->info.max_sclk = ws->amdinfo.max_engine_clk / 1000;
d330 2
d334 7
a340 8
   ws->info.has_userptr = TRUE;
   ws->info.r600_num_backends = ws->amdinfo.rb_pipes;
   ws->info.r600_clock_crystal_freq = ws->amdinfo.gpu_counter_freq;
   ws->info.r600_tiling_config = r600_get_gb_tiling_config(&ws->amdinfo);
   ws->info.r600_num_tile_pipes = cik_get_num_tile_pipes(&ws->amdinfo);
   ws->info.r600_max_pipes = ws->amdinfo.max_quad_shader_pipes; /* TODO: is this correct? */
   ws->info.r600_virtual_address = TRUE;
   ws->info.r600_has_dma = dma.available_rings != 0;
d342 2
a343 3
   /* Guess what the maximum compute unit number is by looking at the mask
    * of enabled CUs.
    */
d345 3
a347 7
      for (j = 0; j < ws->info.max_sh_per_se; j++) {
         unsigned max = util_last_bit(ws->amdinfo.cu_bitmap[i][j]);

         if (ws->info.max_compute_units < max)
            ws->info.max_compute_units = max;
      }
   ws->info.max_compute_units *= ws->info.max_se * ws->info.max_sh_per_se;
d351 1
a351 2
   ws->info.si_tile_mode_array_valid = TRUE;
   ws->info.si_backend_enabled_mask = ws->amdinfo.enabled_rb_pipes_mask;
a354 1
   ws->info.cik_macrotile_mode_array_valid = TRUE;
d356 6
a361 1
   ws->gart_page_size = alignment_info.size_remote;
d363 1
a363 1
   return TRUE;
d370 7
a376 1
   return FALSE;
d383 3
d387 4
a390 6

   ws->cman->destroy(ws->cman);
   ws->kman->destroy(ws->kman);
   AddrDestroy(ws->addrlib);

   amdgpu_device_deinitialize(ws->dev);
d400 3
a402 3
static boolean amdgpu_cs_request_feature(struct radeon_winsys_cs *rcs,
                                         enum radeon_feature_id fid,
                                         boolean enable)
d404 1
a404 1
   return FALSE;
d419 4
d433 3
d453 1
a453 1
static void amdgpu_read_registers(struct radeon_winsys *rws,
d459 2
a460 2
   amdgpu_read_mm_registers(ws->dev, reg_offset / 4, num_registers,
                            0xffffffff, 0, out);
d477 3
a479 1
static bool amdgpu_winsys_unref(struct radeon_winsys *ws)
d481 1
a481 1
   struct amdgpu_winsys *rws = (struct amdgpu_winsys*)ws;
d491 1
a491 1
   destroy = pipe_reference(&rws->reference, NULL);
d493 1
a493 1
      util_hash_table_remove(dev_tab, rws->dev);
d538 2
a539 4
   if (!ws) {
      pipe_mutex_unlock(dev_tab_mutex);
      return NULL;
   }
d545 2
a546 2
   if (!do_winsys_init(ws))
      goto fail;
d549 14
a562 7
   ws->kman = amdgpu_bomgr_create(ws);
   if (!ws->kman)
      goto fail;
   ws->cman = pb_cache_manager_create(ws->kman, 500000, 2.0f, 0,
			(ws->info.vram_size + ws->info.gart_size) / 8);
   if (!ws->cman)
      goto fail;
d575 1
a575 1
   amdgpu_bomgr_init_functions(ws);
d579 2
d583 3
d607 5
a613 5
   if (ws->cman)
      ws->cman->destroy(ws->cman);
   if (ws->kman)
      ws->kman->destroy(ws->kman);
   FREE(ws);
@


1.1.1.1
log
@import Mesa 11.0.6
@
text
@@


1.1.1.2
log
@Import Mesa 11.2.2
@
text
@d71 1
a88 4
   default:
       fprintf(stderr, "Invalid CIK pipe configuration, assuming P2\n");
       assert(!"this should never occur");
       return 2;
d92 14
d188 1
a188 1
   /* LLVM 3.6.1 is required for VI. */
d190 2
a191 1
       HAVE_LLVM == 0x0306 && MESA_LLVM_VERSION_PATCH < 1) {
d254 1
a254 1
   ws->info.max_shader_clock = ws->amdinfo.max_engine_clk / 1000;
d261 14
a274 6
   ws->info.num_render_backends = ws->amdinfo.rb_pipes;
   ws->info.clock_crystal_freq = ws->amdinfo.gpu_counter_freq;
   ws->info.num_tile_pipes = cik_get_num_tile_pipes(&ws->amdinfo);
   ws->info.pipe_interleave_bytes = 256 << ((ws->amdinfo.gb_addr_cfg >> 4) & 0x7);
   ws->info.has_virtual_memory = TRUE;
   ws->info.has_sdma = dma.available_rings != 0;
d276 4
a279 6
   /* Get the number of good compute units. */
   ws->info.num_good_compute_units = 0;
   for (i = 0; i < ws->info.max_se; i++)
      for (j = 0; j < ws->info.max_sh_per_se; j++)
         ws->info.num_good_compute_units +=
            util_bitcount(ws->amdinfo.cu_bitmap[i][j]);
d284 1
a284 1
   ws->info.enabled_rb_mask = ws->amdinfo.enabled_rb_pipes_mask;
d307 3
a309 2
   pb_cache_deinit(&ws->bo_cache);
   pipe_mutex_destroy(ws->global_bo_list_lock);
d311 1
d368 1
a368 1
static bool amdgpu_read_registers(struct radeon_winsys *rws,
d374 2
a375 2
   return amdgpu_read_mm_registers(ws->dev, reg_offset / 4, num_registers,
                                   0xffffffff, 0, out) == 0;
d392 1
a392 1
static bool amdgpu_winsys_unref(struct radeon_winsys *rws)
d394 1
a394 1
   struct amdgpu_winsys *ws = (struct amdgpu_winsys*)rws;
d404 1
a404 1
   destroy = pipe_reference(&ws->reference, NULL);
d406 1
a406 1
      util_hash_table_remove(dev_tab, ws->dev);
d464 7
a470 3
   pb_cache_init(&ws->bo_cache, 500000, 2.0f, 0,
                 (ws->info.vram_size + ws->info.gart_size) / 8,
                 amdgpu_bo_destroy, amdgpu_bo_can_reclaim);
d483 1
a483 1
   amdgpu_bo_init_functions(ws);
a486 2
   LIST_INITHEAD(&ws->global_bo_list);
   pipe_mutex_init(ws->global_bo_list_lock);
d512 4
a515 1
   pb_cache_deinit(&ws->bo_cache);
@


1.1.1.3
log
@Import Mesa 13.0.2
@
text
@d42 1
a42 1
#include "amd/common/amdgpu_id.h"
a61 4
#ifndef AMDGPU_INFO_NUM_EVICTIONS
#define AMDGPU_INFO_NUM_EVICTIONS		0x18
#endif

d96 1
a96 1
static bool do_winsys_init(struct amdgpu_winsys *ws, int fd)
d101 1
a101 2
   uint32_t vce_version = 0, vce_feature = 0, uvd_version = 0, uvd_feature = 0;
   uint32_t unused_feature;
a102 13
   drmDevicePtr devinfo;

   /* Get PCI info. */
   r = drmGetDevice(fd, &devinfo);
   if (r) {
      fprintf(stderr, "amdgpu: drmGetDevice failed.\n");
      goto fail;
   }
   ws->info.pci_domain = devinfo->businfo.pci->domain;
   ws->info.pci_bus = devinfo->businfo.pci->bus;
   ws->info.pci_dev = devinfo->businfo.pci->dev;
   ws->info.pci_func = devinfo->businfo.pci->func;
   drmFreeDevice(&devinfo);
a140 28
   r = amdgpu_query_firmware_version(ws->dev, AMDGPU_INFO_FW_GFX_ME, 0, 0,
				     &ws->info.me_fw_version, &unused_feature);
   if (r) {
      fprintf(stderr, "amdgpu: amdgpu_query_firmware_version(me) failed.\n");
      goto fail;
   }

   r = amdgpu_query_firmware_version(ws->dev, AMDGPU_INFO_FW_GFX_PFP, 0, 0,
				     &ws->info.pfp_fw_version, &unused_feature);
   if (r) {
      fprintf(stderr, "amdgpu: amdgpu_query_firmware_version(pfp) failed.\n");
      goto fail;
   }

   r = amdgpu_query_firmware_version(ws->dev, AMDGPU_INFO_FW_GFX_CE, 0, 0,
				     &ws->info.ce_fw_version, &unused_feature);
   if (r) {
      fprintf(stderr, "amdgpu: amdgpu_query_firmware_version(ce) failed.\n");
      goto fail;
   }

   r = amdgpu_query_firmware_version(ws->dev, AMDGPU_INFO_FW_UVD, 0, 0,
				     &uvd_version, &uvd_feature);
   if (r) {
      fprintf(stderr, "amdgpu: amdgpu_query_firmware_version(uvd) failed.\n");
      goto fail;
   }

a171 2
   else if (ws->info.family >= CHIP_TAHITI)
      ws->info.chip_class = SI;
a186 20
   case CHIP_TAHITI:
      ws->family = FAMILY_SI;
      ws->rev_id = SI_TAHITI_P_A0;
      break;
   case CHIP_PITCAIRN:
      ws->family = FAMILY_SI;
      ws->rev_id = SI_PITCAIRN_PM_A0;
      break;
   case CHIP_VERDE:
      ws->family = FAMILY_SI;
      ws->rev_id = SI_CAPEVERDE_M_A0;
      break;
   case CHIP_OLAND:
      ws->family = FAMILY_SI;
      ws->rev_id = SI_OLAND_M_A0;
      break;
   case CHIP_HAINAN:
      ws->family = FAMILY_SI;
      ws->rev_id = SI_HAINAN_V_A0;
      break;
a226 8
   case CHIP_POLARIS10:
      ws->family = FAMILY_VI;
      ws->rev_id = VI_POLARIS10_P_A0;
      break;
   case CHIP_POLARIS11:
      ws->family = FAMILY_VI;
      ws->rev_id = VI_POLARIS11_M_A0;
      break;
a237 4
   /* Set which chips have dedicated VRAM. */
   ws->info.has_dedicated_vram =
      !(ws->amdinfo.ids_flags & AMDGPU_IDS_FLAGS_FUSION);

a240 2
   /* The kernel can split large buffers, so we can do large allocations. */
   ws->info.max_alloc_size = MAX2(ws->info.vram_size, ws->info.gart_size) * 0.9;
a245 2
   ws->info.uvd_fw_version =
         uvd.available_rings ? uvd_version : 0;
d248 1
a248 1
   ws->info.has_userptr = true;
d253 1
a253 1
   ws->info.has_virtual_memory = true;
d265 1
d270 1
d272 1
a272 1
   ws->info.gart_page_size = alignment_info.size_remote;
d274 1
a274 6
   if (ws->info.chip_class == SI)
      ws->info.gfx_ib_pad_with_type2 = TRUE;

   ws->check_vm = strstr(debug_get_option("R600_DEBUG", ""), "check_vm") != NULL;

   return true;
d281 1
a281 7
   return false;
}

static void do_winsys_deinit(struct amdgpu_winsys *ws)
{
   AddrDestroy(ws->addrlib);
   amdgpu_device_deinitialize(ws->dev);
a287 3
   if (util_queue_is_initialized(&ws->cs_queue))
      util_queue_destroy(&ws->cs_queue);

a288 1
   pb_slabs_deinit(&ws->bo_slabs);
d291 2
a292 1
   do_winsys_deinit(ws);
d302 3
a304 3
static bool amdgpu_cs_request_feature(struct radeon_winsys_cs *rcs,
                                      enum radeon_feature_id fid,
                                      bool enable)
d306 1
a306 1
   return false;
a320 4
   case RADEON_MAPPED_VRAM:
      return ws->mapped_vram;
   case RADEON_MAPPED_GTT:
      return ws->mapped_gtt;
a330 3
   case RADEON_NUM_EVICTIONS:
      amdgpu_query_info(ws->dev, AMDGPU_INFO_NUM_EVICTIONS, 8, &retval);
      return retval;
a371 2
DEBUG_GET_ONCE_BOOL_OPTION(thread, "RADEON_THREAD", true)

d431 4
a434 2
   if (!ws)
      goto fail;
d440 2
a441 2
   if (!do_winsys_init(ws, fd))
      goto fail_alloc;
d444 1
a444 1
   pb_cache_init(&ws->bo_cache, 500000, ws->check_vm ? 1.0f : 2.0f, 0,
a447 11
   if (!pb_slabs_init(&ws->bo_slabs,
                      AMDGPU_SLAB_MIN_SIZE_LOG2, AMDGPU_SLAB_MAX_SIZE_LOG2,
                      12, /* number of heaps (domain/flags combinations) */
                      ws,
                      amdgpu_bo_can_reclaim_slab,
                      amdgpu_bo_slab_alloc,
                      amdgpu_bo_slab_free))
      goto fail_cache;

   ws->info.min_alloc_size = 1 << AMDGPU_SLAB_MIN_SIZE_LOG2;

a466 3
   if (sysconf(_SC_NPROCESSORS_ONLN) > 1 && debug_get_option_thread())
      util_queue_init(&ws->cs_queue, "amdgpu_cs", 8, 1);

d488 2
a489 1
fail_cache:
a490 2
   do_winsys_deinit(ws);
fail_alloc:
a491 2
fail:
   pipe_mutex_unlock(dev_tab_mutex);
@


1.1.1.4
log
@Import Mesa 13.0.6
@
text
@d321 2
a322 4
   /* The kernel can split large buffers in VRAM but not in GTT, so large
    * allocations can fail or cause buffer movement failures in the kernel.
    */
   ws->info.max_alloc_size = MIN2(ws->info.vram_size * 0.9, ws->info.gart_size * 0.7);
@


1.1.1.5
log
@Import Mesa 17.1.6
@
text
@a42 2
#include "amd/common/sid.h"
#include "amd/common/gfx9d.h"
d62 4
d67 1
a67 1
static mtx_t dev_tab_mutex = _MTX_INITIALIZER_NP;
d103 1
a103 1
   struct amdgpu_heap_info vram, vram_vis, gtt;
d111 1
a111 1
   r = drmGetDevice2(fd, 0, &devinfo);
d113 1
a113 1
      fprintf(stderr, "amdgpu: drmGetDevice2 failed.\n");
a140 8
   r = amdgpu_query_heap_info(ws->dev, AMDGPU_GEM_DOMAIN_VRAM,
                              AMDGPU_GEM_CREATE_CPU_ACCESS_REQUIRED,
                              &vram_vis);
   if (r) {
      fprintf(stderr, "amdgpu: amdgpu_query_heap_info(vram_vis) failed.\n");
      goto fail;
   }

d214 1
a214 3
   if (ws->info.family >= CHIP_VEGA10)
      ws->info.chip_class = GFX9;
   else if (ws->info.family >= CHIP_TONGA)
d225 5
a229 4
   /* LLVM 5.0 is required for GFX9. */
   if (ws->info.chip_class >= GFX9 && HAVE_LLVM < 0x0500) {
      fprintf(stderr, "amdgpu: LLVM 5.0 is required, got LLVM %i.%i\n",
              HAVE_LLVM >> 8, HAVE_LLVM & 255);
a302 12
   case CHIP_POLARIS12:
      ws->family = FAMILY_VI;
      ws->rev_id = VI_POLARIS12_V_A0;
      break;
   case CHIP_VEGA10:
      ws->family = FAMILY_AI;
      ws->rev_id = AI_VEGA10_P_A0;
      break;
   case CHIP_RAVEN:
      ws->family = FAMILY_RV;
      ws->rev_id = RAVEN_A0;
      break;
a320 1
   ws->info.vram_vis_size = vram_vis.heap_size;
d337 2
a338 10
   ws->info.tcc_cache_line_size = 64; /* TC L2 line size on GCN */
   if (ws->info.chip_class == GFX9) {
      ws->info.num_tile_pipes = 1 << G_0098F8_NUM_PIPES(ws->amdinfo.gb_addr_cfg);
      ws->info.pipe_interleave_bytes =
         256 << G_0098F8_PIPE_INTERLEAVE_SIZE_GFX9(ws->amdinfo.gb_addr_cfg);
   } else {
      ws->info.num_tile_pipes = cik_get_num_tile_pipes(&ws->amdinfo);
      ws->info.pipe_interleave_bytes =
         256 << G_0098F8_PIPE_INTERLEAVE_SIZE_GFX6(ws->amdinfo.gb_addr_cfg);
   }
d386 1
a386 1
   mtx_destroy(&ws->bo_fence_lock);
d389 1
a389 1
   mtx_destroy(&ws->global_bo_list_lock);
a424 2
   case RADEON_NUM_MAPPED_BUFFERS:
      return ws->num_mapped_buffers;
d428 2
a429 4
   case RADEON_NUM_GFX_IBS:
      return ws->num_gfx_IBs;
   case RADEON_NUM_SDMA_IBS:
      return ws->num_sdma_IBs;
a438 4
   case RADEON_VRAM_VIS_USAGE:
      amdgpu_query_heap_info(ws->dev, AMDGPU_GEM_DOMAIN_VRAM,
                             AMDGPU_GEM_CREATE_CPU_ACCESS_REQUIRED, &heap);
      return heap.heap_usage;
a442 2
      amdgpu_query_sensor_info(ws->dev, AMDGPU_INFO_SENSOR_GPU_TEMP, 4, &retval);
      return retval;
a443 2
      amdgpu_query_sensor_info(ws->dev, AMDGPU_INFO_SENSOR_GFX_SCLK, 4, &retval);
      return retval;
d445 1
a445 2
      amdgpu_query_sensor_info(ws->dev, AMDGPU_INFO_SENSOR_GFX_MCLK, 4, &retval);
      return retval;
a448 2
   case RADEON_CS_THREAD_TIME:
      return util_queue_get_thread_time_nano(&ws->cs_queue, 0);
d477 2
d489 1
a489 1
   mtx_lock(&dev_tab_mutex);
d495 1
a495 1
   mtx_unlock(&dev_tab_mutex);
d515 1
a515 1
   mtx_lock(&dev_tab_mutex);
d523 1
a523 1
      mtx_unlock(&dev_tab_mutex);
d532 1
a532 1
      mtx_unlock(&dev_tab_mutex);
d580 2
a581 2
   (void) mtx_init(&ws->global_bo_list_lock, mtx_plain);
   (void) mtx_init(&ws->bo_fence_lock, mtx_plain);
d583 2
a584 5
   if (!util_queue_init(&ws->cs_queue, "amdgpu_cs", 8, 1)) {
      amdgpu_winsys_destroy(&ws->base);
      mtx_unlock(&dev_tab_mutex);
      return NULL;
   }
d594 1
a594 1
      mtx_unlock(&dev_tab_mutex);
d603 1
a603 1
   mtx_unlock(&dev_tab_mutex);
d613 1
a613 1
   mtx_unlock(&dev_tab_mutex);
@


