V3 4
FL /home/mgrinda/CPLD/CPLDStephOld/CPLDStephOld/CPLDLoaderSteph_old.vhd 2011/06/28.17:10:34 O.40d
FL /home/mgrinda/netfpga_10g_dev_WORKING_BOOT/projects/configuration_test/CPLD/configuration_test/CPLDLoaderSteph_old.vhd 2011/07/05.18:18:00 O.40d
EN work/CPLDLoaderSteph 1309886289 \
      FL /home/mgrinda/netfpga_10g_dev_WORKING_BOOT/projects/configuration_test/CPLD/configuration_test/CPLDLoaderSteph_old.vhd \
      PB ieee/std_logic_1164 1296775758 PB ieee/std_logic_arith 1296775759 \
      PB ieee/STD_LOGIC_UNSIGNED 1296775760
AR work/CPLDLoaderSteph/structural 1309886290 \
      FL /home/mgrinda/netfpga_10g_dev_WORKING_BOOT/projects/configuration_test/CPLD/configuration_test/CPLDLoaderSteph_old.vhd \
      EN work/CPLDLoaderSteph 1309886289
