Model {
  Name			  "rtwdemo_memsec"
  Version		  7.6
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    2
    Inport {
      BusObject		      ""
      Name		      "In1"
    }
    Inport {
      BusObject		      ""
      Name		      "In2"
    }
    NumRootOutports	    2
    Outport {
      BusObject		      ""
      BusOutputAsStruct	      "off"
      Name		      "Out1"
    }
    Outport {
      BusObject		      ""
      BusOutputAsStruct	      "off"
      Name		      "Out2"
    }
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.69"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  Description		  "Memory Sections for Generated Functions and Data"
  SavedCharacterEncoding  "US-ASCII"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  Created		  "Tue Dec  6 12:41:30 2005"
  Creator		  "The MathWorks Inc."
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Wed Jul  7 21:33:13 2010"
  RTWModifiedTimeStamp	  175469107
  ModelVersionFormat	  "1.%<AutoIncrement:69>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  off
  BrowserShowLibraryLinks on
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock off
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.10.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.10.0"
	  StartTime		  "0.0"
	  StopTime		  "12.0"
	  AbsTol		  "auto"
	  FixedStep		  "1"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  ConcurrentTasks	  off
	  Solver		  "FixedStepDiscrete"
	  SolverName		  "FixedStepDiscrete"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	  Array {
	    Type		    "Struct"
	    Dimension		    1
	    MATStruct {
	      SampleTime	      "1"
	      Offset		      "0"
	      Priority		      [20.0]
	    }
	    PropName		    "SampleTimeProperty"
	  }
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.10.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  off
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  off
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.10.0"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  on
	  UseIntDivNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  on
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Individual arguments"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  on
	  DataBitsets		  on
	  UseTempVars		  on
	  ZeroExternalMemoryAtStartup off
	  ZeroInternalMemoryAtStartup off
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection on
	  EfficientFloat2IntCast  on
	  EfficientMapNaN2IntZero off
	  OptimizeModelRefInitCode on
	  LifeSpan		  "1"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.10.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorOnBusTreatedAsVector"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.10.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Zero"
	  ProdEndianess		  "LittleEndian"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "Generic->32-bit Embedded Processor"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Generic->32-bit Embedded Processor"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.10.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.10.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.10.0"
	  SystemTargetFile	  "ert.tlc"
	  GenCodeOnly		  on
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "ert_default_tmf"
	  Description		  "Real-Time Workshop Embedded Coder (no auto configuration)"
	  GenerateReport	  on
	  SaveLog		  off
	  RTWVerbose		  off
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ProcessScript		  "ert_make_rtw_hook"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport on
	  LaunchReport		  on
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateSLWebview	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.10.0"
	      ForceParamTrailComments on
	      GenerateComments	      on
	      IgnoreCustomStorageClasses off
	      IgnoreTestpoints	      on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     on
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "rt$N$M"
	      CustomSymbolStrType     "$N$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      on
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.ERTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.10.0"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTCodeCoverageTool     "None"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   on
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  off
	      GeneratePreprocessorConditionals "Use local settings"
	      CombineOutputUpdateFcns on
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   on
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    on
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      off
	      MultiInstanceERTCode    off
	      SupportNonFinite	      off
	      SupportComplex	      off
	      PurelyIntegerCode	      off
	      SupportContinuousTime   off
	      SupportNonInlinedSFcns  off
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant on
	      CPPClassGenCompliant    on
	      AutosarCompliant	      off
	      GenerateErtSFunction    off
	      CreateSILPILBlock	      "None"
	      GenerateASAP2	      off
	      ExtMode		      off
	      ExtModeTransport	      0
	      ExtModeStaticAlloc      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTesting	      off
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      InlinedParameterPlacement	"NonHierarchical"
	      TargetOS		      "BareBoardExample"
	      MultiInstanceErrorCode  "Error"
	      RateGroupingCode	      on
	      RootIOFormat	      "Individual arguments"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      ERTSrcFileBannerTemplate "ert_code_template.cgt"
	      ERTHdrFileBannerTemplate "ert_code_template.cgt"
	      ERTDataSrcFileTemplate  "ert_code_template.cgt"
	      ERTDataHdrFileTemplate  "ert_code_template.cgt"
	      ERTCustomFileTemplate   "example_file_process.tlc"
	      CoverageDialogOpen      "off"
	      ModuleNamingRule	      "Unspecified"
	      SignalDisplayLevel      10
	      ParamTuneLevel	      10
	      GlobalDataDefinition    "Auto"
	      DataDefinitionFile      "global.c"
	      GlobalDataReference     "Auto"
	      ERTFilePackagingFormat  "Modular"
	      DataReferenceFile	      "global.h"
	      GRTInterface	      off
	      PreserveExpressionOrder off
	      PreserveIfCondition     off
	      ConvertIfToSwitch	      off
	      PreserveExternInFcnDecls on
	      EnableUserReplacementTypes off
	      Array {
		Type			"Struct"
		Dimension		1
		MATStruct {
		  double		  ""
		  single		  ""
		  int32			  ""
		  int16			  ""
		  int8			  ""
		  uint32		  ""
		  uint16		  ""
		  uint8			  ""
		  boolean		  ""
		  int			  ""
		  uint			  ""
		  char			  ""
		}
		PropName		"ReplacementTypes"
	      }
	      MemSecPackage	      "ECoderDemos"
	      MemSecDataConstants     "MediumMemory"
	      MemSecDataIO	      "MediumMemory"
	      MemSecDataInternal      "MediumMemory"
	      MemSecDataParameters    "MediumMemory"
	      MemSecFuncInitTerm      "MediumMemory"
	      MemSecFuncExecute	      "MediumMemory"
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 516, 260, 1412, 948 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "SUSE Serif"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "SUSE Serif"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "SUSE Serif"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Inport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      UnitDelay
      X0		      "0"
      InputProcessing	      "Inherited"
      SampleTime	      "1"
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
  }
  System {
    Name		    "rtwdemo_memsec"
    Location		    [199, 121, 1019, 716]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    34
    Block {
      BlockType		      Inport
      Name		      "In1"
      SID		      1
      Position		      [125, 48, 155, 62]
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "double"
      PortDimensions	      "1"
      SampleTime	      "1"
      SignalType	      "real"
      SamplingMode	      "Sample based"
    }
    Block {
      BlockType		      Inport
      Name		      "In2"
      SID		      2
      Position		      [110, 143, 140, 157]
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      Port		      "2"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "double"
      PortDimensions	      "1"
      SampleTime	      "1"
      SignalType	      "real"
      SamplingMode	      "Sample based"
    }
    Block {
      BlockType		      SubSystem
      Name		      " View Memory Sections"
      SID		      3
      Ports		      []
      Position		      [652, 400, 789, 464]
      BackgroundColor	      "yellow"
      ShowName		      off
      OpenFcn		      "if ecoderinstalled                                               \n                             "
      "                                    \ndlg = slCfgPrmDlg(bdroot,'Open');                                      \nd"
      "lg = slCfgPrmDlg(bdroot,'TurnToPage','Memory Sections'); clear dlg;             \n                              "
      "                                   \nelse                                                             \n        "
      "                                                         \nerrordlg(sprintf('This demo requires Real-Time Worksh"
      "op Embedded Coder.'))\n                                                                 \nend                   "
      "                                           "
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      PermitHierarchicalResolution "ExplicitOnly"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDisplay	      "disp('Memory Sections\\nFor This Model\\n(double-click)')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      System {
	Name			" View Memory Sections"
	Location		[150, 180, 648, 480]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Build ERT"
      SID		      4
      Ports		      []
      Position		      [653, 483, 788, 550]
      BackgroundColor	      "lightBlue"
      ShowName		      off
      LibraryVersion	      "1.105"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      SourceBlock	      "rtwdemowidgets/Build ERT"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      attrib_overrides	      "{'MemSecPackage'; 'MemSecDataConstants'; 'MemSecDataIO'; 'MemSecDataInternal'; 'MemSecDa"
      "taParameters'; 'MemSecFuncInitTerm'; 'MemSecFuncExecute'; 'ERTFilePackagingFormat'}"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Data Object Wizard"
      SID		      5
      Description	      "cscdesigner\n           \n           "
      Ports		      []
      Position		      [650, 324, 791, 384]
      BackgroundColor	      "yellow"
      ShowName		      off
      OpenFcn		      "if ecoderinstalled                                               \n                             "
      "                                    \ncscdesigner ECoderDemos                                          \n       "
      "                                                          \nelse                                                "
      "             \n                                                       \nerrordlg(sprintf('This demo requires Rea"
      "l-Time Workshop Embedded Coder.'))\n                                                                           \n"
      "end                                                              "
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      PermitHierarchicalResolution "ExplicitOnly"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "Custom storage class designer"
      MaskDescription	      "Custom storage class designer for defining custom storage classes and memory sections ins"
      "ide a package."
      MaskHelp		      "helpview([docroot,'/toolbox/ecoder/helptargets.map'],'data_obj_wiz');"
      MaskDisplay	      "disp('Memory Section\\nDefinitions\\n(double-click)');\n"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Data Object Wizard"
	Location		[428, 296, 926, 596]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem"
	  SID			  6
	  Ports			  []
	  Position		  [130, 60, 230, 110]
	  PermitHierarchicalResolution "ExplicitOnly"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem"
	    Location		    [433, 403, 931, 703]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Data Object Wizard1"
      SID		      7
      Description	      "User documentation"
      Ports		      []
      Position		      [650, 249, 791, 309]
      BackgroundColor	      "yellow"
      ShowName		      off
      OpenFcn		      "if ecoderinstalled                                               \n                             "
      "                                    \nhelpview([docroot '/toolbox/ecoder/helptargets.map'], 'memsects')\n       "
      "                                                          \nelse                                                "
      "             \n                                                       \nerrordlg(sprintf('This demo requires Rea"
      "l-Time Workshop Embedded Coder.'))\n                                                                           \n"
      "end                                                              "
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      PermitHierarchicalResolution "ExplicitOnly"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "Memory section documentation"
      MaskDescription	      "Memory section documentation"
      MaskDisplay	      "disp('View User\\nDocumentation\\n(double-click)')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Data Object Wizard1"
	Location		[428, 296, 926, 596]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem"
	  SID			  8
	  Ports			  []
	  Position		  [130, 60, 230, 110]
	  PermitHierarchicalResolution "ExplicitOnly"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem"
	    Location		    [433, 403, 931, 703]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "FastSubsys"
      SID		      9
      Ports		      [1, 1]
      Position		      [330, 117, 430, 183]
      BackgroundColor	      "darkGreen"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      PermitHierarchicalResolution "ExplicitOnly"
      TreatAsAtomicUnit	      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Function"
      RTWFileNameOpts	      "Use subsystem name"
      FunctionWithSeparateData on
      RTWMemSecFuncInitTerm   "FastMemory"
      RTWMemSecFuncExecute    "FastMemory"
      RTWMemSecDataConstants  "FastMemory"
      RTWMemSecDataInternal   "FastMemory"
      RTWMemSecDataParameters "FastMemory"
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"FastSubsys"
	Location		[62, 122, 345, 241]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In"
	  SID			  10
	  Position		  [25, 38, 55, 52]
	  FontSize		  12
	  FontWeight		  "bold"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay "
	  SID			  11
	  Position		  [115, 28, 150, 62]
	  FontSize		  12
	  FontWeight		  "bold"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out"
	  SID			  12
	  Position		  [215, 38, 245, 52]
	  FontSize		  12
	  FontWeight		  "bold"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "In"
	  SrcPort		  1
	  DstBlock		  "Unit Delay "
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Unit Delay "
	  SrcPort		  1
	  DstBlock		  "Out"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "InheritFromModel"
      SID		      13
      Ports		      [1, 1]
      Position		      [310, 22, 405, 88]
      BackgroundColor	      "yellow"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      PermitHierarchicalResolution "ExplicitOnly"
      TreatAsAtomicUnit	      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Function"
      RTWFileNameOpts	      "Use subsystem name"
      FunctionWithSeparateData on
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"InheritFromModel"
	Location		[63, 122, 346, 241]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In"
	  SID			  14
	  Position		  [25, 38, 55, 52]
	  FontSize		  12
	  FontWeight		  "bold"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay"
	  SID			  15
	  Position		  [115, 28, 150, 62]
	  FontSize		  12
	  FontWeight		  "bold"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out"
	  SID			  16
	  Position		  [215, 38, 245, 52]
	  FontSize		  12
	  FontWeight		  "bold"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Unit Delay"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In"
	  SrcPort		  1
	  DstBlock		  "Unit Delay"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Key: Fast"
      SID		      17
      Ports		      []
      Position		      [30, 109, 91, 138]
      BackgroundColor	      "darkGreen"
      ShowName		      off
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      PermitHierarchicalResolution "ExplicitOnly"
      TreatAsAtomicUnit	      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Function"
      FunctionWithSeparateData on
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDisplay	      "disp('Fast')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Key: Fast"
	Location		[132, 123, 640, 324]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Annotation {
	  Name			  "The \"FastMemory\" memory section is defined to generate the following\ncomment and pragma before the rel"
	  "evant functions and data:"
	  Position		  [22, 45]
	  HorizontalAlignment	  "left"
	  FontSize		  12
	}
	Annotation {
	  Name			  "/* This memory is fast but expensive */\n#pragma FAST_MEM(%<identifier>)"
	  Position		  [42, 100]
	  HorizontalAlignment	  "left"
	  ForegroundColor	  "blue"
	  FontName		  "Courier New"
	  FontSize		  12
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Key: Inherit"
      SID		      18
      Ports		      []
      Position		      [30, 74, 91, 103]
      BackgroundColor	      "yellow"
      ShowName		      off
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      PermitHierarchicalResolution "ExplicitOnly"
      TreatAsAtomicUnit	      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Function"
      FunctionWithSeparateData on
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDisplay	      "disp('Inherit')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Key: Inherit"
	Location		[132, 122, 701, 324]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Annotation {
	  Name			  "The model is configured to generate its functions and data into \"MediumMemory\".\nAs a result, the follo"
	  "wing comment and pragma are generated before the model's\nfunctions and data.  Unless otherwise specified, subsyste"
	  "ms use the same\nmemory sections as the model ('Inherit from model')."
	  Position		  [17, 45]
	  HorizontalAlignment	  "left"
	  FontSize		  12
	}
	Annotation {
	  Name			  "/* This memory is of moderate speed and cost */\n#pragma MEDIUM_MEM(%<identifier>)"
	  Position		  [37, 110]
	  HorizontalAlignment	  "left"
	  ForegroundColor	  "blue"
	  FontName		  "Courier New"
	  FontSize		  12
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Key: None"
      SID		      19
      Ports		      []
      Position		      [30, 144, 91, 173]
      BackgroundColor	      "gray"
      ShowName		      off
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      PermitHierarchicalResolution "ExplicitOnly"
      TreatAsAtomicUnit	      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Function"
      FunctionWithSeparateData on
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDisplay	      "disp('None')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Key: None"
	Location		[133, 123, 610, 324]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Annotation {
	  Name			  "The \"Default\" memory section does not generate any comments or\npragmas around the corresponding functi"
	  "ons and data."
	  Position		  [22, 35]
	  HorizontalAlignment	  "left"
	  FontSize		  12
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Key: Slow"
      SID		      20
      Ports		      []
      Position		      [30, 39, 91, 68]
      BackgroundColor	      "red"
      ShowName		      off
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      PermitHierarchicalResolution "ExplicitOnly"
      TreatAsAtomicUnit	      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Function"
      FunctionWithSeparateData on
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDisplay	      "disp('Slow')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Key: Slow"
	Location		[131, 123, 627, 324]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Annotation {
	  Name			  "The \"SlowMemory\" memory section is defined to generate the following\ncomment and pragma before the rel"
	  "evant functions and data:"
	  Position		  [12, 35]
	  HorizontalAlignment	  "left"
	  FontSize		  12
	}
	Annotation {
	  Name			  "/* This memory is cheap but slow */\n#pragma SLOW_MEM(%<identifier>)"
	  Position		  [32, 90]
	  HorizontalAlignment	  "left"
	  ForegroundColor	  "blue"
	  FontName		  "Courier New"
	  FontSize		  12
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "NoPragmas"
      SID		      21
      Ports		      [1, 1]
      Position		      [475, 118, 575, 182]
      BackgroundColor	      "gray"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      PermitHierarchicalResolution "ExplicitOnly"
      TreatAsAtomicUnit	      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Function"
      RTWFileNameOpts	      "Use subsystem name"
      FunctionWithSeparateData on
      RTWMemSecFuncInitTerm   "Default"
      RTWMemSecFuncExecute    "Default"
      RTWMemSecDataConstants  "Default"
      RTWMemSecDataInternal   "Default"
      RTWMemSecDataParameters "Default"
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"NoPragmas"
	Location		[63, 122, 346, 241]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In"
	  SID			  22
	  Position		  [25, 38, 55, 52]
	  FontSize		  12
	  FontWeight		  "bold"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay"
	  SID			  23
	  Position		  [115, 28, 150, 62]
	  FontSize		  12
	  FontWeight		  "bold"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out"
	  SID			  24
	  Position		  [215, 38, 245, 52]
	  FontSize		  12
	  FontWeight		  "bold"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "In"
	  SrcPort		  1
	  DstBlock		  "Unit Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Unit Delay"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "SlowSubsys"
      SID		      25
      Ports		      [1, 1]
      Position		      [180, 118, 280, 182]
      BackgroundColor	      "red"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      PermitHierarchicalResolution "ExplicitOnly"
      TreatAsAtomicUnit	      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Function"
      RTWFileNameOpts	      "Use subsystem name"
      FunctionWithSeparateData on
      RTWMemSecFuncInitTerm   "SlowMemory"
      RTWMemSecFuncExecute    "SlowMemory"
      RTWMemSecDataConstants  "SlowMemory"
      RTWMemSecDataInternal   "SlowMemory"
      RTWMemSecDataParameters "SlowMemory"
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"SlowSubsys"
	Location		[62, 122, 346, 242]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In"
	  SID			  26
	  Position		  [25, 38, 55, 52]
	  FontSize		  12
	  FontWeight		  "bold"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay"
	  SID			  27
	  Position		  [115, 28, 150, 62]
	  FontSize		  12
	  FontWeight		  "bold"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out"
	  SID			  28
	  Position		  [215, 38, 245, 52]
	  FontSize		  12
	  FontWeight		  "bold"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "In"
	  SrcPort		  1
	  DstBlock		  "Unit Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Unit Delay"
	  SrcPort		  1
	  DstBlock		  "Out"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      UnitDelay
      Name		      "Unit Delay"
      SID		      32
      Position		      [475, 38, 510, 72]
      BackgroundColor	      "yellow"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
    }
    Block {
      BlockType		      UnitDelay
      Name		      "Unit Delay1"
      SID		      33
      Position		      [630, 133, 665, 167]
      BackgroundColor	      "yellow"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
    }
    Block {
      BlockType		      UnitDelay
      Name		      "Unit Delay2"
      SID		      34
      Position		      [210, 38, 245, 72]
      BackgroundColor	      "yellow"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
    }
    Block {
      BlockType		      Outport
      Name		      "Out1"
      SID		      30
      Position		      [595, 48, 625, 62]
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      IconDisplay	      "Port number"
    }
    Block {
      BlockType		      Outport
      Name		      "Out2"
      SID		      31
      Position		      [700, 143, 730, 157]
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      Port		      "2"
      IconDisplay	      "Port number"
    }
    Line {
      SrcBlock		      "In2"
      SrcPort		      1
      DstBlock		      "SlowSubsys"
      DstPort		      1
    }
    Line {
      SrcBlock		      "FastSubsys"
      SrcPort		      1
      DstBlock		      "NoPragmas"
      DstPort		      1
    }
    Line {
      SrcBlock		      "In1"
      SrcPort		      1
      DstBlock		      "Unit Delay2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "InheritFromModel"
      SrcPort		      1
      DstBlock		      "Unit Delay"
      DstPort		      1
    }
    Line {
      SrcBlock		      "SlowSubsys"
      SrcPort		      1
      DstBlock		      "FastSubsys"
      DstPort		      1
    }
    Line {
      SrcBlock		      "NoPragmas"
      SrcPort		      1
      DstBlock		      "Unit Delay1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Unit Delay"
      SrcPort		      1
      DstBlock		      "Out1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Unit Delay1"
      SrcPort		      1
      DstBlock		      "Out2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Unit Delay2"
      SrcPort		      1
      DstBlock		      "InheritFromModel"
      DstPort		      1
    }
    Annotation {
      Name		      "\\bfDescription\\rm\nThis model demonstrates how to insert pragmas for functions and data in genera"
      "ted code.\n                                    \n\\bfInstructions\\rm\n1. Learn about memory sections by clickin"
      "g the documentation link to the right.\n\n2. View the memory sections in the ECoderDemos package by clicking the"
      " button \n    to the right and then selecting the Memory Sections tab.\n\n3. View the memory sections selected f"
      "or this model by clicking the button to the right.\n    The model-level settings are also the default settings f"
      "or atomic subsystems.\n\n4. Open the SubSystem Parameters dialog for the subsystems to see the\n    memory secti"
      "on settings for each of the atomic subsystems in this model.\n\n5. Generate code by clicking the button to the r"
      "ight.  An HTML report is displayed\n    automatically.  Inspect the data and function definitions in the .c file"
      "s and observe\n    how the generated pragmas correspond to the selected memory sections."
      Position		      [37, 400]
      HorizontalAlignment     "left"
      DropShadow	      on
      Interpreter	      "tex"
      FontName		      "Arial"
      FontSize		      14
    }
    Annotation {
      Name		      "Copyright 1994-2009 The MathWorks, Inc."
      Position		      [357, 571]
      VerticalAlignment	      "top"
    }
  }
}
