
*** Running vivado
    with args -log single_port_blockram.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source single_port_blockram.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source single_port_blockram.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7vx690tffg1761-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/auto_constraints.xdc]
Finished Parsing XDC File [/home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/auto_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1407.410 ; gain = 407.715 ; free physical = 3473 ; free virtual = 13690
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1472.078 ; gain = 45.016 ; free physical = 3448 ; free virtual = 13665
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: b09912c9

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b09912c9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2043.305 ; gain = 0.000 ; free physical = 2901 ; free virtual = 13119

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: b09912c9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2043.305 ; gain = 0.000 ; free physical = 2901 ; free virtual = 13119

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: b09912c9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2043.305 ; gain = 0.000 ; free physical = 2901 ; free virtual = 13119

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: b09912c9

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2043.305 ; gain = 0.000 ; free physical = 2901 ; free virtual = 13119

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2043.305 ; gain = 0.000 ; free physical = 2901 ; free virtual = 13119
Ending Logic Optimization Task | Checksum: b09912c9

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2043.305 ; gain = 0.000 ; free physical = 2901 ; free virtual = 13119

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: b09912c9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2187.344 ; gain = 0.000 ; free physical = 2854 ; free virtual = 13071
Ending Power Optimization Task | Checksum: b09912c9

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2187.344 ; gain = 144.039 ; free physical = 2854 ; free virtual = 13071
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2187.344 ; gain = 779.934 ; free physical = 2854 ; free virtual = 13071
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2187.344 ; gain = 0.000 ; free physical = 2851 ; free virtual = 13071
INFO: [Common 17-1381] The checkpoint '/home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/single_port_blockram.runs/impl_run/single_port_blockram_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/single_port_blockram.runs/impl_run/single_port_blockram_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2187.344 ; gain = 0.000 ; free physical = 2844 ; free virtual = 13064
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2187.344 ; gain = 0.000 ; free physical = 2844 ; free virtual = 13064

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f00be18e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2187.344 ; gain = 0.000 ; free physical = 2844 ; free virtual = 13063

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 1d8bbcae0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2187.344 ; gain = 0.000 ; free physical = 2836 ; free virtual = 13055

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1d8bbcae0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2187.344 ; gain = 0.000 ; free physical = 2836 ; free virtual = 13055
Phase 1 Placer Initialization | Checksum: 1d8bbcae0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2187.344 ; gain = 0.000 ; free physical = 2814 ; free virtual = 13033

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 124a23763

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2211.906 ; gain = 24.562 ; free physical = 2783 ; free virtual = 13003

Phase 3 Post Placement Optimization and Clean-Up

Phase 3.1 Post Commit Optimization
Phase 3.1 Post Commit Optimization | Checksum: 124a23763

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2211.906 ; gain = 24.562 ; free physical = 2783 ; free virtual = 13003

Phase 3.2 Post Placement Cleanup
Phase 3.2 Post Placement Cleanup | Checksum: 124a23763

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2211.906 ; gain = 24.562 ; free physical = 2783 ; free virtual = 13003

Phase 3.3 Placer Reporting
Phase 3.3 Placer Reporting | Checksum: 124a23763

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2211.906 ; gain = 24.562 ; free physical = 2783 ; free virtual = 13003

Phase 3.4 Final Placement Cleanup
Phase 3.4 Final Placement Cleanup | Checksum: 124a23763

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2211.906 ; gain = 24.562 ; free physical = 2783 ; free virtual = 13003
Phase 3 Post Placement Optimization and Clean-Up | Checksum: 124a23763

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2211.906 ; gain = 24.562 ; free physical = 2783 ; free virtual = 13003
Ending Placer Task | Checksum: 123c2629b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2211.906 ; gain = 24.562 ; free physical = 2783 ; free virtual = 13003
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2211.906 ; gain = 24.562 ; free physical = 2783 ; free virtual = 13003
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2211.906 ; gain = 0.000 ; free physical = 2781 ; free virtual = 13003
INFO: [Common 17-1381] The checkpoint '/home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/single_port_blockram.runs/impl_run/single_port_blockram_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2211.906 ; gain = 0.000 ; free physical = 2783 ; free virtual = 13003
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2211.906 ; gain = 0.000 ; free physical = 2782 ; free virtual = 13003
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2211.906 ; gain = 0.000 ; free physical = 2783 ; free virtual = 13003
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: cdd9812e ConstDB: 0 ShapeSum: 55e8e16d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 119852f17

Time (s): cpu = 00:01:05 ; elapsed = 00:00:35 . Memory (MB): peak = 2632.047 ; gain = 420.141 ; free physical = 2340 ; free virtual = 12560

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 119852f17

Time (s): cpu = 00:01:05 ; elapsed = 00:00:35 . Memory (MB): peak = 2632.047 ; gain = 420.141 ; free physical = 2340 ; free virtual = 12560

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 119852f17

Time (s): cpu = 00:01:05 ; elapsed = 00:00:35 . Memory (MB): peak = 2656.422 ; gain = 444.516 ; free physical = 2315 ; free virtual = 12536

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 119852f17

Time (s): cpu = 00:01:05 ; elapsed = 00:00:35 . Memory (MB): peak = 2656.422 ; gain = 444.516 ; free physical = 2315 ; free virtual = 12536
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16db103d1

Time (s): cpu = 00:01:07 ; elapsed = 00:00:37 . Memory (MB): peak = 2704.000 ; gain = 492.094 ; free physical = 2268 ; free virtual = 12488
Phase 2 Router Initialization | Checksum: 16db103d1

Time (s): cpu = 00:01:07 ; elapsed = 00:00:37 . Memory (MB): peak = 2704.000 ; gain = 492.094 ; free physical = 2268 ; free virtual = 12488

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: d1b21f6e

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 2704.000 ; gain = 492.094 ; free physical = 2268 ; free virtual = 12488

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 80983632

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 2704.000 ; gain = 492.094 ; free physical = 2268 ; free virtual = 12488
Phase 4.1 Global Iteration 0 | Checksum: 80983632

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 2704.000 ; gain = 492.094 ; free physical = 2268 ; free virtual = 12488
Phase 4 Rip-up And Reroute | Checksum: 80983632

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 2704.000 ; gain = 492.094 ; free physical = 2268 ; free virtual = 12488

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 80983632

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 2704.000 ; gain = 492.094 ; free physical = 2268 ; free virtual = 12488

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 80983632

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 2704.000 ; gain = 492.094 ; free physical = 2268 ; free virtual = 12488
Phase 5 Delay and Skew Optimization | Checksum: 80983632

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 2704.000 ; gain = 492.094 ; free physical = 2268 ; free virtual = 12488

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 80983632

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 2704.000 ; gain = 492.094 ; free physical = 2268 ; free virtual = 12488
Phase 6.1 Hold Fix Iter | Checksum: 80983632

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 2704.000 ; gain = 492.094 ; free physical = 2268 ; free virtual = 12488
Phase 6 Post Hold Fix | Checksum: 80983632

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 2704.000 ; gain = 492.094 ; free physical = 2268 ; free virtual = 12488

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0857964 %
  Global Horizontal Routing Utilization  = 0.0307192 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 80983632

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 2704.000 ; gain = 492.094 ; free physical = 2268 ; free virtual = 12488

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 80983632

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 2704.000 ; gain = 492.094 ; free physical = 2268 ; free virtual = 12488

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 80983632

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 2704.000 ; gain = 492.094 ; free physical = 2268 ; free virtual = 12488

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 80983632

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 2704.000 ; gain = 492.094 ; free physical = 2268 ; free virtual = 12488
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 2704.000 ; gain = 492.094 ; free physical = 2268 ; free virtual = 12488

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:12 ; elapsed = 00:00:39 . Memory (MB): peak = 2746.922 ; gain = 535.016 ; free physical = 2268 ; free virtual = 12488
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2746.922 ; gain = 0.000 ; free physical = 2265 ; free virtual = 12488
INFO: [Common 17-1381] The checkpoint '/home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/single_port_blockram.runs/impl_run/single_port_blockram_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/single_port_blockram.runs/impl_run/single_port_blockram_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/single_port_blockram.runs/impl_run/single_port_blockram_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file single_port_blockram_power_routed.rpt -pb single_port_blockram_power_summary_routed.pb -rpx single_port_blockram_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Thu Aug 10 17:34:47 2017...
