

================================================================
== Vitis HLS Report for 'FIR_filter_1'
================================================================
* Date:           Sun Nov 16 16:18:05 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Multirate_v1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.025 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     3|       -|       -|    -|
|Expression       |        -|     -|       0|      37|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     2|       0|      10|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      70|    -|
|Register         |        -|     -|     668|     160|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     5|     668|     277|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_13s_28_1_0_U1  |mul_16s_13s_28_1_0  |        0|   1|  0|   5|    0|
    |mul_16s_13s_28_1_0_U2  |mul_16s_13s_28_1_0  |        0|   1|  0|   5|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   2|  0|  10|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_10s_28s_28_4_0_U3   |mac_muladd_16s_10s_28s_28_4_0   |  i0 + i1 * i2|
    |mac_muladd_16s_10s_28s_28_4_0_U4   |mac_muladd_16s_10s_28s_28_4_0   |  i0 + i1 * i2|
    |mac_muladd_16s_14ns_28s_30_4_0_U5  |mac_muladd_16s_14ns_28s_30_4_0  |  i0 + i1 * i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+----+---+----+------------+------------+
    |  Variable Name | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+----+---+----+------------+------------+
    |tmp3_fu_154_p2  |         +|   0|  0|  37|          30|          30|
    +----------------+----------+----+---+----+------------+------------+
    |Total           |          |   0|  0|  37|          30|          30|
    +----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |  14|          3|   16|         48|
    |ap_return_1  |  14|          3|   16|         48|
    |ap_return_2  |  14|          3|   16|         48|
    |ap_return_3  |  14|          3|   16|         48|
    |ap_return_4  |  14|          3|   16|         48|
    +-------------+----+-----------+-----+-----------+
    |Total        |  70|         15|   80|        240|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |FIR_coe_read11_reg_247                |  10|   0|   10|          0|
    |FIR_coe_read_10_int_reg               |  14|   0|   14|          0|
    |FIR_coe_read_11_int_reg               |  13|   0|   13|          0|
    |FIR_coe_read_12_int_reg               |  10|   0|   10|          0|
    |FIR_coe_read_2_reg_232                |  13|   0|   13|          0|
    |FIR_coe_read_2_reg_232_pp0_iter1_reg  |  13|   0|   13|          0|
    |FIR_coe_read_3_reg_237                |  14|   0|   14|          0|
    |FIR_coe_read_4_reg_242                |  13|   0|   13|          0|
    |FIR_coe_read_9_int_reg                |  13|   0|   13|          0|
    |FIR_coe_read_int_reg                  |  10|   0|   10|          0|
    |FIR_delays_read_15_reg_252            |  16|   0|   16|          0|
    |FIR_delays_read_16_reg_258            |  16|   0|   16|          0|
    |FIR_delays_read_17_reg_264            |  16|   0|   16|          0|
    |FIR_delays_read_22_int_reg            |  16|   0|   16|          0|
    |FIR_delays_read_23_int_reg            |  16|   0|   16|          0|
    |FIR_delays_read_24_int_reg            |  16|   0|   16|          0|
    |FIR_delays_read_int_reg               |  16|   0|   16|          0|
    |FIR_delays_write_int_reg              |  16|   0|   16|          0|
    |FIR_delays_write_read_reg_226         |  16|   0|   16|          0|
    |ap_ce_reg                             |   1|   0|    1|          0|
    |ap_return_0_int_reg                   |  16|   0|   16|          0|
    |ap_return_1_int_reg                   |  16|   0|   16|          0|
    |ap_return_2_int_reg                   |  16|   0|   16|          0|
    |ap_return_3_int_reg                   |  16|   0|   16|          0|
    |ap_return_4_int_reg                   |  16|   0|   16|          0|
    |FIR_coe_read_4_reg_242                |  64|  32|   13|          0|
    |FIR_delays_read_15_reg_252            |  64|  32|   16|          0|
    |FIR_delays_read_16_reg_258            |  64|  32|   16|          0|
    |FIR_delays_read_17_reg_264            |  64|  32|   16|          0|
    |FIR_delays_write_read_reg_226         |  64|  32|   16|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 668| 160|  425|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------+-----+-----+------------+--------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|        FIR_filter.1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|        FIR_filter.1|  return value|
|ap_return_0         |  out|   16|  ap_ctrl_hs|        FIR_filter.1|  return value|
|ap_return_1         |  out|   16|  ap_ctrl_hs|        FIR_filter.1|  return value|
|ap_return_2         |  out|   16|  ap_ctrl_hs|        FIR_filter.1|  return value|
|ap_return_3         |  out|   16|  ap_ctrl_hs|        FIR_filter.1|  return value|
|ap_return_4         |  out|   16|  ap_ctrl_hs|        FIR_filter.1|  return value|
|ap_ce               |   in|    1|  ap_ctrl_hs|        FIR_filter.1|  return value|
|FIR_delays_read     |   in|   16|     ap_none|     FIR_delays_read|        scalar|
|FIR_delays_read_22  |   in|   16|     ap_none|  FIR_delays_read_22|        scalar|
|FIR_delays_read_23  |   in|   16|     ap_none|  FIR_delays_read_23|        scalar|
|FIR_delays_read_24  |   in|   16|     ap_none|  FIR_delays_read_24|        scalar|
|FIR_coe_read        |   in|   10|     ap_none|        FIR_coe_read|        scalar|
|FIR_coe_read_9      |   in|   13|     ap_none|      FIR_coe_read_9|        scalar|
|FIR_coe_read_10     |   in|   14|     ap_none|     FIR_coe_read_10|        scalar|
|FIR_coe_read_11     |   in|   13|     ap_none|     FIR_coe_read_11|        scalar|
|FIR_coe_read_12     |   in|   10|     ap_none|     FIR_coe_read_12|        scalar|
|FIR_delays_write    |   in|   16|     ap_none|    FIR_delays_write|        scalar|
+--------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.99>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%FIR_delays_write_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_write" [FIR_HLS.cpp:60]   --->   Operation 6 'read' 'FIR_delays_write_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%FIR_coe_read_1 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %FIR_coe_read_12" [FIR_HLS.cpp:60]   --->   Operation 7 'read' 'FIR_coe_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%FIR_coe_read_2 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %FIR_coe_read_11" [FIR_HLS.cpp:60]   --->   Operation 8 'read' 'FIR_coe_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%FIR_coe_read_3 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %FIR_coe_read_10" [FIR_HLS.cpp:60]   --->   Operation 9 'read' 'FIR_coe_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%FIR_coe_read_4 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %FIR_coe_read_9" [FIR_HLS.cpp:60]   --->   Operation 10 'read' 'FIR_coe_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%FIR_coe_read11 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %FIR_coe_read" [FIR_HLS.cpp:60]   --->   Operation 11 'read' 'FIR_coe_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%FIR_delays_read_15 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_read_24" [FIR_HLS.cpp:60]   --->   Operation 12 'read' 'FIR_delays_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%FIR_delays_read_16 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_read_23" [FIR_HLS.cpp:60]   --->   Operation 13 'read' 'FIR_delays_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%FIR_delays_read_17 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_read_22" [FIR_HLS.cpp:60]   --->   Operation 14 'read' 'FIR_delays_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%FIR_delays_read_18 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_read" [FIR_HLS.cpp:60]   --->   Operation 15 'read' 'FIR_delays_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln68_8 = sext i10 %FIR_coe_read_1" [FIR_HLS.cpp:68]   --->   Operation 16 'sext' 'sext_ln68_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln68_12 = sext i16 %FIR_delays_read_18" [FIR_HLS.cpp:68]   --->   Operation 17 'sext' 'sext_ln68_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [3/3] (0.99ns) (grouped into DSP with root node tmp6)   --->   "%mul_ln68_4 = mul i26 %sext_ln68_12, i26 %sext_ln68_8" [FIR_HLS.cpp:68]   --->   Operation 18 'mul' 'mul_ln68_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i16 %FIR_delays_write_read" [FIR_HLS.cpp:63]   --->   Operation 19 'sext' 'sext_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i10 %FIR_coe_read11" [FIR_HLS.cpp:68]   --->   Operation 20 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [3/3] (0.99ns) (grouped into DSP with root node tmp4)   --->   "%FIR_accu32 = mul i26 %sext_ln68, i26 %sext_ln63" [FIR_HLS.cpp:68]   --->   Operation 21 'mul' 'FIR_accu32' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i14 %FIR_coe_read_3" [FIR_HLS.cpp:68]   --->   Operation 22 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln68_10 = sext i16 %FIR_delays_read_16" [FIR_HLS.cpp:68]   --->   Operation 23 'sext' 'sext_ln68_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [3/3] (0.99ns) (grouped into DSP with root node tmp5)   --->   "%mul_ln68_2 = mul i30 %sext_ln68_10, i30 %zext_ln68" [FIR_HLS.cpp:68]   --->   Operation 24 'mul' 'mul_ln68_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 25 [2/3] (0.99ns) (grouped into DSP with root node tmp6)   --->   "%mul_ln68_4 = mul i26 %sext_ln68_12, i26 %sext_ln68_8" [FIR_HLS.cpp:68]   --->   Operation 25 'mul' 'mul_ln68_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 3.02>
ST_3 : Operation 26 [2/3] (0.99ns) (grouped into DSP with root node tmp4)   --->   "%FIR_accu32 = mul i26 %sext_ln68, i26 %sext_ln63" [FIR_HLS.cpp:68]   --->   Operation 26 'mul' 'FIR_accu32' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln68_7 = sext i13 %FIR_coe_read_2" [FIR_HLS.cpp:68]   --->   Operation 27 'sext' 'sext_ln68_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [2/3] (0.99ns) (grouped into DSP with root node tmp5)   --->   "%mul_ln68_2 = mul i30 %sext_ln68_10, i30 %zext_ln68" [FIR_HLS.cpp:68]   --->   Operation 28 'mul' 'mul_ln68_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln68_11 = sext i16 %FIR_delays_read_17" [FIR_HLS.cpp:68]   --->   Operation 29 'sext' 'sext_ln68_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.38ns)   --->   "%mul_ln68_3 = mul i28 %sext_ln68_11, i28 %sext_ln68_7" [FIR_HLS.cpp:68]   --->   Operation 30 'mul' 'mul_ln68_3' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/3] (0.00ns) (grouped into DSP with root node tmp6)   --->   "%mul_ln68_4 = mul i26 %sext_ln68_12, i26 %sext_ln68_8" [FIR_HLS.cpp:68]   --->   Operation 31 'mul' 'mul_ln68_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into DSP with root node tmp6)   --->   "%mul_ln68_4_cast = sext i26 %mul_ln68_4" [FIR_HLS.cpp:68]   --->   Operation 32 'sext' 'mul_ln68_4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp6 = add i28 %mul_ln68_3, i28 %mul_ln68_4_cast" [FIR_HLS.cpp:68]   --->   Operation 33 'add' 'tmp6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.02>
ST_4 : Operation 34 [1/3] (0.00ns) (grouped into DSP with root node tmp4)   --->   "%FIR_accu32 = mul i26 %sext_ln68, i26 %sext_ln63" [FIR_HLS.cpp:68]   --->   Operation 34 'mul' 'FIR_accu32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 35 [1/1] (0.00ns) (grouped into DSP with root node tmp4)   --->   "%sext_ln68_5 = sext i26 %FIR_accu32" [FIR_HLS.cpp:68]   --->   Operation 35 'sext' 'sext_ln68_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln68_6 = sext i13 %FIR_coe_read_4" [FIR_HLS.cpp:68]   --->   Operation 36 'sext' 'sext_ln68_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln68_9 = sext i16 %FIR_delays_read_15" [FIR_HLS.cpp:68]   --->   Operation 37 'sext' 'sext_ln68_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (2.38ns)   --->   "%mul_ln68_1 = mul i28 %sext_ln68_9, i28 %sext_ln68_6" [FIR_HLS.cpp:68]   --->   Operation 38 'mul' 'mul_ln68_1' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/3] (0.00ns) (grouped into DSP with root node tmp5)   --->   "%mul_ln68_2 = mul i30 %sext_ln68_10, i30 %zext_ln68" [FIR_HLS.cpp:68]   --->   Operation 39 'mul' 'mul_ln68_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 40 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp4 = add i28 %mul_ln68_1, i28 %sext_ln68_5" [FIR_HLS.cpp:68]   --->   Operation 40 'add' 'tmp4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 41 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp6 = add i28 %mul_ln68_3, i28 %mul_ln68_4_cast" [FIR_HLS.cpp:68]   --->   Operation 41 'add' 'tmp6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp6_cast = sext i28 %tmp6" [FIR_HLS.cpp:68]   --->   Operation 42 'sext' 'tmp6_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp5 = add i30 %tmp6_cast, i30 %mul_ln68_2" [FIR_HLS.cpp:68]   --->   Operation 43 'add' 'tmp5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.64>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln60 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [FIR_HLS.cpp:60]   --->   Operation 44 'specpipeline' 'specpipeline_ln60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp4 = add i28 %mul_ln68_1, i28 %sext_ln68_5" [FIR_HLS.cpp:68]   --->   Operation 45 'add' 'tmp4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i28 %tmp4" [FIR_HLS.cpp:68]   --->   Operation 46 'sext' 'tmp4_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp5 = add i30 %tmp6_cast, i30 %mul_ln68_2" [FIR_HLS.cpp:68]   --->   Operation 47 'add' 'tmp5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 48 [1/1] (0.99ns)   --->   "%tmp3 = add i30 %tmp5, i30 %tmp4_cast" [FIR_HLS.cpp:68]   --->   Operation 48 'add' 'tmp3' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%y = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %tmp3, i32 15, i32 29" [FIR_HLS.cpp:70]   --->   Operation 49 'partselect' 'y' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i15 %y" [FIR_HLS.cpp:70]   --->   Operation 50 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%newret = insertvalue i80 <undef>, i16 %sext_ln70" [FIR_HLS.cpp:70]   --->   Operation 51 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i80 %newret, i16 %FIR_delays_read_17" [FIR_HLS.cpp:70]   --->   Operation 52 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i80 %newret2, i16 %FIR_delays_read_16" [FIR_HLS.cpp:70]   --->   Operation 53 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i80 %newret4, i16 %FIR_delays_read_15" [FIR_HLS.cpp:70]   --->   Operation 54 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i80 %newret6, i16 %FIR_delays_write_read" [FIR_HLS.cpp:70]   --->   Operation 55 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln70 = ret i80 %newret8" [FIR_HLS.cpp:70]   --->   Operation 56 'ret' 'ret_ln70' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ FIR_delays_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_read_22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_read_23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_read_24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_coe_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_coe_read_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_coe_read_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_coe_read_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_coe_read_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_write]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
FIR_delays_write_read (read        ) [ 011111]
FIR_coe_read_1        (read        ) [ 000000]
FIR_coe_read_2        (read        ) [ 011100]
FIR_coe_read_3        (read        ) [ 011000]
FIR_coe_read_4        (read        ) [ 011110]
FIR_coe_read11        (read        ) [ 011000]
FIR_delays_read_15    (read        ) [ 011111]
FIR_delays_read_16    (read        ) [ 011111]
FIR_delays_read_17    (read        ) [ 011111]
FIR_delays_read_18    (read        ) [ 000000]
sext_ln68_8           (sext        ) [ 011100]
sext_ln68_12          (sext        ) [ 011100]
sext_ln63             (sext        ) [ 010110]
sext_ln68             (sext        ) [ 010110]
zext_ln68             (zext        ) [ 010110]
sext_ln68_10          (sext        ) [ 010110]
sext_ln68_7           (sext        ) [ 000000]
sext_ln68_11          (sext        ) [ 000000]
mul_ln68_3            (mul         ) [ 010010]
mul_ln68_4            (mul         ) [ 000000]
mul_ln68_4_cast       (sext        ) [ 010010]
FIR_accu32            (mul         ) [ 000000]
sext_ln68_5           (sext        ) [ 010001]
sext_ln68_6           (sext        ) [ 000000]
sext_ln68_9           (sext        ) [ 000000]
mul_ln68_1            (mul         ) [ 010001]
mul_ln68_2            (mul         ) [ 010001]
tmp6                  (add         ) [ 000000]
tmp6_cast             (sext        ) [ 010001]
specpipeline_ln60     (specpipeline) [ 000000]
tmp4                  (add         ) [ 000000]
tmp4_cast             (sext        ) [ 000000]
tmp5                  (add         ) [ 000000]
tmp3                  (add         ) [ 000000]
y                     (partselect  ) [ 000000]
sext_ln70             (sext        ) [ 000000]
newret                (insertvalue ) [ 000000]
newret2               (insertvalue ) [ 000000]
newret4               (insertvalue ) [ 000000]
newret6               (insertvalue ) [ 000000]
newret8               (insertvalue ) [ 000000]
ret_ln70              (ret         ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="FIR_delays_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="FIR_delays_read_22">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read_22"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="FIR_delays_read_23">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read_23"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="FIR_delays_read_24">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read_24"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="FIR_coe_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_coe_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="FIR_coe_read_9">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_coe_read_9"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="FIR_coe_read_10">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_coe_read_10"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="FIR_coe_read_11">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_coe_read_11"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="FIR_coe_read_12">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_coe_read_12"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="FIR_delays_write">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_write"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="FIR_delays_write_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="16" slack="0"/>
<pin id="46" dir="0" index="1" bw="16" slack="0"/>
<pin id="47" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_write_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="FIR_coe_read_1_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="10" slack="0"/>
<pin id="52" dir="0" index="1" bw="10" slack="0"/>
<pin id="53" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_coe_read_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="FIR_coe_read_2_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="13" slack="0"/>
<pin id="58" dir="0" index="1" bw="13" slack="0"/>
<pin id="59" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_coe_read_2/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="FIR_coe_read_3_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="14" slack="0"/>
<pin id="64" dir="0" index="1" bw="14" slack="0"/>
<pin id="65" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_coe_read_3/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="FIR_coe_read_4_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="13" slack="0"/>
<pin id="70" dir="0" index="1" bw="13" slack="0"/>
<pin id="71" dir="1" index="2" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_coe_read_4/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="FIR_coe_read11_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="10" slack="0"/>
<pin id="76" dir="0" index="1" bw="10" slack="0"/>
<pin id="77" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_coe_read11/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="FIR_delays_read_15_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_15/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="FIR_delays_read_16_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_16/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="FIR_delays_read_17_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_17/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="FIR_delays_read_18_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_18/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sext_ln68_8_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="10" slack="0"/>
<pin id="106" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68_8/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="sext_ln68_12_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68_12/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="sext_ln63_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="1"/>
<pin id="114" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="sext_ln68_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="10" slack="1"/>
<pin id="117" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln68_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="14" slack="1"/>
<pin id="120" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="sext_ln68_10_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="1"/>
<pin id="123" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68_10/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sext_ln68_7_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="13" slack="2"/>
<pin id="126" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68_7/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="sext_ln68_11_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="2"/>
<pin id="129" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68_11/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="mul_ln68_3_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="13" slack="0"/>
<pin id="133" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln68_3/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="sext_ln68_6_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="13" slack="3"/>
<pin id="138" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68_6/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="sext_ln68_9_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="16" slack="3"/>
<pin id="141" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68_9/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="mul_ln68_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="13" slack="0"/>
<pin id="145" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln68_1/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp6_cast_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="28" slack="0"/>
<pin id="150" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp6_cast/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp4_cast_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="28" slack="0"/>
<pin id="153" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp4_cast/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp3_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="30" slack="0"/>
<pin id="156" dir="0" index="1" bw="28" slack="0"/>
<pin id="157" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="y_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="15" slack="0"/>
<pin id="161" dir="0" index="1" bw="30" slack="0"/>
<pin id="162" dir="0" index="2" bw="5" slack="0"/>
<pin id="163" dir="0" index="3" bw="6" slack="0"/>
<pin id="164" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="sext_ln70_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="15" slack="0"/>
<pin id="171" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln70/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="newret_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="80" slack="0"/>
<pin id="175" dir="0" index="1" bw="15" slack="0"/>
<pin id="176" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/5 "/>
</bind>
</comp>

<comp id="179" class="1004" name="newret2_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="80" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="4"/>
<pin id="182" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="newret4_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="80" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="4"/>
<pin id="187" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret4/5 "/>
</bind>
</comp>

<comp id="189" class="1004" name="newret6_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="80" slack="0"/>
<pin id="191" dir="0" index="1" bw="16" slack="4"/>
<pin id="192" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret6/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="newret8_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="80" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="4"/>
<pin id="197" dir="1" index="2" bw="80" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret8/5 "/>
</bind>
</comp>

<comp id="199" class="1007" name="grp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="0"/>
<pin id="201" dir="0" index="1" bw="10" slack="0"/>
<pin id="202" dir="0" index="2" bw="28" slack="0"/>
<pin id="203" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln68_4/1 mul_ln68_4_cast/3 tmp6/3 "/>
</bind>
</comp>

<comp id="208" class="1007" name="grp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="10" slack="0"/>
<pin id="211" dir="0" index="2" bw="28" slack="0"/>
<pin id="212" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="FIR_accu32/2 sext_ln68_5/4 tmp4/4 "/>
</bind>
</comp>

<comp id="217" class="1007" name="grp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="0" index="1" bw="14" slack="0"/>
<pin id="220" dir="0" index="2" bw="28" slack="0"/>
<pin id="221" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln68_2/2 tmp5/4 "/>
</bind>
</comp>

<comp id="226" class="1005" name="FIR_delays_write_read_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="1"/>
<pin id="228" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="FIR_delays_write_read "/>
</bind>
</comp>

<comp id="232" class="1005" name="FIR_coe_read_2_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="13" slack="2"/>
<pin id="234" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="FIR_coe_read_2 "/>
</bind>
</comp>

<comp id="237" class="1005" name="FIR_coe_read_3_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="14" slack="1"/>
<pin id="239" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="FIR_coe_read_3 "/>
</bind>
</comp>

<comp id="242" class="1005" name="FIR_coe_read_4_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="13" slack="3"/>
<pin id="244" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="FIR_coe_read_4 "/>
</bind>
</comp>

<comp id="247" class="1005" name="FIR_coe_read11_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="10" slack="1"/>
<pin id="249" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="FIR_coe_read11 "/>
</bind>
</comp>

<comp id="252" class="1005" name="FIR_delays_read_15_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="3"/>
<pin id="254" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="FIR_delays_read_15 "/>
</bind>
</comp>

<comp id="258" class="1005" name="FIR_delays_read_16_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="1"/>
<pin id="260" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="FIR_delays_read_16 "/>
</bind>
</comp>

<comp id="264" class="1005" name="FIR_delays_read_17_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="2"/>
<pin id="266" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="FIR_delays_read_17 "/>
</bind>
</comp>

<comp id="270" class="1005" name="sext_ln68_8_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="26" slack="1"/>
<pin id="272" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln68_8 "/>
</bind>
</comp>

<comp id="275" class="1005" name="sext_ln68_12_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="26" slack="1"/>
<pin id="277" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln68_12 "/>
</bind>
</comp>

<comp id="280" class="1005" name="sext_ln63_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="26" slack="1"/>
<pin id="282" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln63 "/>
</bind>
</comp>

<comp id="285" class="1005" name="sext_ln68_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="26" slack="1"/>
<pin id="287" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln68 "/>
</bind>
</comp>

<comp id="290" class="1005" name="zext_ln68_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="30" slack="1"/>
<pin id="292" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln68 "/>
</bind>
</comp>

<comp id="295" class="1005" name="sext_ln68_10_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="30" slack="1"/>
<pin id="297" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln68_10 "/>
</bind>
</comp>

<comp id="300" class="1005" name="mul_ln68_3_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="28" slack="1"/>
<pin id="302" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln68_3 "/>
</bind>
</comp>

<comp id="305" class="1005" name="mul_ln68_1_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="28" slack="1"/>
<pin id="307" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln68_1 "/>
</bind>
</comp>

<comp id="310" class="1005" name="tmp6_cast_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="30" slack="1"/>
<pin id="312" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp6_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="20" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="18" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="22" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="16" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="24" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="26" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="24" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="107"><net_src comp="50" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="98" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="134"><net_src comp="127" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="124" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="146"><net_src comp="139" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="136" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="158"><net_src comp="151" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="154" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="167"><net_src comp="38" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="168"><net_src comp="40" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="172"><net_src comp="159" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="42" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="169" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="179" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="184" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="189" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="108" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="104" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="130" pin="2"/><net_sink comp="199" pin=2"/></net>

<net id="207"><net_src comp="199" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="213"><net_src comp="115" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="112" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="142" pin="2"/><net_sink comp="208" pin=2"/></net>

<net id="216"><net_src comp="208" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="222"><net_src comp="121" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="118" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="148" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="225"><net_src comp="217" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="229"><net_src comp="44" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="235"><net_src comp="56" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="240"><net_src comp="62" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="245"><net_src comp="68" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="250"><net_src comp="74" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="255"><net_src comp="80" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="261"><net_src comp="86" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="267"><net_src comp="92" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="273"><net_src comp="104" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="278"><net_src comp="108" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="283"><net_src comp="112" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="288"><net_src comp="115" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="293"><net_src comp="118" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="298"><net_src comp="121" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="303"><net_src comp="130" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="308"><net_src comp="142" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="313"><net_src comp="148" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="217" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: FIR_delays_read | {}
	Port: FIR_delays_read_22 | {}
	Port: FIR_delays_read_23 | {}
	Port: FIR_delays_read_24 | {}
	Port: FIR_delays_write | {}
 - Input state : 
	Port: FIR_filter.1 : FIR_delays_read | {1 }
	Port: FIR_filter.1 : FIR_delays_read_22 | {1 }
	Port: FIR_filter.1 : FIR_delays_read_23 | {1 }
	Port: FIR_filter.1 : FIR_delays_read_24 | {1 }
	Port: FIR_filter.1 : FIR_coe_read | {1 }
	Port: FIR_filter.1 : FIR_coe_read_9 | {1 }
	Port: FIR_filter.1 : FIR_coe_read_10 | {1 }
	Port: FIR_filter.1 : FIR_coe_read_11 | {1 }
	Port: FIR_filter.1 : FIR_coe_read_12 | {1 }
	Port: FIR_filter.1 : FIR_delays_write | {1 }
  - Chain level:
	State 1
		mul_ln68_4 : 1
	State 2
		FIR_accu32 : 1
		mul_ln68_2 : 1
	State 3
		mul_ln68_3 : 1
		mul_ln68_4_cast : 1
		tmp6 : 2
	State 4
		sext_ln68_5 : 1
		mul_ln68_1 : 1
		tmp4 : 2
		tmp6_cast : 1
		tmp5 : 2
	State 5
		tmp4_cast : 1
		tmp3 : 2
		y : 3
		sext_ln70 : 4
		newret : 5
		newret2 : 6
		newret4 : 7
		newret6 : 8
		newret8 : 9
		ret_ln70 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|    add   |            tmp3_fu_154           |    0    |    0    |    37   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |         mul_ln68_3_fu_130        |    1    |    0    |    5    |
|          |         mul_ln68_1_fu_142        |    1    |    0    |    5    |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_199            |    1    |    0    |    0    |
|  muladd  |            grp_fu_208            |    1    |    0    |    0    |
|          |            grp_fu_217            |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          | FIR_delays_write_read_read_fu_44 |    0    |    0    |    0    |
|          |     FIR_coe_read_1_read_fu_50    |    0    |    0    |    0    |
|          |     FIR_coe_read_2_read_fu_56    |    0    |    0    |    0    |
|          |     FIR_coe_read_3_read_fu_62    |    0    |    0    |    0    |
|   read   |     FIR_coe_read_4_read_fu_68    |    0    |    0    |    0    |
|          |     FIR_coe_read11_read_fu_74    |    0    |    0    |    0    |
|          |   FIR_delays_read_15_read_fu_80  |    0    |    0    |    0    |
|          |   FIR_delays_read_16_read_fu_86  |    0    |    0    |    0    |
|          |   FIR_delays_read_17_read_fu_92  |    0    |    0    |    0    |
|          |   FIR_delays_read_18_read_fu_98  |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        sext_ln68_8_fu_104        |    0    |    0    |    0    |
|          |        sext_ln68_12_fu_108       |    0    |    0    |    0    |
|          |         sext_ln63_fu_112         |    0    |    0    |    0    |
|          |         sext_ln68_fu_115         |    0    |    0    |    0    |
|          |        sext_ln68_10_fu_121       |    0    |    0    |    0    |
|   sext   |        sext_ln68_7_fu_124        |    0    |    0    |    0    |
|          |        sext_ln68_11_fu_127       |    0    |    0    |    0    |
|          |        sext_ln68_6_fu_136        |    0    |    0    |    0    |
|          |        sext_ln68_9_fu_139        |    0    |    0    |    0    |
|          |         tmp6_cast_fu_148         |    0    |    0    |    0    |
|          |         tmp4_cast_fu_151         |    0    |    0    |    0    |
|          |         sext_ln70_fu_169         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   zext   |         zext_ln68_fu_118         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|partselect|             y_fu_159             |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           newret_fu_173          |    0    |    0    |    0    |
|          |          newret2_fu_179          |    0    |    0    |    0    |
|insertvalue|          newret4_fu_184          |    0    |    0    |    0    |
|          |          newret6_fu_189          |    0    |    0    |    0    |
|          |          newret8_fu_194          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    5    |    0    |    47   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    FIR_coe_read11_reg_247   |   10   |
|    FIR_coe_read_2_reg_232   |   13   |
|    FIR_coe_read_3_reg_237   |   14   |
|    FIR_coe_read_4_reg_242   |   13   |
|  FIR_delays_read_15_reg_252 |   16   |
|  FIR_delays_read_16_reg_258 |   16   |
|  FIR_delays_read_17_reg_264 |   16   |
|FIR_delays_write_read_reg_226|   16   |
|      mul_ln68_1_reg_305     |   28   |
|      mul_ln68_3_reg_300     |   28   |
|      sext_ln63_reg_280      |   26   |
|     sext_ln68_10_reg_295    |   30   |
|     sext_ln68_12_reg_275    |   26   |
|     sext_ln68_8_reg_270     |   26   |
|      sext_ln68_reg_285      |   26   |
|      tmp6_cast_reg_310      |   30   |
|      zext_ln68_reg_290      |   30   |
+-----------------------------+--------+
|            Total            |   364  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_199 |  p0  |   3  |  16  |   48   ||    0    ||    14   |
| grp_fu_199 |  p1  |   2  |  10  |   20   ||    0    ||    9    |
| grp_fu_208 |  p0  |   3  |  16  |   48   ||    0    ||    14   |
| grp_fu_208 |  p1  |   2  |  10  |   20   ||    0    ||    9    |
| grp_fu_217 |  p0  |   3  |  16  |   48   ||    0    ||    14   |
| grp_fu_217 |  p1  |   2  |  14  |   28   ||    0    ||    9    |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |   212  ||  2.709  ||    0    ||    69   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   47   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    0   |   69   |
|  Register |    -   |    -   |   364  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    2   |   364  |   116  |
+-----------+--------+--------+--------+--------+
