
OLED_SSD1306.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001274  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08001380  08001380  00011380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080013a4  080013a4  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080013a4  080013a4  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080013a4  080013a4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080013a4  080013a4  000113a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080013a8  080013a8  000113a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080013ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000078  2000000c  080013b8  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000084  080013b8  00020084  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000490c  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000118f  00000000  00000000  00024984  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000005b8  00000000  00000000  00025b18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000043a  00000000  00000000  000260d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00015d1f  00000000  00000000  0002650a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00006021  00000000  00000000  0003c229  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007d882  00000000  00000000  0004224a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000015b4  00000000  00000000  000bfacc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000c1080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001368 	.word	0x08001368

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08001368 	.word	0x08001368

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000150:	f000 f99a 	bl	8000488 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000154:	f000 f805 	bl	8000162 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000158:	f000 f880 	bl	800025c <MX_GPIO_Init>
  MX_SPI2_Init();
 800015c:	f000 f846 	bl	80001ec <MX_SPI2_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000160:	e7fe      	b.n	8000160 <main+0x14>

08000162 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000162:	b580      	push	{r7, lr}
 8000164:	b090      	sub	sp, #64	; 0x40
 8000166:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000168:	f107 0318 	add.w	r3, r7, #24
 800016c:	2228      	movs	r2, #40	; 0x28
 800016e:	2100      	movs	r1, #0
 8000170:	4618      	mov	r0, r3
 8000172:	f001 f8cd 	bl	8001310 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000176:	1d3b      	adds	r3, r7, #4
 8000178:	2200      	movs	r2, #0
 800017a:	601a      	str	r2, [r3, #0]
 800017c:	605a      	str	r2, [r3, #4]
 800017e:	609a      	str	r2, [r3, #8]
 8000180:	60da      	str	r2, [r3, #12]
 8000182:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000184:	2301      	movs	r3, #1
 8000186:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000188:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800018c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800018e:	2300      	movs	r3, #0
 8000190:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000192:	2301      	movs	r3, #1
 8000194:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000196:	2302      	movs	r3, #2
 8000198:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800019a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800019e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80001a0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80001a4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001a6:	f107 0318 	add.w	r3, r7, #24
 80001aa:	4618      	mov	r0, r3
 80001ac:	f000 fc4e 	bl	8000a4c <HAL_RCC_OscConfig>
 80001b0:	4603      	mov	r3, r0
 80001b2:	2b00      	cmp	r3, #0
 80001b4:	d001      	beq.n	80001ba <SystemClock_Config+0x58>
  {
    Error_Handler();
 80001b6:	f000 f89b 	bl	80002f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001ba:	230f      	movs	r3, #15
 80001bc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80001be:	2302      	movs	r3, #2
 80001c0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001c2:	2300      	movs	r3, #0
 80001c4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80001c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80001ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001cc:	2300      	movs	r3, #0
 80001ce:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80001d0:	1d3b      	adds	r3, r7, #4
 80001d2:	2102      	movs	r1, #2
 80001d4:	4618      	mov	r0, r3
 80001d6:	f000 febb 	bl	8000f50 <HAL_RCC_ClockConfig>
 80001da:	4603      	mov	r3, r0
 80001dc:	2b00      	cmp	r3, #0
 80001de:	d001      	beq.n	80001e4 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80001e0:	f000 f886 	bl	80002f0 <Error_Handler>
  }
}
 80001e4:	bf00      	nop
 80001e6:	3740      	adds	r7, #64	; 0x40
 80001e8:	46bd      	mov	sp, r7
 80001ea:	bd80      	pop	{r7, pc}

080001ec <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80001ec:	b580      	push	{r7, lr}
 80001ee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80001f0:	4b18      	ldr	r3, [pc, #96]	; (8000254 <MX_SPI2_Init+0x68>)
 80001f2:	4a19      	ldr	r2, [pc, #100]	; (8000258 <MX_SPI2_Init+0x6c>)
 80001f4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80001f6:	4b17      	ldr	r3, [pc, #92]	; (8000254 <MX_SPI2_Init+0x68>)
 80001f8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80001fc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_1LINE;
 80001fe:	4b15      	ldr	r3, [pc, #84]	; (8000254 <MX_SPI2_Init+0x68>)
 8000200:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000204:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000206:	4b13      	ldr	r3, [pc, #76]	; (8000254 <MX_SPI2_Init+0x68>)
 8000208:	2200      	movs	r2, #0
 800020a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800020c:	4b11      	ldr	r3, [pc, #68]	; (8000254 <MX_SPI2_Init+0x68>)
 800020e:	2200      	movs	r2, #0
 8000210:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000212:	4b10      	ldr	r3, [pc, #64]	; (8000254 <MX_SPI2_Init+0x68>)
 8000214:	2200      	movs	r2, #0
 8000216:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000218:	4b0e      	ldr	r3, [pc, #56]	; (8000254 <MX_SPI2_Init+0x68>)
 800021a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800021e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000220:	4b0c      	ldr	r3, [pc, #48]	; (8000254 <MX_SPI2_Init+0x68>)
 8000222:	2200      	movs	r2, #0
 8000224:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000226:	4b0b      	ldr	r3, [pc, #44]	; (8000254 <MX_SPI2_Init+0x68>)
 8000228:	2200      	movs	r2, #0
 800022a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800022c:	4b09      	ldr	r3, [pc, #36]	; (8000254 <MX_SPI2_Init+0x68>)
 800022e:	2200      	movs	r2, #0
 8000230:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000232:	4b08      	ldr	r3, [pc, #32]	; (8000254 <MX_SPI2_Init+0x68>)
 8000234:	2200      	movs	r2, #0
 8000236:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000238:	4b06      	ldr	r3, [pc, #24]	; (8000254 <MX_SPI2_Init+0x68>)
 800023a:	220a      	movs	r2, #10
 800023c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800023e:	4805      	ldr	r0, [pc, #20]	; (8000254 <MX_SPI2_Init+0x68>)
 8000240:	f000 ffe2 	bl	8001208 <HAL_SPI_Init>
 8000244:	4603      	mov	r3, r0
 8000246:	2b00      	cmp	r3, #0
 8000248:	d001      	beq.n	800024e <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 800024a:	f000 f851 	bl	80002f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800024e:	bf00      	nop
 8000250:	bd80      	pop	{r7, pc}
 8000252:	bf00      	nop
 8000254:	20000028 	.word	0x20000028
 8000258:	40003800 	.word	0x40003800

0800025c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b088      	sub	sp, #32
 8000260:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000262:	f107 0310 	add.w	r3, r7, #16
 8000266:	2200      	movs	r2, #0
 8000268:	601a      	str	r2, [r3, #0]
 800026a:	605a      	str	r2, [r3, #4]
 800026c:	609a      	str	r2, [r3, #8]
 800026e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000270:	4b1d      	ldr	r3, [pc, #116]	; (80002e8 <MX_GPIO_Init+0x8c>)
 8000272:	699b      	ldr	r3, [r3, #24]
 8000274:	4a1c      	ldr	r2, [pc, #112]	; (80002e8 <MX_GPIO_Init+0x8c>)
 8000276:	f043 0320 	orr.w	r3, r3, #32
 800027a:	6193      	str	r3, [r2, #24]
 800027c:	4b1a      	ldr	r3, [pc, #104]	; (80002e8 <MX_GPIO_Init+0x8c>)
 800027e:	699b      	ldr	r3, [r3, #24]
 8000280:	f003 0320 	and.w	r3, r3, #32
 8000284:	60fb      	str	r3, [r7, #12]
 8000286:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000288:	4b17      	ldr	r3, [pc, #92]	; (80002e8 <MX_GPIO_Init+0x8c>)
 800028a:	699b      	ldr	r3, [r3, #24]
 800028c:	4a16      	ldr	r2, [pc, #88]	; (80002e8 <MX_GPIO_Init+0x8c>)
 800028e:	f043 0308 	orr.w	r3, r3, #8
 8000292:	6193      	str	r3, [r2, #24]
 8000294:	4b14      	ldr	r3, [pc, #80]	; (80002e8 <MX_GPIO_Init+0x8c>)
 8000296:	699b      	ldr	r3, [r3, #24]
 8000298:	f003 0308 	and.w	r3, r3, #8
 800029c:	60bb      	str	r3, [r7, #8]
 800029e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002a0:	4b11      	ldr	r3, [pc, #68]	; (80002e8 <MX_GPIO_Init+0x8c>)
 80002a2:	699b      	ldr	r3, [r3, #24]
 80002a4:	4a10      	ldr	r2, [pc, #64]	; (80002e8 <MX_GPIO_Init+0x8c>)
 80002a6:	f043 0304 	orr.w	r3, r3, #4
 80002aa:	6193      	str	r3, [r2, #24]
 80002ac:	4b0e      	ldr	r3, [pc, #56]	; (80002e8 <MX_GPIO_Init+0x8c>)
 80002ae:	699b      	ldr	r3, [r3, #24]
 80002b0:	f003 0304 	and.w	r3, r3, #4
 80002b4:	607b      	str	r3, [r7, #4]
 80002b6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DC_PIN_GPIO_Port, DC_PIN_Pin, GPIO_PIN_RESET);
 80002b8:	2200      	movs	r2, #0
 80002ba:	2102      	movs	r1, #2
 80002bc:	480b      	ldr	r0, [pc, #44]	; (80002ec <MX_GPIO_Init+0x90>)
 80002be:	f000 fbad 	bl	8000a1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DC_PIN_Pin */
  GPIO_InitStruct.Pin = DC_PIN_Pin;
 80002c2:	2302      	movs	r3, #2
 80002c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002c6:	2301      	movs	r3, #1
 80002c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002ca:	2300      	movs	r3, #0
 80002cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002ce:	2302      	movs	r3, #2
 80002d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DC_PIN_GPIO_Port, &GPIO_InitStruct);
 80002d2:	f107 0310 	add.w	r3, r7, #16
 80002d6:	4619      	mov	r1, r3
 80002d8:	4804      	ldr	r0, [pc, #16]	; (80002ec <MX_GPIO_Init+0x90>)
 80002da:	f000 fa1b 	bl	8000714 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80002de:	bf00      	nop
 80002e0:	3720      	adds	r7, #32
 80002e2:	46bd      	mov	sp, r7
 80002e4:	bd80      	pop	{r7, pc}
 80002e6:	bf00      	nop
 80002e8:	40021000 	.word	0x40021000
 80002ec:	40010c00 	.word	0x40010c00

080002f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80002f0:	b480      	push	{r7}
 80002f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002f4:	b672      	cpsid	i
}
 80002f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80002f8:	e7fe      	b.n	80002f8 <Error_Handler+0x8>
	...

080002fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80002fc:	b480      	push	{r7}
 80002fe:	b085      	sub	sp, #20
 8000300:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000302:	4b15      	ldr	r3, [pc, #84]	; (8000358 <HAL_MspInit+0x5c>)
 8000304:	699b      	ldr	r3, [r3, #24]
 8000306:	4a14      	ldr	r2, [pc, #80]	; (8000358 <HAL_MspInit+0x5c>)
 8000308:	f043 0301 	orr.w	r3, r3, #1
 800030c:	6193      	str	r3, [r2, #24]
 800030e:	4b12      	ldr	r3, [pc, #72]	; (8000358 <HAL_MspInit+0x5c>)
 8000310:	699b      	ldr	r3, [r3, #24]
 8000312:	f003 0301 	and.w	r3, r3, #1
 8000316:	60bb      	str	r3, [r7, #8]
 8000318:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800031a:	4b0f      	ldr	r3, [pc, #60]	; (8000358 <HAL_MspInit+0x5c>)
 800031c:	69db      	ldr	r3, [r3, #28]
 800031e:	4a0e      	ldr	r2, [pc, #56]	; (8000358 <HAL_MspInit+0x5c>)
 8000320:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000324:	61d3      	str	r3, [r2, #28]
 8000326:	4b0c      	ldr	r3, [pc, #48]	; (8000358 <HAL_MspInit+0x5c>)
 8000328:	69db      	ldr	r3, [r3, #28]
 800032a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800032e:	607b      	str	r3, [r7, #4]
 8000330:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000332:	4b0a      	ldr	r3, [pc, #40]	; (800035c <HAL_MspInit+0x60>)
 8000334:	685b      	ldr	r3, [r3, #4]
 8000336:	60fb      	str	r3, [r7, #12]
 8000338:	68fb      	ldr	r3, [r7, #12]
 800033a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800033e:	60fb      	str	r3, [r7, #12]
 8000340:	68fb      	ldr	r3, [r7, #12]
 8000342:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000346:	60fb      	str	r3, [r7, #12]
 8000348:	4a04      	ldr	r2, [pc, #16]	; (800035c <HAL_MspInit+0x60>)
 800034a:	68fb      	ldr	r3, [r7, #12]
 800034c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800034e:	bf00      	nop
 8000350:	3714      	adds	r7, #20
 8000352:	46bd      	mov	sp, r7
 8000354:	bc80      	pop	{r7}
 8000356:	4770      	bx	lr
 8000358:	40021000 	.word	0x40021000
 800035c:	40010000 	.word	0x40010000

08000360 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	b088      	sub	sp, #32
 8000364:	af00      	add	r7, sp, #0
 8000366:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000368:	f107 0310 	add.w	r3, r7, #16
 800036c:	2200      	movs	r2, #0
 800036e:	601a      	str	r2, [r3, #0]
 8000370:	605a      	str	r2, [r3, #4]
 8000372:	609a      	str	r2, [r3, #8]
 8000374:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	681b      	ldr	r3, [r3, #0]
 800037a:	4a16      	ldr	r2, [pc, #88]	; (80003d4 <HAL_SPI_MspInit+0x74>)
 800037c:	4293      	cmp	r3, r2
 800037e:	d124      	bne.n	80003ca <HAL_SPI_MspInit+0x6a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000380:	4b15      	ldr	r3, [pc, #84]	; (80003d8 <HAL_SPI_MspInit+0x78>)
 8000382:	69db      	ldr	r3, [r3, #28]
 8000384:	4a14      	ldr	r2, [pc, #80]	; (80003d8 <HAL_SPI_MspInit+0x78>)
 8000386:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800038a:	61d3      	str	r3, [r2, #28]
 800038c:	4b12      	ldr	r3, [pc, #72]	; (80003d8 <HAL_SPI_MspInit+0x78>)
 800038e:	69db      	ldr	r3, [r3, #28]
 8000390:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000394:	60fb      	str	r3, [r7, #12]
 8000396:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000398:	4b0f      	ldr	r3, [pc, #60]	; (80003d8 <HAL_SPI_MspInit+0x78>)
 800039a:	699b      	ldr	r3, [r3, #24]
 800039c:	4a0e      	ldr	r2, [pc, #56]	; (80003d8 <HAL_SPI_MspInit+0x78>)
 800039e:	f043 0308 	orr.w	r3, r3, #8
 80003a2:	6193      	str	r3, [r2, #24]
 80003a4:	4b0c      	ldr	r3, [pc, #48]	; (80003d8 <HAL_SPI_MspInit+0x78>)
 80003a6:	699b      	ldr	r3, [r3, #24]
 80003a8:	f003 0308 	and.w	r3, r3, #8
 80003ac:	60bb      	str	r3, [r7, #8]
 80003ae:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 80003b0:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 80003b4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80003b6:	2302      	movs	r3, #2
 80003b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80003ba:	2303      	movs	r3, #3
 80003bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003be:	f107 0310 	add.w	r3, r7, #16
 80003c2:	4619      	mov	r1, r3
 80003c4:	4805      	ldr	r0, [pc, #20]	; (80003dc <HAL_SPI_MspInit+0x7c>)
 80003c6:	f000 f9a5 	bl	8000714 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80003ca:	bf00      	nop
 80003cc:	3720      	adds	r7, #32
 80003ce:	46bd      	mov	sp, r7
 80003d0:	bd80      	pop	{r7, pc}
 80003d2:	bf00      	nop
 80003d4:	40003800 	.word	0x40003800
 80003d8:	40021000 	.word	0x40021000
 80003dc:	40010c00 	.word	0x40010c00

080003e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003e0:	b480      	push	{r7}
 80003e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80003e4:	e7fe      	b.n	80003e4 <NMI_Handler+0x4>

080003e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003e6:	b480      	push	{r7}
 80003e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003ea:	e7fe      	b.n	80003ea <HardFault_Handler+0x4>

080003ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003ec:	b480      	push	{r7}
 80003ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003f0:	e7fe      	b.n	80003f0 <MemManage_Handler+0x4>

080003f2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003f2:	b480      	push	{r7}
 80003f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003f6:	e7fe      	b.n	80003f6 <BusFault_Handler+0x4>

080003f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003f8:	b480      	push	{r7}
 80003fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003fc:	e7fe      	b.n	80003fc <UsageFault_Handler+0x4>

080003fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003fe:	b480      	push	{r7}
 8000400:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000402:	bf00      	nop
 8000404:	46bd      	mov	sp, r7
 8000406:	bc80      	pop	{r7}
 8000408:	4770      	bx	lr

0800040a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800040a:	b480      	push	{r7}
 800040c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800040e:	bf00      	nop
 8000410:	46bd      	mov	sp, r7
 8000412:	bc80      	pop	{r7}
 8000414:	4770      	bx	lr

08000416 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000416:	b480      	push	{r7}
 8000418:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800041a:	bf00      	nop
 800041c:	46bd      	mov	sp, r7
 800041e:	bc80      	pop	{r7}
 8000420:	4770      	bx	lr

08000422 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000422:	b580      	push	{r7, lr}
 8000424:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000426:	f000 f875 	bl	8000514 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800042a:	bf00      	nop
 800042c:	bd80      	pop	{r7, pc}

0800042e <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800042e:	b480      	push	{r7}
 8000430:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000432:	bf00      	nop
 8000434:	46bd      	mov	sp, r7
 8000436:	bc80      	pop	{r7}
 8000438:	4770      	bx	lr
	...

0800043c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800043c:	f7ff fff7 	bl	800042e <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000440:	480b      	ldr	r0, [pc, #44]	; (8000470 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000442:	490c      	ldr	r1, [pc, #48]	; (8000474 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000444:	4a0c      	ldr	r2, [pc, #48]	; (8000478 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000446:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000448:	e002      	b.n	8000450 <LoopCopyDataInit>

0800044a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800044a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800044c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800044e:	3304      	adds	r3, #4

08000450 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000450:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000452:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000454:	d3f9      	bcc.n	800044a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000456:	4a09      	ldr	r2, [pc, #36]	; (800047c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000458:	4c09      	ldr	r4, [pc, #36]	; (8000480 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800045a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800045c:	e001      	b.n	8000462 <LoopFillZerobss>

0800045e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800045e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000460:	3204      	adds	r2, #4

08000462 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000462:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000464:	d3fb      	bcc.n	800045e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000466:	f000 ff5b 	bl	8001320 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800046a:	f7ff fe6f 	bl	800014c <main>
  bx lr
 800046e:	4770      	bx	lr
  ldr r0, =_sdata
 8000470:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000474:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000478:	080013ac 	.word	0x080013ac
  ldr r2, =_sbss
 800047c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000480:	20000084 	.word	0x20000084

08000484 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000484:	e7fe      	b.n	8000484 <ADC1_2_IRQHandler>
	...

08000488 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800048c:	4b08      	ldr	r3, [pc, #32]	; (80004b0 <HAL_Init+0x28>)
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	4a07      	ldr	r2, [pc, #28]	; (80004b0 <HAL_Init+0x28>)
 8000492:	f043 0310 	orr.w	r3, r3, #16
 8000496:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000498:	2003      	movs	r0, #3
 800049a:	f000 f907 	bl	80006ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800049e:	200f      	movs	r0, #15
 80004a0:	f000 f808 	bl	80004b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004a4:	f7ff ff2a 	bl	80002fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80004a8:	2300      	movs	r3, #0
}
 80004aa:	4618      	mov	r0, r3
 80004ac:	bd80      	pop	{r7, pc}
 80004ae:	bf00      	nop
 80004b0:	40022000 	.word	0x40022000

080004b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b082      	sub	sp, #8
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004bc:	4b12      	ldr	r3, [pc, #72]	; (8000508 <HAL_InitTick+0x54>)
 80004be:	681a      	ldr	r2, [r3, #0]
 80004c0:	4b12      	ldr	r3, [pc, #72]	; (800050c <HAL_InitTick+0x58>)
 80004c2:	781b      	ldrb	r3, [r3, #0]
 80004c4:	4619      	mov	r1, r3
 80004c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80004ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80004ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80004d2:	4618      	mov	r0, r3
 80004d4:	f000 f911 	bl	80006fa <HAL_SYSTICK_Config>
 80004d8:	4603      	mov	r3, r0
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d001      	beq.n	80004e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80004de:	2301      	movs	r3, #1
 80004e0:	e00e      	b.n	8000500 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	2b0f      	cmp	r3, #15
 80004e6:	d80a      	bhi.n	80004fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80004e8:	2200      	movs	r2, #0
 80004ea:	6879      	ldr	r1, [r7, #4]
 80004ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80004f0:	f000 f8e7 	bl	80006c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80004f4:	4a06      	ldr	r2, [pc, #24]	; (8000510 <HAL_InitTick+0x5c>)
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80004fa:	2300      	movs	r3, #0
 80004fc:	e000      	b.n	8000500 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80004fe:	2301      	movs	r3, #1
}
 8000500:	4618      	mov	r0, r3
 8000502:	3708      	adds	r7, #8
 8000504:	46bd      	mov	sp, r7
 8000506:	bd80      	pop	{r7, pc}
 8000508:	20000000 	.word	0x20000000
 800050c:	20000008 	.word	0x20000008
 8000510:	20000004 	.word	0x20000004

08000514 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000514:	b480      	push	{r7}
 8000516:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000518:	4b05      	ldr	r3, [pc, #20]	; (8000530 <HAL_IncTick+0x1c>)
 800051a:	781b      	ldrb	r3, [r3, #0]
 800051c:	461a      	mov	r2, r3
 800051e:	4b05      	ldr	r3, [pc, #20]	; (8000534 <HAL_IncTick+0x20>)
 8000520:	681b      	ldr	r3, [r3, #0]
 8000522:	4413      	add	r3, r2
 8000524:	4a03      	ldr	r2, [pc, #12]	; (8000534 <HAL_IncTick+0x20>)
 8000526:	6013      	str	r3, [r2, #0]
}
 8000528:	bf00      	nop
 800052a:	46bd      	mov	sp, r7
 800052c:	bc80      	pop	{r7}
 800052e:	4770      	bx	lr
 8000530:	20000008 	.word	0x20000008
 8000534:	20000080 	.word	0x20000080

08000538 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000538:	b480      	push	{r7}
 800053a:	af00      	add	r7, sp, #0
  return uwTick;
 800053c:	4b02      	ldr	r3, [pc, #8]	; (8000548 <HAL_GetTick+0x10>)
 800053e:	681b      	ldr	r3, [r3, #0]
}
 8000540:	4618      	mov	r0, r3
 8000542:	46bd      	mov	sp, r7
 8000544:	bc80      	pop	{r7}
 8000546:	4770      	bx	lr
 8000548:	20000080 	.word	0x20000080

0800054c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800054c:	b480      	push	{r7}
 800054e:	b085      	sub	sp, #20
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	f003 0307 	and.w	r3, r3, #7
 800055a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800055c:	4b0c      	ldr	r3, [pc, #48]	; (8000590 <__NVIC_SetPriorityGrouping+0x44>)
 800055e:	68db      	ldr	r3, [r3, #12]
 8000560:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000562:	68ba      	ldr	r2, [r7, #8]
 8000564:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000568:	4013      	ands	r3, r2
 800056a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800056c:	68fb      	ldr	r3, [r7, #12]
 800056e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000570:	68bb      	ldr	r3, [r7, #8]
 8000572:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000574:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000578:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800057c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800057e:	4a04      	ldr	r2, [pc, #16]	; (8000590 <__NVIC_SetPriorityGrouping+0x44>)
 8000580:	68bb      	ldr	r3, [r7, #8]
 8000582:	60d3      	str	r3, [r2, #12]
}
 8000584:	bf00      	nop
 8000586:	3714      	adds	r7, #20
 8000588:	46bd      	mov	sp, r7
 800058a:	bc80      	pop	{r7}
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop
 8000590:	e000ed00 	.word	0xe000ed00

08000594 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000594:	b480      	push	{r7}
 8000596:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000598:	4b04      	ldr	r3, [pc, #16]	; (80005ac <__NVIC_GetPriorityGrouping+0x18>)
 800059a:	68db      	ldr	r3, [r3, #12]
 800059c:	0a1b      	lsrs	r3, r3, #8
 800059e:	f003 0307 	and.w	r3, r3, #7
}
 80005a2:	4618      	mov	r0, r3
 80005a4:	46bd      	mov	sp, r7
 80005a6:	bc80      	pop	{r7}
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop
 80005ac:	e000ed00 	.word	0xe000ed00

080005b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005b0:	b480      	push	{r7}
 80005b2:	b083      	sub	sp, #12
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	4603      	mov	r3, r0
 80005b8:	6039      	str	r1, [r7, #0]
 80005ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	db0a      	blt.n	80005da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005c4:	683b      	ldr	r3, [r7, #0]
 80005c6:	b2da      	uxtb	r2, r3
 80005c8:	490c      	ldr	r1, [pc, #48]	; (80005fc <__NVIC_SetPriority+0x4c>)
 80005ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005ce:	0112      	lsls	r2, r2, #4
 80005d0:	b2d2      	uxtb	r2, r2
 80005d2:	440b      	add	r3, r1
 80005d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005d8:	e00a      	b.n	80005f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005da:	683b      	ldr	r3, [r7, #0]
 80005dc:	b2da      	uxtb	r2, r3
 80005de:	4908      	ldr	r1, [pc, #32]	; (8000600 <__NVIC_SetPriority+0x50>)
 80005e0:	79fb      	ldrb	r3, [r7, #7]
 80005e2:	f003 030f 	and.w	r3, r3, #15
 80005e6:	3b04      	subs	r3, #4
 80005e8:	0112      	lsls	r2, r2, #4
 80005ea:	b2d2      	uxtb	r2, r2
 80005ec:	440b      	add	r3, r1
 80005ee:	761a      	strb	r2, [r3, #24]
}
 80005f0:	bf00      	nop
 80005f2:	370c      	adds	r7, #12
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bc80      	pop	{r7}
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop
 80005fc:	e000e100 	.word	0xe000e100
 8000600:	e000ed00 	.word	0xe000ed00

08000604 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000604:	b480      	push	{r7}
 8000606:	b089      	sub	sp, #36	; 0x24
 8000608:	af00      	add	r7, sp, #0
 800060a:	60f8      	str	r0, [r7, #12]
 800060c:	60b9      	str	r1, [r7, #8]
 800060e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000610:	68fb      	ldr	r3, [r7, #12]
 8000612:	f003 0307 	and.w	r3, r3, #7
 8000616:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000618:	69fb      	ldr	r3, [r7, #28]
 800061a:	f1c3 0307 	rsb	r3, r3, #7
 800061e:	2b04      	cmp	r3, #4
 8000620:	bf28      	it	cs
 8000622:	2304      	movcs	r3, #4
 8000624:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000626:	69fb      	ldr	r3, [r7, #28]
 8000628:	3304      	adds	r3, #4
 800062a:	2b06      	cmp	r3, #6
 800062c:	d902      	bls.n	8000634 <NVIC_EncodePriority+0x30>
 800062e:	69fb      	ldr	r3, [r7, #28]
 8000630:	3b03      	subs	r3, #3
 8000632:	e000      	b.n	8000636 <NVIC_EncodePriority+0x32>
 8000634:	2300      	movs	r3, #0
 8000636:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000638:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800063c:	69bb      	ldr	r3, [r7, #24]
 800063e:	fa02 f303 	lsl.w	r3, r2, r3
 8000642:	43da      	mvns	r2, r3
 8000644:	68bb      	ldr	r3, [r7, #8]
 8000646:	401a      	ands	r2, r3
 8000648:	697b      	ldr	r3, [r7, #20]
 800064a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800064c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000650:	697b      	ldr	r3, [r7, #20]
 8000652:	fa01 f303 	lsl.w	r3, r1, r3
 8000656:	43d9      	mvns	r1, r3
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800065c:	4313      	orrs	r3, r2
         );
}
 800065e:	4618      	mov	r0, r3
 8000660:	3724      	adds	r7, #36	; 0x24
 8000662:	46bd      	mov	sp, r7
 8000664:	bc80      	pop	{r7}
 8000666:	4770      	bx	lr

08000668 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b082      	sub	sp, #8
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	3b01      	subs	r3, #1
 8000674:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000678:	d301      	bcc.n	800067e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800067a:	2301      	movs	r3, #1
 800067c:	e00f      	b.n	800069e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800067e:	4a0a      	ldr	r2, [pc, #40]	; (80006a8 <SysTick_Config+0x40>)
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	3b01      	subs	r3, #1
 8000684:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000686:	210f      	movs	r1, #15
 8000688:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800068c:	f7ff ff90 	bl	80005b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000690:	4b05      	ldr	r3, [pc, #20]	; (80006a8 <SysTick_Config+0x40>)
 8000692:	2200      	movs	r2, #0
 8000694:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000696:	4b04      	ldr	r3, [pc, #16]	; (80006a8 <SysTick_Config+0x40>)
 8000698:	2207      	movs	r2, #7
 800069a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800069c:	2300      	movs	r3, #0
}
 800069e:	4618      	mov	r0, r3
 80006a0:	3708      	adds	r7, #8
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	e000e010 	.word	0xe000e010

080006ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b082      	sub	sp, #8
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80006b4:	6878      	ldr	r0, [r7, #4]
 80006b6:	f7ff ff49 	bl	800054c <__NVIC_SetPriorityGrouping>
}
 80006ba:	bf00      	nop
 80006bc:	3708      	adds	r7, #8
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd80      	pop	{r7, pc}

080006c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80006c2:	b580      	push	{r7, lr}
 80006c4:	b086      	sub	sp, #24
 80006c6:	af00      	add	r7, sp, #0
 80006c8:	4603      	mov	r3, r0
 80006ca:	60b9      	str	r1, [r7, #8]
 80006cc:	607a      	str	r2, [r7, #4]
 80006ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80006d0:	2300      	movs	r3, #0
 80006d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80006d4:	f7ff ff5e 	bl	8000594 <__NVIC_GetPriorityGrouping>
 80006d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80006da:	687a      	ldr	r2, [r7, #4]
 80006dc:	68b9      	ldr	r1, [r7, #8]
 80006de:	6978      	ldr	r0, [r7, #20]
 80006e0:	f7ff ff90 	bl	8000604 <NVIC_EncodePriority>
 80006e4:	4602      	mov	r2, r0
 80006e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006ea:	4611      	mov	r1, r2
 80006ec:	4618      	mov	r0, r3
 80006ee:	f7ff ff5f 	bl	80005b0 <__NVIC_SetPriority>
}
 80006f2:	bf00      	nop
 80006f4:	3718      	adds	r7, #24
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}

080006fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80006fa:	b580      	push	{r7, lr}
 80006fc:	b082      	sub	sp, #8
 80006fe:	af00      	add	r7, sp, #0
 8000700:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000702:	6878      	ldr	r0, [r7, #4]
 8000704:	f7ff ffb0 	bl	8000668 <SysTick_Config>
 8000708:	4603      	mov	r3, r0
}
 800070a:	4618      	mov	r0, r3
 800070c:	3708      	adds	r7, #8
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
	...

08000714 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000714:	b480      	push	{r7}
 8000716:	b08b      	sub	sp, #44	; 0x2c
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
 800071c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800071e:	2300      	movs	r3, #0
 8000720:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000722:	2300      	movs	r3, #0
 8000724:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000726:	e169      	b.n	80009fc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000728:	2201      	movs	r2, #1
 800072a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800072c:	fa02 f303 	lsl.w	r3, r2, r3
 8000730:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000732:	683b      	ldr	r3, [r7, #0]
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	69fa      	ldr	r2, [r7, #28]
 8000738:	4013      	ands	r3, r2
 800073a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800073c:	69ba      	ldr	r2, [r7, #24]
 800073e:	69fb      	ldr	r3, [r7, #28]
 8000740:	429a      	cmp	r2, r3
 8000742:	f040 8158 	bne.w	80009f6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000746:	683b      	ldr	r3, [r7, #0]
 8000748:	685b      	ldr	r3, [r3, #4]
 800074a:	4a9a      	ldr	r2, [pc, #616]	; (80009b4 <HAL_GPIO_Init+0x2a0>)
 800074c:	4293      	cmp	r3, r2
 800074e:	d05e      	beq.n	800080e <HAL_GPIO_Init+0xfa>
 8000750:	4a98      	ldr	r2, [pc, #608]	; (80009b4 <HAL_GPIO_Init+0x2a0>)
 8000752:	4293      	cmp	r3, r2
 8000754:	d875      	bhi.n	8000842 <HAL_GPIO_Init+0x12e>
 8000756:	4a98      	ldr	r2, [pc, #608]	; (80009b8 <HAL_GPIO_Init+0x2a4>)
 8000758:	4293      	cmp	r3, r2
 800075a:	d058      	beq.n	800080e <HAL_GPIO_Init+0xfa>
 800075c:	4a96      	ldr	r2, [pc, #600]	; (80009b8 <HAL_GPIO_Init+0x2a4>)
 800075e:	4293      	cmp	r3, r2
 8000760:	d86f      	bhi.n	8000842 <HAL_GPIO_Init+0x12e>
 8000762:	4a96      	ldr	r2, [pc, #600]	; (80009bc <HAL_GPIO_Init+0x2a8>)
 8000764:	4293      	cmp	r3, r2
 8000766:	d052      	beq.n	800080e <HAL_GPIO_Init+0xfa>
 8000768:	4a94      	ldr	r2, [pc, #592]	; (80009bc <HAL_GPIO_Init+0x2a8>)
 800076a:	4293      	cmp	r3, r2
 800076c:	d869      	bhi.n	8000842 <HAL_GPIO_Init+0x12e>
 800076e:	4a94      	ldr	r2, [pc, #592]	; (80009c0 <HAL_GPIO_Init+0x2ac>)
 8000770:	4293      	cmp	r3, r2
 8000772:	d04c      	beq.n	800080e <HAL_GPIO_Init+0xfa>
 8000774:	4a92      	ldr	r2, [pc, #584]	; (80009c0 <HAL_GPIO_Init+0x2ac>)
 8000776:	4293      	cmp	r3, r2
 8000778:	d863      	bhi.n	8000842 <HAL_GPIO_Init+0x12e>
 800077a:	4a92      	ldr	r2, [pc, #584]	; (80009c4 <HAL_GPIO_Init+0x2b0>)
 800077c:	4293      	cmp	r3, r2
 800077e:	d046      	beq.n	800080e <HAL_GPIO_Init+0xfa>
 8000780:	4a90      	ldr	r2, [pc, #576]	; (80009c4 <HAL_GPIO_Init+0x2b0>)
 8000782:	4293      	cmp	r3, r2
 8000784:	d85d      	bhi.n	8000842 <HAL_GPIO_Init+0x12e>
 8000786:	2b12      	cmp	r3, #18
 8000788:	d82a      	bhi.n	80007e0 <HAL_GPIO_Init+0xcc>
 800078a:	2b12      	cmp	r3, #18
 800078c:	d859      	bhi.n	8000842 <HAL_GPIO_Init+0x12e>
 800078e:	a201      	add	r2, pc, #4	; (adr r2, 8000794 <HAL_GPIO_Init+0x80>)
 8000790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000794:	0800080f 	.word	0x0800080f
 8000798:	080007e9 	.word	0x080007e9
 800079c:	080007fb 	.word	0x080007fb
 80007a0:	0800083d 	.word	0x0800083d
 80007a4:	08000843 	.word	0x08000843
 80007a8:	08000843 	.word	0x08000843
 80007ac:	08000843 	.word	0x08000843
 80007b0:	08000843 	.word	0x08000843
 80007b4:	08000843 	.word	0x08000843
 80007b8:	08000843 	.word	0x08000843
 80007bc:	08000843 	.word	0x08000843
 80007c0:	08000843 	.word	0x08000843
 80007c4:	08000843 	.word	0x08000843
 80007c8:	08000843 	.word	0x08000843
 80007cc:	08000843 	.word	0x08000843
 80007d0:	08000843 	.word	0x08000843
 80007d4:	08000843 	.word	0x08000843
 80007d8:	080007f1 	.word	0x080007f1
 80007dc:	08000805 	.word	0x08000805
 80007e0:	4a79      	ldr	r2, [pc, #484]	; (80009c8 <HAL_GPIO_Init+0x2b4>)
 80007e2:	4293      	cmp	r3, r2
 80007e4:	d013      	beq.n	800080e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80007e6:	e02c      	b.n	8000842 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80007e8:	683b      	ldr	r3, [r7, #0]
 80007ea:	68db      	ldr	r3, [r3, #12]
 80007ec:	623b      	str	r3, [r7, #32]
          break;
 80007ee:	e029      	b.n	8000844 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80007f0:	683b      	ldr	r3, [r7, #0]
 80007f2:	68db      	ldr	r3, [r3, #12]
 80007f4:	3304      	adds	r3, #4
 80007f6:	623b      	str	r3, [r7, #32]
          break;
 80007f8:	e024      	b.n	8000844 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80007fa:	683b      	ldr	r3, [r7, #0]
 80007fc:	68db      	ldr	r3, [r3, #12]
 80007fe:	3308      	adds	r3, #8
 8000800:	623b      	str	r3, [r7, #32]
          break;
 8000802:	e01f      	b.n	8000844 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000804:	683b      	ldr	r3, [r7, #0]
 8000806:	68db      	ldr	r3, [r3, #12]
 8000808:	330c      	adds	r3, #12
 800080a:	623b      	str	r3, [r7, #32]
          break;
 800080c:	e01a      	b.n	8000844 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800080e:	683b      	ldr	r3, [r7, #0]
 8000810:	689b      	ldr	r3, [r3, #8]
 8000812:	2b00      	cmp	r3, #0
 8000814:	d102      	bne.n	800081c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000816:	2304      	movs	r3, #4
 8000818:	623b      	str	r3, [r7, #32]
          break;
 800081a:	e013      	b.n	8000844 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800081c:	683b      	ldr	r3, [r7, #0]
 800081e:	689b      	ldr	r3, [r3, #8]
 8000820:	2b01      	cmp	r3, #1
 8000822:	d105      	bne.n	8000830 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000824:	2308      	movs	r3, #8
 8000826:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	69fa      	ldr	r2, [r7, #28]
 800082c:	611a      	str	r2, [r3, #16]
          break;
 800082e:	e009      	b.n	8000844 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000830:	2308      	movs	r3, #8
 8000832:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	69fa      	ldr	r2, [r7, #28]
 8000838:	615a      	str	r2, [r3, #20]
          break;
 800083a:	e003      	b.n	8000844 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800083c:	2300      	movs	r3, #0
 800083e:	623b      	str	r3, [r7, #32]
          break;
 8000840:	e000      	b.n	8000844 <HAL_GPIO_Init+0x130>
          break;
 8000842:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000844:	69bb      	ldr	r3, [r7, #24]
 8000846:	2bff      	cmp	r3, #255	; 0xff
 8000848:	d801      	bhi.n	800084e <HAL_GPIO_Init+0x13a>
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	e001      	b.n	8000852 <HAL_GPIO_Init+0x13e>
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	3304      	adds	r3, #4
 8000852:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000854:	69bb      	ldr	r3, [r7, #24]
 8000856:	2bff      	cmp	r3, #255	; 0xff
 8000858:	d802      	bhi.n	8000860 <HAL_GPIO_Init+0x14c>
 800085a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800085c:	009b      	lsls	r3, r3, #2
 800085e:	e002      	b.n	8000866 <HAL_GPIO_Init+0x152>
 8000860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000862:	3b08      	subs	r3, #8
 8000864:	009b      	lsls	r3, r3, #2
 8000866:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000868:	697b      	ldr	r3, [r7, #20]
 800086a:	681a      	ldr	r2, [r3, #0]
 800086c:	210f      	movs	r1, #15
 800086e:	693b      	ldr	r3, [r7, #16]
 8000870:	fa01 f303 	lsl.w	r3, r1, r3
 8000874:	43db      	mvns	r3, r3
 8000876:	401a      	ands	r2, r3
 8000878:	6a39      	ldr	r1, [r7, #32]
 800087a:	693b      	ldr	r3, [r7, #16]
 800087c:	fa01 f303 	lsl.w	r3, r1, r3
 8000880:	431a      	orrs	r2, r3
 8000882:	697b      	ldr	r3, [r7, #20]
 8000884:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000886:	683b      	ldr	r3, [r7, #0]
 8000888:	685b      	ldr	r3, [r3, #4]
 800088a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800088e:	2b00      	cmp	r3, #0
 8000890:	f000 80b1 	beq.w	80009f6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000894:	4b4d      	ldr	r3, [pc, #308]	; (80009cc <HAL_GPIO_Init+0x2b8>)
 8000896:	699b      	ldr	r3, [r3, #24]
 8000898:	4a4c      	ldr	r2, [pc, #304]	; (80009cc <HAL_GPIO_Init+0x2b8>)
 800089a:	f043 0301 	orr.w	r3, r3, #1
 800089e:	6193      	str	r3, [r2, #24]
 80008a0:	4b4a      	ldr	r3, [pc, #296]	; (80009cc <HAL_GPIO_Init+0x2b8>)
 80008a2:	699b      	ldr	r3, [r3, #24]
 80008a4:	f003 0301 	and.w	r3, r3, #1
 80008a8:	60bb      	str	r3, [r7, #8]
 80008aa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80008ac:	4a48      	ldr	r2, [pc, #288]	; (80009d0 <HAL_GPIO_Init+0x2bc>)
 80008ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008b0:	089b      	lsrs	r3, r3, #2
 80008b2:	3302      	adds	r3, #2
 80008b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008b8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80008ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008bc:	f003 0303 	and.w	r3, r3, #3
 80008c0:	009b      	lsls	r3, r3, #2
 80008c2:	220f      	movs	r2, #15
 80008c4:	fa02 f303 	lsl.w	r3, r2, r3
 80008c8:	43db      	mvns	r3, r3
 80008ca:	68fa      	ldr	r2, [r7, #12]
 80008cc:	4013      	ands	r3, r2
 80008ce:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	4a40      	ldr	r2, [pc, #256]	; (80009d4 <HAL_GPIO_Init+0x2c0>)
 80008d4:	4293      	cmp	r3, r2
 80008d6:	d013      	beq.n	8000900 <HAL_GPIO_Init+0x1ec>
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	4a3f      	ldr	r2, [pc, #252]	; (80009d8 <HAL_GPIO_Init+0x2c4>)
 80008dc:	4293      	cmp	r3, r2
 80008de:	d00d      	beq.n	80008fc <HAL_GPIO_Init+0x1e8>
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	4a3e      	ldr	r2, [pc, #248]	; (80009dc <HAL_GPIO_Init+0x2c8>)
 80008e4:	4293      	cmp	r3, r2
 80008e6:	d007      	beq.n	80008f8 <HAL_GPIO_Init+0x1e4>
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	4a3d      	ldr	r2, [pc, #244]	; (80009e0 <HAL_GPIO_Init+0x2cc>)
 80008ec:	4293      	cmp	r3, r2
 80008ee:	d101      	bne.n	80008f4 <HAL_GPIO_Init+0x1e0>
 80008f0:	2303      	movs	r3, #3
 80008f2:	e006      	b.n	8000902 <HAL_GPIO_Init+0x1ee>
 80008f4:	2304      	movs	r3, #4
 80008f6:	e004      	b.n	8000902 <HAL_GPIO_Init+0x1ee>
 80008f8:	2302      	movs	r3, #2
 80008fa:	e002      	b.n	8000902 <HAL_GPIO_Init+0x1ee>
 80008fc:	2301      	movs	r3, #1
 80008fe:	e000      	b.n	8000902 <HAL_GPIO_Init+0x1ee>
 8000900:	2300      	movs	r3, #0
 8000902:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000904:	f002 0203 	and.w	r2, r2, #3
 8000908:	0092      	lsls	r2, r2, #2
 800090a:	4093      	lsls	r3, r2
 800090c:	68fa      	ldr	r2, [r7, #12]
 800090e:	4313      	orrs	r3, r2
 8000910:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000912:	492f      	ldr	r1, [pc, #188]	; (80009d0 <HAL_GPIO_Init+0x2bc>)
 8000914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000916:	089b      	lsrs	r3, r3, #2
 8000918:	3302      	adds	r3, #2
 800091a:	68fa      	ldr	r2, [r7, #12]
 800091c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000920:	683b      	ldr	r3, [r7, #0]
 8000922:	685b      	ldr	r3, [r3, #4]
 8000924:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000928:	2b00      	cmp	r3, #0
 800092a:	d006      	beq.n	800093a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800092c:	4b2d      	ldr	r3, [pc, #180]	; (80009e4 <HAL_GPIO_Init+0x2d0>)
 800092e:	689a      	ldr	r2, [r3, #8]
 8000930:	492c      	ldr	r1, [pc, #176]	; (80009e4 <HAL_GPIO_Init+0x2d0>)
 8000932:	69bb      	ldr	r3, [r7, #24]
 8000934:	4313      	orrs	r3, r2
 8000936:	608b      	str	r3, [r1, #8]
 8000938:	e006      	b.n	8000948 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800093a:	4b2a      	ldr	r3, [pc, #168]	; (80009e4 <HAL_GPIO_Init+0x2d0>)
 800093c:	689a      	ldr	r2, [r3, #8]
 800093e:	69bb      	ldr	r3, [r7, #24]
 8000940:	43db      	mvns	r3, r3
 8000942:	4928      	ldr	r1, [pc, #160]	; (80009e4 <HAL_GPIO_Init+0x2d0>)
 8000944:	4013      	ands	r3, r2
 8000946:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000948:	683b      	ldr	r3, [r7, #0]
 800094a:	685b      	ldr	r3, [r3, #4]
 800094c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000950:	2b00      	cmp	r3, #0
 8000952:	d006      	beq.n	8000962 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000954:	4b23      	ldr	r3, [pc, #140]	; (80009e4 <HAL_GPIO_Init+0x2d0>)
 8000956:	68da      	ldr	r2, [r3, #12]
 8000958:	4922      	ldr	r1, [pc, #136]	; (80009e4 <HAL_GPIO_Init+0x2d0>)
 800095a:	69bb      	ldr	r3, [r7, #24]
 800095c:	4313      	orrs	r3, r2
 800095e:	60cb      	str	r3, [r1, #12]
 8000960:	e006      	b.n	8000970 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000962:	4b20      	ldr	r3, [pc, #128]	; (80009e4 <HAL_GPIO_Init+0x2d0>)
 8000964:	68da      	ldr	r2, [r3, #12]
 8000966:	69bb      	ldr	r3, [r7, #24]
 8000968:	43db      	mvns	r3, r3
 800096a:	491e      	ldr	r1, [pc, #120]	; (80009e4 <HAL_GPIO_Init+0x2d0>)
 800096c:	4013      	ands	r3, r2
 800096e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000970:	683b      	ldr	r3, [r7, #0]
 8000972:	685b      	ldr	r3, [r3, #4]
 8000974:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000978:	2b00      	cmp	r3, #0
 800097a:	d006      	beq.n	800098a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800097c:	4b19      	ldr	r3, [pc, #100]	; (80009e4 <HAL_GPIO_Init+0x2d0>)
 800097e:	685a      	ldr	r2, [r3, #4]
 8000980:	4918      	ldr	r1, [pc, #96]	; (80009e4 <HAL_GPIO_Init+0x2d0>)
 8000982:	69bb      	ldr	r3, [r7, #24]
 8000984:	4313      	orrs	r3, r2
 8000986:	604b      	str	r3, [r1, #4]
 8000988:	e006      	b.n	8000998 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800098a:	4b16      	ldr	r3, [pc, #88]	; (80009e4 <HAL_GPIO_Init+0x2d0>)
 800098c:	685a      	ldr	r2, [r3, #4]
 800098e:	69bb      	ldr	r3, [r7, #24]
 8000990:	43db      	mvns	r3, r3
 8000992:	4914      	ldr	r1, [pc, #80]	; (80009e4 <HAL_GPIO_Init+0x2d0>)
 8000994:	4013      	ands	r3, r2
 8000996:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000998:	683b      	ldr	r3, [r7, #0]
 800099a:	685b      	ldr	r3, [r3, #4]
 800099c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d021      	beq.n	80009e8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80009a4:	4b0f      	ldr	r3, [pc, #60]	; (80009e4 <HAL_GPIO_Init+0x2d0>)
 80009a6:	681a      	ldr	r2, [r3, #0]
 80009a8:	490e      	ldr	r1, [pc, #56]	; (80009e4 <HAL_GPIO_Init+0x2d0>)
 80009aa:	69bb      	ldr	r3, [r7, #24]
 80009ac:	4313      	orrs	r3, r2
 80009ae:	600b      	str	r3, [r1, #0]
 80009b0:	e021      	b.n	80009f6 <HAL_GPIO_Init+0x2e2>
 80009b2:	bf00      	nop
 80009b4:	10320000 	.word	0x10320000
 80009b8:	10310000 	.word	0x10310000
 80009bc:	10220000 	.word	0x10220000
 80009c0:	10210000 	.word	0x10210000
 80009c4:	10120000 	.word	0x10120000
 80009c8:	10110000 	.word	0x10110000
 80009cc:	40021000 	.word	0x40021000
 80009d0:	40010000 	.word	0x40010000
 80009d4:	40010800 	.word	0x40010800
 80009d8:	40010c00 	.word	0x40010c00
 80009dc:	40011000 	.word	0x40011000
 80009e0:	40011400 	.word	0x40011400
 80009e4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80009e8:	4b0b      	ldr	r3, [pc, #44]	; (8000a18 <HAL_GPIO_Init+0x304>)
 80009ea:	681a      	ldr	r2, [r3, #0]
 80009ec:	69bb      	ldr	r3, [r7, #24]
 80009ee:	43db      	mvns	r3, r3
 80009f0:	4909      	ldr	r1, [pc, #36]	; (8000a18 <HAL_GPIO_Init+0x304>)
 80009f2:	4013      	ands	r3, r2
 80009f4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80009f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009f8:	3301      	adds	r3, #1
 80009fa:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009fc:	683b      	ldr	r3, [r7, #0]
 80009fe:	681a      	ldr	r2, [r3, #0]
 8000a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a02:	fa22 f303 	lsr.w	r3, r2, r3
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	f47f ae8e 	bne.w	8000728 <HAL_GPIO_Init+0x14>
  }
}
 8000a0c:	bf00      	nop
 8000a0e:	bf00      	nop
 8000a10:	372c      	adds	r7, #44	; 0x2c
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bc80      	pop	{r7}
 8000a16:	4770      	bx	lr
 8000a18:	40010400 	.word	0x40010400

08000a1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	b083      	sub	sp, #12
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
 8000a24:	460b      	mov	r3, r1
 8000a26:	807b      	strh	r3, [r7, #2]
 8000a28:	4613      	mov	r3, r2
 8000a2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000a2c:	787b      	ldrb	r3, [r7, #1]
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d003      	beq.n	8000a3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000a32:	887a      	ldrh	r2, [r7, #2]
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000a38:	e003      	b.n	8000a42 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000a3a:	887b      	ldrh	r3, [r7, #2]
 8000a3c:	041a      	lsls	r2, r3, #16
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	611a      	str	r2, [r3, #16]
}
 8000a42:	bf00      	nop
 8000a44:	370c      	adds	r7, #12
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bc80      	pop	{r7}
 8000a4a:	4770      	bx	lr

08000a4c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b086      	sub	sp, #24
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d101      	bne.n	8000a5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000a5a:	2301      	movs	r3, #1
 8000a5c:	e272      	b.n	8000f44 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	f003 0301 	and.w	r3, r3, #1
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	f000 8087 	beq.w	8000b7a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000a6c:	4b92      	ldr	r3, [pc, #584]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000a6e:	685b      	ldr	r3, [r3, #4]
 8000a70:	f003 030c 	and.w	r3, r3, #12
 8000a74:	2b04      	cmp	r3, #4
 8000a76:	d00c      	beq.n	8000a92 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000a78:	4b8f      	ldr	r3, [pc, #572]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000a7a:	685b      	ldr	r3, [r3, #4]
 8000a7c:	f003 030c 	and.w	r3, r3, #12
 8000a80:	2b08      	cmp	r3, #8
 8000a82:	d112      	bne.n	8000aaa <HAL_RCC_OscConfig+0x5e>
 8000a84:	4b8c      	ldr	r3, [pc, #560]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000a86:	685b      	ldr	r3, [r3, #4]
 8000a88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a90:	d10b      	bne.n	8000aaa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a92:	4b89      	ldr	r3, [pc, #548]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d06c      	beq.n	8000b78 <HAL_RCC_OscConfig+0x12c>
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	685b      	ldr	r3, [r3, #4]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d168      	bne.n	8000b78 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	e24c      	b.n	8000f44 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	685b      	ldr	r3, [r3, #4]
 8000aae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ab2:	d106      	bne.n	8000ac2 <HAL_RCC_OscConfig+0x76>
 8000ab4:	4b80      	ldr	r3, [pc, #512]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	4a7f      	ldr	r2, [pc, #508]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000aba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000abe:	6013      	str	r3, [r2, #0]
 8000ac0:	e02e      	b.n	8000b20 <HAL_RCC_OscConfig+0xd4>
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	685b      	ldr	r3, [r3, #4]
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d10c      	bne.n	8000ae4 <HAL_RCC_OscConfig+0x98>
 8000aca:	4b7b      	ldr	r3, [pc, #492]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	4a7a      	ldr	r2, [pc, #488]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000ad0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ad4:	6013      	str	r3, [r2, #0]
 8000ad6:	4b78      	ldr	r3, [pc, #480]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	4a77      	ldr	r2, [pc, #476]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000adc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ae0:	6013      	str	r3, [r2, #0]
 8000ae2:	e01d      	b.n	8000b20 <HAL_RCC_OscConfig+0xd4>
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	685b      	ldr	r3, [r3, #4]
 8000ae8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000aec:	d10c      	bne.n	8000b08 <HAL_RCC_OscConfig+0xbc>
 8000aee:	4b72      	ldr	r3, [pc, #456]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	4a71      	ldr	r2, [pc, #452]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000af4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000af8:	6013      	str	r3, [r2, #0]
 8000afa:	4b6f      	ldr	r3, [pc, #444]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	4a6e      	ldr	r2, [pc, #440]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000b00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b04:	6013      	str	r3, [r2, #0]
 8000b06:	e00b      	b.n	8000b20 <HAL_RCC_OscConfig+0xd4>
 8000b08:	4b6b      	ldr	r3, [pc, #428]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	4a6a      	ldr	r2, [pc, #424]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000b0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b12:	6013      	str	r3, [r2, #0]
 8000b14:	4b68      	ldr	r3, [pc, #416]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	4a67      	ldr	r2, [pc, #412]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000b1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b1e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	685b      	ldr	r3, [r3, #4]
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d013      	beq.n	8000b50 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b28:	f7ff fd06 	bl	8000538 <HAL_GetTick>
 8000b2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b2e:	e008      	b.n	8000b42 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b30:	f7ff fd02 	bl	8000538 <HAL_GetTick>
 8000b34:	4602      	mov	r2, r0
 8000b36:	693b      	ldr	r3, [r7, #16]
 8000b38:	1ad3      	subs	r3, r2, r3
 8000b3a:	2b64      	cmp	r3, #100	; 0x64
 8000b3c:	d901      	bls.n	8000b42 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000b3e:	2303      	movs	r3, #3
 8000b40:	e200      	b.n	8000f44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b42:	4b5d      	ldr	r3, [pc, #372]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d0f0      	beq.n	8000b30 <HAL_RCC_OscConfig+0xe4>
 8000b4e:	e014      	b.n	8000b7a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b50:	f7ff fcf2 	bl	8000538 <HAL_GetTick>
 8000b54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b56:	e008      	b.n	8000b6a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b58:	f7ff fcee 	bl	8000538 <HAL_GetTick>
 8000b5c:	4602      	mov	r2, r0
 8000b5e:	693b      	ldr	r3, [r7, #16]
 8000b60:	1ad3      	subs	r3, r2, r3
 8000b62:	2b64      	cmp	r3, #100	; 0x64
 8000b64:	d901      	bls.n	8000b6a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000b66:	2303      	movs	r3, #3
 8000b68:	e1ec      	b.n	8000f44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b6a:	4b53      	ldr	r3, [pc, #332]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d1f0      	bne.n	8000b58 <HAL_RCC_OscConfig+0x10c>
 8000b76:	e000      	b.n	8000b7a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	f003 0302 	and.w	r3, r3, #2
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d063      	beq.n	8000c4e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000b86:	4b4c      	ldr	r3, [pc, #304]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000b88:	685b      	ldr	r3, [r3, #4]
 8000b8a:	f003 030c 	and.w	r3, r3, #12
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d00b      	beq.n	8000baa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000b92:	4b49      	ldr	r3, [pc, #292]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000b94:	685b      	ldr	r3, [r3, #4]
 8000b96:	f003 030c 	and.w	r3, r3, #12
 8000b9a:	2b08      	cmp	r3, #8
 8000b9c:	d11c      	bne.n	8000bd8 <HAL_RCC_OscConfig+0x18c>
 8000b9e:	4b46      	ldr	r3, [pc, #280]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000ba0:	685b      	ldr	r3, [r3, #4]
 8000ba2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d116      	bne.n	8000bd8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000baa:	4b43      	ldr	r3, [pc, #268]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	f003 0302 	and.w	r3, r3, #2
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d005      	beq.n	8000bc2 <HAL_RCC_OscConfig+0x176>
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	691b      	ldr	r3, [r3, #16]
 8000bba:	2b01      	cmp	r3, #1
 8000bbc:	d001      	beq.n	8000bc2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000bbe:	2301      	movs	r3, #1
 8000bc0:	e1c0      	b.n	8000f44 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bc2:	4b3d      	ldr	r3, [pc, #244]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	695b      	ldr	r3, [r3, #20]
 8000bce:	00db      	lsls	r3, r3, #3
 8000bd0:	4939      	ldr	r1, [pc, #228]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000bd2:	4313      	orrs	r3, r2
 8000bd4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bd6:	e03a      	b.n	8000c4e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	691b      	ldr	r3, [r3, #16]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d020      	beq.n	8000c22 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000be0:	4b36      	ldr	r3, [pc, #216]	; (8000cbc <HAL_RCC_OscConfig+0x270>)
 8000be2:	2201      	movs	r2, #1
 8000be4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000be6:	f7ff fca7 	bl	8000538 <HAL_GetTick>
 8000bea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bec:	e008      	b.n	8000c00 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000bee:	f7ff fca3 	bl	8000538 <HAL_GetTick>
 8000bf2:	4602      	mov	r2, r0
 8000bf4:	693b      	ldr	r3, [r7, #16]
 8000bf6:	1ad3      	subs	r3, r2, r3
 8000bf8:	2b02      	cmp	r3, #2
 8000bfa:	d901      	bls.n	8000c00 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000bfc:	2303      	movs	r3, #3
 8000bfe:	e1a1      	b.n	8000f44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c00:	4b2d      	ldr	r3, [pc, #180]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	f003 0302 	and.w	r3, r3, #2
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d0f0      	beq.n	8000bee <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c0c:	4b2a      	ldr	r3, [pc, #168]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	695b      	ldr	r3, [r3, #20]
 8000c18:	00db      	lsls	r3, r3, #3
 8000c1a:	4927      	ldr	r1, [pc, #156]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000c1c:	4313      	orrs	r3, r2
 8000c1e:	600b      	str	r3, [r1, #0]
 8000c20:	e015      	b.n	8000c4e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000c22:	4b26      	ldr	r3, [pc, #152]	; (8000cbc <HAL_RCC_OscConfig+0x270>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c28:	f7ff fc86 	bl	8000538 <HAL_GetTick>
 8000c2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c2e:	e008      	b.n	8000c42 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c30:	f7ff fc82 	bl	8000538 <HAL_GetTick>
 8000c34:	4602      	mov	r2, r0
 8000c36:	693b      	ldr	r3, [r7, #16]
 8000c38:	1ad3      	subs	r3, r2, r3
 8000c3a:	2b02      	cmp	r3, #2
 8000c3c:	d901      	bls.n	8000c42 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000c3e:	2303      	movs	r3, #3
 8000c40:	e180      	b.n	8000f44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c42:	4b1d      	ldr	r3, [pc, #116]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	f003 0302 	and.w	r3, r3, #2
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d1f0      	bne.n	8000c30 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	f003 0308 	and.w	r3, r3, #8
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d03a      	beq.n	8000cd0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	699b      	ldr	r3, [r3, #24]
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d019      	beq.n	8000c96 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000c62:	4b17      	ldr	r3, [pc, #92]	; (8000cc0 <HAL_RCC_OscConfig+0x274>)
 8000c64:	2201      	movs	r2, #1
 8000c66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c68:	f7ff fc66 	bl	8000538 <HAL_GetTick>
 8000c6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c6e:	e008      	b.n	8000c82 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c70:	f7ff fc62 	bl	8000538 <HAL_GetTick>
 8000c74:	4602      	mov	r2, r0
 8000c76:	693b      	ldr	r3, [r7, #16]
 8000c78:	1ad3      	subs	r3, r2, r3
 8000c7a:	2b02      	cmp	r3, #2
 8000c7c:	d901      	bls.n	8000c82 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000c7e:	2303      	movs	r3, #3
 8000c80:	e160      	b.n	8000f44 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c82:	4b0d      	ldr	r3, [pc, #52]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c86:	f003 0302 	and.w	r3, r3, #2
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d0f0      	beq.n	8000c70 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000c8e:	2001      	movs	r0, #1
 8000c90:	f000 fa9c 	bl	80011cc <RCC_Delay>
 8000c94:	e01c      	b.n	8000cd0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000c96:	4b0a      	ldr	r3, [pc, #40]	; (8000cc0 <HAL_RCC_OscConfig+0x274>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c9c:	f7ff fc4c 	bl	8000538 <HAL_GetTick>
 8000ca0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ca2:	e00f      	b.n	8000cc4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ca4:	f7ff fc48 	bl	8000538 <HAL_GetTick>
 8000ca8:	4602      	mov	r2, r0
 8000caa:	693b      	ldr	r3, [r7, #16]
 8000cac:	1ad3      	subs	r3, r2, r3
 8000cae:	2b02      	cmp	r3, #2
 8000cb0:	d908      	bls.n	8000cc4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000cb2:	2303      	movs	r3, #3
 8000cb4:	e146      	b.n	8000f44 <HAL_RCC_OscConfig+0x4f8>
 8000cb6:	bf00      	nop
 8000cb8:	40021000 	.word	0x40021000
 8000cbc:	42420000 	.word	0x42420000
 8000cc0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000cc4:	4b92      	ldr	r3, [pc, #584]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cc8:	f003 0302 	and.w	r3, r3, #2
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d1e9      	bne.n	8000ca4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	f003 0304 	and.w	r3, r3, #4
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	f000 80a6 	beq.w	8000e2a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ce2:	4b8b      	ldr	r3, [pc, #556]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000ce4:	69db      	ldr	r3, [r3, #28]
 8000ce6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d10d      	bne.n	8000d0a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000cee:	4b88      	ldr	r3, [pc, #544]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000cf0:	69db      	ldr	r3, [r3, #28]
 8000cf2:	4a87      	ldr	r2, [pc, #540]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000cf4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cf8:	61d3      	str	r3, [r2, #28]
 8000cfa:	4b85      	ldr	r3, [pc, #532]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000cfc:	69db      	ldr	r3, [r3, #28]
 8000cfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d02:	60bb      	str	r3, [r7, #8]
 8000d04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000d06:	2301      	movs	r3, #1
 8000d08:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d0a:	4b82      	ldr	r3, [pc, #520]	; (8000f14 <HAL_RCC_OscConfig+0x4c8>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d118      	bne.n	8000d48 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d16:	4b7f      	ldr	r3, [pc, #508]	; (8000f14 <HAL_RCC_OscConfig+0x4c8>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	4a7e      	ldr	r2, [pc, #504]	; (8000f14 <HAL_RCC_OscConfig+0x4c8>)
 8000d1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000d22:	f7ff fc09 	bl	8000538 <HAL_GetTick>
 8000d26:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d28:	e008      	b.n	8000d3c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d2a:	f7ff fc05 	bl	8000538 <HAL_GetTick>
 8000d2e:	4602      	mov	r2, r0
 8000d30:	693b      	ldr	r3, [r7, #16]
 8000d32:	1ad3      	subs	r3, r2, r3
 8000d34:	2b64      	cmp	r3, #100	; 0x64
 8000d36:	d901      	bls.n	8000d3c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000d38:	2303      	movs	r3, #3
 8000d3a:	e103      	b.n	8000f44 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d3c:	4b75      	ldr	r3, [pc, #468]	; (8000f14 <HAL_RCC_OscConfig+0x4c8>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d0f0      	beq.n	8000d2a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	68db      	ldr	r3, [r3, #12]
 8000d4c:	2b01      	cmp	r3, #1
 8000d4e:	d106      	bne.n	8000d5e <HAL_RCC_OscConfig+0x312>
 8000d50:	4b6f      	ldr	r3, [pc, #444]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000d52:	6a1b      	ldr	r3, [r3, #32]
 8000d54:	4a6e      	ldr	r2, [pc, #440]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000d56:	f043 0301 	orr.w	r3, r3, #1
 8000d5a:	6213      	str	r3, [r2, #32]
 8000d5c:	e02d      	b.n	8000dba <HAL_RCC_OscConfig+0x36e>
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	68db      	ldr	r3, [r3, #12]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d10c      	bne.n	8000d80 <HAL_RCC_OscConfig+0x334>
 8000d66:	4b6a      	ldr	r3, [pc, #424]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000d68:	6a1b      	ldr	r3, [r3, #32]
 8000d6a:	4a69      	ldr	r2, [pc, #420]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000d6c:	f023 0301 	bic.w	r3, r3, #1
 8000d70:	6213      	str	r3, [r2, #32]
 8000d72:	4b67      	ldr	r3, [pc, #412]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000d74:	6a1b      	ldr	r3, [r3, #32]
 8000d76:	4a66      	ldr	r2, [pc, #408]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000d78:	f023 0304 	bic.w	r3, r3, #4
 8000d7c:	6213      	str	r3, [r2, #32]
 8000d7e:	e01c      	b.n	8000dba <HAL_RCC_OscConfig+0x36e>
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	68db      	ldr	r3, [r3, #12]
 8000d84:	2b05      	cmp	r3, #5
 8000d86:	d10c      	bne.n	8000da2 <HAL_RCC_OscConfig+0x356>
 8000d88:	4b61      	ldr	r3, [pc, #388]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000d8a:	6a1b      	ldr	r3, [r3, #32]
 8000d8c:	4a60      	ldr	r2, [pc, #384]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000d8e:	f043 0304 	orr.w	r3, r3, #4
 8000d92:	6213      	str	r3, [r2, #32]
 8000d94:	4b5e      	ldr	r3, [pc, #376]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000d96:	6a1b      	ldr	r3, [r3, #32]
 8000d98:	4a5d      	ldr	r2, [pc, #372]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000d9a:	f043 0301 	orr.w	r3, r3, #1
 8000d9e:	6213      	str	r3, [r2, #32]
 8000da0:	e00b      	b.n	8000dba <HAL_RCC_OscConfig+0x36e>
 8000da2:	4b5b      	ldr	r3, [pc, #364]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000da4:	6a1b      	ldr	r3, [r3, #32]
 8000da6:	4a5a      	ldr	r2, [pc, #360]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000da8:	f023 0301 	bic.w	r3, r3, #1
 8000dac:	6213      	str	r3, [r2, #32]
 8000dae:	4b58      	ldr	r3, [pc, #352]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000db0:	6a1b      	ldr	r3, [r3, #32]
 8000db2:	4a57      	ldr	r2, [pc, #348]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000db4:	f023 0304 	bic.w	r3, r3, #4
 8000db8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	68db      	ldr	r3, [r3, #12]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d015      	beq.n	8000dee <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dc2:	f7ff fbb9 	bl	8000538 <HAL_GetTick>
 8000dc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000dc8:	e00a      	b.n	8000de0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000dca:	f7ff fbb5 	bl	8000538 <HAL_GetTick>
 8000dce:	4602      	mov	r2, r0
 8000dd0:	693b      	ldr	r3, [r7, #16]
 8000dd2:	1ad3      	subs	r3, r2, r3
 8000dd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8000dd8:	4293      	cmp	r3, r2
 8000dda:	d901      	bls.n	8000de0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000ddc:	2303      	movs	r3, #3
 8000dde:	e0b1      	b.n	8000f44 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000de0:	4b4b      	ldr	r3, [pc, #300]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000de2:	6a1b      	ldr	r3, [r3, #32]
 8000de4:	f003 0302 	and.w	r3, r3, #2
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d0ee      	beq.n	8000dca <HAL_RCC_OscConfig+0x37e>
 8000dec:	e014      	b.n	8000e18 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dee:	f7ff fba3 	bl	8000538 <HAL_GetTick>
 8000df2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000df4:	e00a      	b.n	8000e0c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000df6:	f7ff fb9f 	bl	8000538 <HAL_GetTick>
 8000dfa:	4602      	mov	r2, r0
 8000dfc:	693b      	ldr	r3, [r7, #16]
 8000dfe:	1ad3      	subs	r3, r2, r3
 8000e00:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e04:	4293      	cmp	r3, r2
 8000e06:	d901      	bls.n	8000e0c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000e08:	2303      	movs	r3, #3
 8000e0a:	e09b      	b.n	8000f44 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e0c:	4b40      	ldr	r3, [pc, #256]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000e0e:	6a1b      	ldr	r3, [r3, #32]
 8000e10:	f003 0302 	and.w	r3, r3, #2
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d1ee      	bne.n	8000df6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000e18:	7dfb      	ldrb	r3, [r7, #23]
 8000e1a:	2b01      	cmp	r3, #1
 8000e1c:	d105      	bne.n	8000e2a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e1e:	4b3c      	ldr	r3, [pc, #240]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000e20:	69db      	ldr	r3, [r3, #28]
 8000e22:	4a3b      	ldr	r2, [pc, #236]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000e24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000e28:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	69db      	ldr	r3, [r3, #28]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	f000 8087 	beq.w	8000f42 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e34:	4b36      	ldr	r3, [pc, #216]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000e36:	685b      	ldr	r3, [r3, #4]
 8000e38:	f003 030c 	and.w	r3, r3, #12
 8000e3c:	2b08      	cmp	r3, #8
 8000e3e:	d061      	beq.n	8000f04 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	69db      	ldr	r3, [r3, #28]
 8000e44:	2b02      	cmp	r3, #2
 8000e46:	d146      	bne.n	8000ed6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e48:	4b33      	ldr	r3, [pc, #204]	; (8000f18 <HAL_RCC_OscConfig+0x4cc>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e4e:	f7ff fb73 	bl	8000538 <HAL_GetTick>
 8000e52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e54:	e008      	b.n	8000e68 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e56:	f7ff fb6f 	bl	8000538 <HAL_GetTick>
 8000e5a:	4602      	mov	r2, r0
 8000e5c:	693b      	ldr	r3, [r7, #16]
 8000e5e:	1ad3      	subs	r3, r2, r3
 8000e60:	2b02      	cmp	r3, #2
 8000e62:	d901      	bls.n	8000e68 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000e64:	2303      	movs	r3, #3
 8000e66:	e06d      	b.n	8000f44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e68:	4b29      	ldr	r3, [pc, #164]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d1f0      	bne.n	8000e56 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	6a1b      	ldr	r3, [r3, #32]
 8000e78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e7c:	d108      	bne.n	8000e90 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000e7e:	4b24      	ldr	r3, [pc, #144]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000e80:	685b      	ldr	r3, [r3, #4]
 8000e82:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	689b      	ldr	r3, [r3, #8]
 8000e8a:	4921      	ldr	r1, [pc, #132]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000e8c:	4313      	orrs	r3, r2
 8000e8e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000e90:	4b1f      	ldr	r3, [pc, #124]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000e92:	685b      	ldr	r3, [r3, #4]
 8000e94:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	6a19      	ldr	r1, [r3, #32]
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ea0:	430b      	orrs	r3, r1
 8000ea2:	491b      	ldr	r1, [pc, #108]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000ea4:	4313      	orrs	r3, r2
 8000ea6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000ea8:	4b1b      	ldr	r3, [pc, #108]	; (8000f18 <HAL_RCC_OscConfig+0x4cc>)
 8000eaa:	2201      	movs	r2, #1
 8000eac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eae:	f7ff fb43 	bl	8000538 <HAL_GetTick>
 8000eb2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000eb4:	e008      	b.n	8000ec8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000eb6:	f7ff fb3f 	bl	8000538 <HAL_GetTick>
 8000eba:	4602      	mov	r2, r0
 8000ebc:	693b      	ldr	r3, [r7, #16]
 8000ebe:	1ad3      	subs	r3, r2, r3
 8000ec0:	2b02      	cmp	r3, #2
 8000ec2:	d901      	bls.n	8000ec8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000ec4:	2303      	movs	r3, #3
 8000ec6:	e03d      	b.n	8000f44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000ec8:	4b11      	ldr	r3, [pc, #68]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d0f0      	beq.n	8000eb6 <HAL_RCC_OscConfig+0x46a>
 8000ed4:	e035      	b.n	8000f42 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000ed6:	4b10      	ldr	r3, [pc, #64]	; (8000f18 <HAL_RCC_OscConfig+0x4cc>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000edc:	f7ff fb2c 	bl	8000538 <HAL_GetTick>
 8000ee0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ee2:	e008      	b.n	8000ef6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ee4:	f7ff fb28 	bl	8000538 <HAL_GetTick>
 8000ee8:	4602      	mov	r2, r0
 8000eea:	693b      	ldr	r3, [r7, #16]
 8000eec:	1ad3      	subs	r3, r2, r3
 8000eee:	2b02      	cmp	r3, #2
 8000ef0:	d901      	bls.n	8000ef6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000ef2:	2303      	movs	r3, #3
 8000ef4:	e026      	b.n	8000f44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ef6:	4b06      	ldr	r3, [pc, #24]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d1f0      	bne.n	8000ee4 <HAL_RCC_OscConfig+0x498>
 8000f02:	e01e      	b.n	8000f42 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	69db      	ldr	r3, [r3, #28]
 8000f08:	2b01      	cmp	r3, #1
 8000f0a:	d107      	bne.n	8000f1c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	e019      	b.n	8000f44 <HAL_RCC_OscConfig+0x4f8>
 8000f10:	40021000 	.word	0x40021000
 8000f14:	40007000 	.word	0x40007000
 8000f18:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000f1c:	4b0b      	ldr	r3, [pc, #44]	; (8000f4c <HAL_RCC_OscConfig+0x500>)
 8000f1e:	685b      	ldr	r3, [r3, #4]
 8000f20:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	6a1b      	ldr	r3, [r3, #32]
 8000f2c:	429a      	cmp	r2, r3
 8000f2e:	d106      	bne.n	8000f3e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f3a:	429a      	cmp	r2, r3
 8000f3c:	d001      	beq.n	8000f42 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8000f3e:	2301      	movs	r3, #1
 8000f40:	e000      	b.n	8000f44 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8000f42:	2300      	movs	r3, #0
}
 8000f44:	4618      	mov	r0, r3
 8000f46:	3718      	adds	r7, #24
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	40021000 	.word	0x40021000

08000f50 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
 8000f58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d101      	bne.n	8000f64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000f60:	2301      	movs	r3, #1
 8000f62:	e0d0      	b.n	8001106 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000f64:	4b6a      	ldr	r3, [pc, #424]	; (8001110 <HAL_RCC_ClockConfig+0x1c0>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	f003 0307 	and.w	r3, r3, #7
 8000f6c:	683a      	ldr	r2, [r7, #0]
 8000f6e:	429a      	cmp	r2, r3
 8000f70:	d910      	bls.n	8000f94 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f72:	4b67      	ldr	r3, [pc, #412]	; (8001110 <HAL_RCC_ClockConfig+0x1c0>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	f023 0207 	bic.w	r2, r3, #7
 8000f7a:	4965      	ldr	r1, [pc, #404]	; (8001110 <HAL_RCC_ClockConfig+0x1c0>)
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	4313      	orrs	r3, r2
 8000f80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f82:	4b63      	ldr	r3, [pc, #396]	; (8001110 <HAL_RCC_ClockConfig+0x1c0>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	f003 0307 	and.w	r3, r3, #7
 8000f8a:	683a      	ldr	r2, [r7, #0]
 8000f8c:	429a      	cmp	r2, r3
 8000f8e:	d001      	beq.n	8000f94 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000f90:	2301      	movs	r3, #1
 8000f92:	e0b8      	b.n	8001106 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	f003 0302 	and.w	r3, r3, #2
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d020      	beq.n	8000fe2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f003 0304 	and.w	r3, r3, #4
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d005      	beq.n	8000fb8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000fac:	4b59      	ldr	r3, [pc, #356]	; (8001114 <HAL_RCC_ClockConfig+0x1c4>)
 8000fae:	685b      	ldr	r3, [r3, #4]
 8000fb0:	4a58      	ldr	r2, [pc, #352]	; (8001114 <HAL_RCC_ClockConfig+0x1c4>)
 8000fb2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000fb6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	f003 0308 	and.w	r3, r3, #8
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d005      	beq.n	8000fd0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000fc4:	4b53      	ldr	r3, [pc, #332]	; (8001114 <HAL_RCC_ClockConfig+0x1c4>)
 8000fc6:	685b      	ldr	r3, [r3, #4]
 8000fc8:	4a52      	ldr	r2, [pc, #328]	; (8001114 <HAL_RCC_ClockConfig+0x1c4>)
 8000fca:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000fce:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000fd0:	4b50      	ldr	r3, [pc, #320]	; (8001114 <HAL_RCC_ClockConfig+0x1c4>)
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	689b      	ldr	r3, [r3, #8]
 8000fdc:	494d      	ldr	r1, [pc, #308]	; (8001114 <HAL_RCC_ClockConfig+0x1c4>)
 8000fde:	4313      	orrs	r3, r2
 8000fe0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f003 0301 	and.w	r3, r3, #1
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d040      	beq.n	8001070 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	2b01      	cmp	r3, #1
 8000ff4:	d107      	bne.n	8001006 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ff6:	4b47      	ldr	r3, [pc, #284]	; (8001114 <HAL_RCC_ClockConfig+0x1c4>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d115      	bne.n	800102e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001002:	2301      	movs	r3, #1
 8001004:	e07f      	b.n	8001106 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	2b02      	cmp	r3, #2
 800100c:	d107      	bne.n	800101e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800100e:	4b41      	ldr	r3, [pc, #260]	; (8001114 <HAL_RCC_ClockConfig+0x1c4>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001016:	2b00      	cmp	r3, #0
 8001018:	d109      	bne.n	800102e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800101a:	2301      	movs	r3, #1
 800101c:	e073      	b.n	8001106 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800101e:	4b3d      	ldr	r3, [pc, #244]	; (8001114 <HAL_RCC_ClockConfig+0x1c4>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	f003 0302 	and.w	r3, r3, #2
 8001026:	2b00      	cmp	r3, #0
 8001028:	d101      	bne.n	800102e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800102a:	2301      	movs	r3, #1
 800102c:	e06b      	b.n	8001106 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800102e:	4b39      	ldr	r3, [pc, #228]	; (8001114 <HAL_RCC_ClockConfig+0x1c4>)
 8001030:	685b      	ldr	r3, [r3, #4]
 8001032:	f023 0203 	bic.w	r2, r3, #3
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	4936      	ldr	r1, [pc, #216]	; (8001114 <HAL_RCC_ClockConfig+0x1c4>)
 800103c:	4313      	orrs	r3, r2
 800103e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001040:	f7ff fa7a 	bl	8000538 <HAL_GetTick>
 8001044:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001046:	e00a      	b.n	800105e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001048:	f7ff fa76 	bl	8000538 <HAL_GetTick>
 800104c:	4602      	mov	r2, r0
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	1ad3      	subs	r3, r2, r3
 8001052:	f241 3288 	movw	r2, #5000	; 0x1388
 8001056:	4293      	cmp	r3, r2
 8001058:	d901      	bls.n	800105e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800105a:	2303      	movs	r3, #3
 800105c:	e053      	b.n	8001106 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800105e:	4b2d      	ldr	r3, [pc, #180]	; (8001114 <HAL_RCC_ClockConfig+0x1c4>)
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	f003 020c 	and.w	r2, r3, #12
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	685b      	ldr	r3, [r3, #4]
 800106a:	009b      	lsls	r3, r3, #2
 800106c:	429a      	cmp	r2, r3
 800106e:	d1eb      	bne.n	8001048 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001070:	4b27      	ldr	r3, [pc, #156]	; (8001110 <HAL_RCC_ClockConfig+0x1c0>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f003 0307 	and.w	r3, r3, #7
 8001078:	683a      	ldr	r2, [r7, #0]
 800107a:	429a      	cmp	r2, r3
 800107c:	d210      	bcs.n	80010a0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800107e:	4b24      	ldr	r3, [pc, #144]	; (8001110 <HAL_RCC_ClockConfig+0x1c0>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	f023 0207 	bic.w	r2, r3, #7
 8001086:	4922      	ldr	r1, [pc, #136]	; (8001110 <HAL_RCC_ClockConfig+0x1c0>)
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	4313      	orrs	r3, r2
 800108c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800108e:	4b20      	ldr	r3, [pc, #128]	; (8001110 <HAL_RCC_ClockConfig+0x1c0>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f003 0307 	and.w	r3, r3, #7
 8001096:	683a      	ldr	r2, [r7, #0]
 8001098:	429a      	cmp	r2, r3
 800109a:	d001      	beq.n	80010a0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800109c:	2301      	movs	r3, #1
 800109e:	e032      	b.n	8001106 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	f003 0304 	and.w	r3, r3, #4
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d008      	beq.n	80010be <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80010ac:	4b19      	ldr	r3, [pc, #100]	; (8001114 <HAL_RCC_ClockConfig+0x1c4>)
 80010ae:	685b      	ldr	r3, [r3, #4]
 80010b0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	68db      	ldr	r3, [r3, #12]
 80010b8:	4916      	ldr	r1, [pc, #88]	; (8001114 <HAL_RCC_ClockConfig+0x1c4>)
 80010ba:	4313      	orrs	r3, r2
 80010bc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f003 0308 	and.w	r3, r3, #8
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d009      	beq.n	80010de <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80010ca:	4b12      	ldr	r3, [pc, #72]	; (8001114 <HAL_RCC_ClockConfig+0x1c4>)
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	691b      	ldr	r3, [r3, #16]
 80010d6:	00db      	lsls	r3, r3, #3
 80010d8:	490e      	ldr	r1, [pc, #56]	; (8001114 <HAL_RCC_ClockConfig+0x1c4>)
 80010da:	4313      	orrs	r3, r2
 80010dc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80010de:	f000 f821 	bl	8001124 <HAL_RCC_GetSysClockFreq>
 80010e2:	4602      	mov	r2, r0
 80010e4:	4b0b      	ldr	r3, [pc, #44]	; (8001114 <HAL_RCC_ClockConfig+0x1c4>)
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	091b      	lsrs	r3, r3, #4
 80010ea:	f003 030f 	and.w	r3, r3, #15
 80010ee:	490a      	ldr	r1, [pc, #40]	; (8001118 <HAL_RCC_ClockConfig+0x1c8>)
 80010f0:	5ccb      	ldrb	r3, [r1, r3]
 80010f2:	fa22 f303 	lsr.w	r3, r2, r3
 80010f6:	4a09      	ldr	r2, [pc, #36]	; (800111c <HAL_RCC_ClockConfig+0x1cc>)
 80010f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80010fa:	4b09      	ldr	r3, [pc, #36]	; (8001120 <HAL_RCC_ClockConfig+0x1d0>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	4618      	mov	r0, r3
 8001100:	f7ff f9d8 	bl	80004b4 <HAL_InitTick>

  return HAL_OK;
 8001104:	2300      	movs	r3, #0
}
 8001106:	4618      	mov	r0, r3
 8001108:	3710      	adds	r7, #16
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	40022000 	.word	0x40022000
 8001114:	40021000 	.word	0x40021000
 8001118:	08001380 	.word	0x08001380
 800111c:	20000000 	.word	0x20000000
 8001120:	20000004 	.word	0x20000004

08001124 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001124:	b480      	push	{r7}
 8001126:	b087      	sub	sp, #28
 8001128:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800112a:	2300      	movs	r3, #0
 800112c:	60fb      	str	r3, [r7, #12]
 800112e:	2300      	movs	r3, #0
 8001130:	60bb      	str	r3, [r7, #8]
 8001132:	2300      	movs	r3, #0
 8001134:	617b      	str	r3, [r7, #20]
 8001136:	2300      	movs	r3, #0
 8001138:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800113a:	2300      	movs	r3, #0
 800113c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800113e:	4b1e      	ldr	r3, [pc, #120]	; (80011b8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	f003 030c 	and.w	r3, r3, #12
 800114a:	2b04      	cmp	r3, #4
 800114c:	d002      	beq.n	8001154 <HAL_RCC_GetSysClockFreq+0x30>
 800114e:	2b08      	cmp	r3, #8
 8001150:	d003      	beq.n	800115a <HAL_RCC_GetSysClockFreq+0x36>
 8001152:	e027      	b.n	80011a4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001154:	4b19      	ldr	r3, [pc, #100]	; (80011bc <HAL_RCC_GetSysClockFreq+0x98>)
 8001156:	613b      	str	r3, [r7, #16]
      break;
 8001158:	e027      	b.n	80011aa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	0c9b      	lsrs	r3, r3, #18
 800115e:	f003 030f 	and.w	r3, r3, #15
 8001162:	4a17      	ldr	r2, [pc, #92]	; (80011c0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001164:	5cd3      	ldrb	r3, [r2, r3]
 8001166:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800116e:	2b00      	cmp	r3, #0
 8001170:	d010      	beq.n	8001194 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001172:	4b11      	ldr	r3, [pc, #68]	; (80011b8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	0c5b      	lsrs	r3, r3, #17
 8001178:	f003 0301 	and.w	r3, r3, #1
 800117c:	4a11      	ldr	r2, [pc, #68]	; (80011c4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800117e:	5cd3      	ldrb	r3, [r2, r3]
 8001180:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	4a0d      	ldr	r2, [pc, #52]	; (80011bc <HAL_RCC_GetSysClockFreq+0x98>)
 8001186:	fb03 f202 	mul.w	r2, r3, r2
 800118a:	68bb      	ldr	r3, [r7, #8]
 800118c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001190:	617b      	str	r3, [r7, #20]
 8001192:	e004      	b.n	800119e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	4a0c      	ldr	r2, [pc, #48]	; (80011c8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001198:	fb02 f303 	mul.w	r3, r2, r3
 800119c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800119e:	697b      	ldr	r3, [r7, #20]
 80011a0:	613b      	str	r3, [r7, #16]
      break;
 80011a2:	e002      	b.n	80011aa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80011a4:	4b05      	ldr	r3, [pc, #20]	; (80011bc <HAL_RCC_GetSysClockFreq+0x98>)
 80011a6:	613b      	str	r3, [r7, #16]
      break;
 80011a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80011aa:	693b      	ldr	r3, [r7, #16]
}
 80011ac:	4618      	mov	r0, r3
 80011ae:	371c      	adds	r7, #28
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bc80      	pop	{r7}
 80011b4:	4770      	bx	lr
 80011b6:	bf00      	nop
 80011b8:	40021000 	.word	0x40021000
 80011bc:	007a1200 	.word	0x007a1200
 80011c0:	08001390 	.word	0x08001390
 80011c4:	080013a0 	.word	0x080013a0
 80011c8:	003d0900 	.word	0x003d0900

080011cc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b085      	sub	sp, #20
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80011d4:	4b0a      	ldr	r3, [pc, #40]	; (8001200 <RCC_Delay+0x34>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a0a      	ldr	r2, [pc, #40]	; (8001204 <RCC_Delay+0x38>)
 80011da:	fba2 2303 	umull	r2, r3, r2, r3
 80011de:	0a5b      	lsrs	r3, r3, #9
 80011e0:	687a      	ldr	r2, [r7, #4]
 80011e2:	fb02 f303 	mul.w	r3, r2, r3
 80011e6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80011e8:	bf00      	nop
  }
  while (Delay --);
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	1e5a      	subs	r2, r3, #1
 80011ee:	60fa      	str	r2, [r7, #12]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d1f9      	bne.n	80011e8 <RCC_Delay+0x1c>
}
 80011f4:	bf00      	nop
 80011f6:	bf00      	nop
 80011f8:	3714      	adds	r7, #20
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bc80      	pop	{r7}
 80011fe:	4770      	bx	lr
 8001200:	20000000 	.word	0x20000000
 8001204:	10624dd3 	.word	0x10624dd3

08001208 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b082      	sub	sp, #8
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d101      	bne.n	800121a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001216:	2301      	movs	r3, #1
 8001218:	e076      	b.n	8001308 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800121e:	2b00      	cmp	r3, #0
 8001220:	d108      	bne.n	8001234 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800122a:	d009      	beq.n	8001240 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2200      	movs	r2, #0
 8001230:	61da      	str	r2, [r3, #28]
 8001232:	e005      	b.n	8001240 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	2200      	movs	r2, #0
 8001238:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	2200      	movs	r2, #0
 800123e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2200      	movs	r2, #0
 8001244:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800124c:	b2db      	uxtb	r3, r3
 800124e:	2b00      	cmp	r3, #0
 8001250:	d106      	bne.n	8001260 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	2200      	movs	r2, #0
 8001256:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800125a:	6878      	ldr	r0, [r7, #4]
 800125c:	f7ff f880 	bl	8000360 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	2202      	movs	r2, #2
 8001264:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	681a      	ldr	r2, [r3, #0]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001276:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	689b      	ldr	r3, [r3, #8]
 8001284:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8001288:	431a      	orrs	r2, r3
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	68db      	ldr	r3, [r3, #12]
 800128e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001292:	431a      	orrs	r2, r3
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	691b      	ldr	r3, [r3, #16]
 8001298:	f003 0302 	and.w	r3, r3, #2
 800129c:	431a      	orrs	r2, r3
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	695b      	ldr	r3, [r3, #20]
 80012a2:	f003 0301 	and.w	r3, r3, #1
 80012a6:	431a      	orrs	r2, r3
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	699b      	ldr	r3, [r3, #24]
 80012ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80012b0:	431a      	orrs	r2, r3
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	69db      	ldr	r3, [r3, #28]
 80012b6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80012ba:	431a      	orrs	r2, r3
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	6a1b      	ldr	r3, [r3, #32]
 80012c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012c4:	ea42 0103 	orr.w	r1, r2, r3
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012cc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	430a      	orrs	r2, r1
 80012d6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	699b      	ldr	r3, [r3, #24]
 80012dc:	0c1a      	lsrs	r2, r3, #16
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f002 0204 	and.w	r2, r2, #4
 80012e6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	69da      	ldr	r2, [r3, #28]
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80012f6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	2200      	movs	r2, #0
 80012fc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	2201      	movs	r2, #1
 8001302:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8001306:	2300      	movs	r3, #0
}
 8001308:	4618      	mov	r0, r3
 800130a:	3708      	adds	r7, #8
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}

08001310 <memset>:
 8001310:	4603      	mov	r3, r0
 8001312:	4402      	add	r2, r0
 8001314:	4293      	cmp	r3, r2
 8001316:	d100      	bne.n	800131a <memset+0xa>
 8001318:	4770      	bx	lr
 800131a:	f803 1b01 	strb.w	r1, [r3], #1
 800131e:	e7f9      	b.n	8001314 <memset+0x4>

08001320 <__libc_init_array>:
 8001320:	b570      	push	{r4, r5, r6, lr}
 8001322:	2600      	movs	r6, #0
 8001324:	4d0c      	ldr	r5, [pc, #48]	; (8001358 <__libc_init_array+0x38>)
 8001326:	4c0d      	ldr	r4, [pc, #52]	; (800135c <__libc_init_array+0x3c>)
 8001328:	1b64      	subs	r4, r4, r5
 800132a:	10a4      	asrs	r4, r4, #2
 800132c:	42a6      	cmp	r6, r4
 800132e:	d109      	bne.n	8001344 <__libc_init_array+0x24>
 8001330:	f000 f81a 	bl	8001368 <_init>
 8001334:	2600      	movs	r6, #0
 8001336:	4d0a      	ldr	r5, [pc, #40]	; (8001360 <__libc_init_array+0x40>)
 8001338:	4c0a      	ldr	r4, [pc, #40]	; (8001364 <__libc_init_array+0x44>)
 800133a:	1b64      	subs	r4, r4, r5
 800133c:	10a4      	asrs	r4, r4, #2
 800133e:	42a6      	cmp	r6, r4
 8001340:	d105      	bne.n	800134e <__libc_init_array+0x2e>
 8001342:	bd70      	pop	{r4, r5, r6, pc}
 8001344:	f855 3b04 	ldr.w	r3, [r5], #4
 8001348:	4798      	blx	r3
 800134a:	3601      	adds	r6, #1
 800134c:	e7ee      	b.n	800132c <__libc_init_array+0xc>
 800134e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001352:	4798      	blx	r3
 8001354:	3601      	adds	r6, #1
 8001356:	e7f2      	b.n	800133e <__libc_init_array+0x1e>
 8001358:	080013a4 	.word	0x080013a4
 800135c:	080013a4 	.word	0x080013a4
 8001360:	080013a4 	.word	0x080013a4
 8001364:	080013a8 	.word	0x080013a8

08001368 <_init>:
 8001368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800136a:	bf00      	nop
 800136c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800136e:	bc08      	pop	{r3}
 8001370:	469e      	mov	lr, r3
 8001372:	4770      	bx	lr

08001374 <_fini>:
 8001374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001376:	bf00      	nop
 8001378:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800137a:	bc08      	pop	{r3}
 800137c:	469e      	mov	lr, r3
 800137e:	4770      	bx	lr
