<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>i386-opc.h source code [netbsd/external/gpl3/binutils/dist/opcodes/i386-opc.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="i386_cpu_flags,i386_opcode_modifier,i386_operand_type,insn_template "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/external/gpl3/binutils/dist/opcodes/i386-opc.h'; var root_path = '../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>netbsd</a>/<a href='../../../..'>external</a>/<a href='../../..'>gpl3</a>/<a href='../..'>binutils</a>/<a href='..'>dist</a>/<a href='./'>opcodes</a>/<a href='i386-opc.h.html'>i386-opc.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* Declarations for Intel 80386 opcode table</i></td></tr>
<tr><th id="2">2</th><td><i>   Copyright (C) 2007-2018 Free Software Foundation, Inc.</i></td></tr>
<tr><th id="3">3</th><td><i></i></td></tr>
<tr><th id="4">4</th><td><i>   This file is part of the GNU opcodes library.</i></td></tr>
<tr><th id="5">5</th><td><i></i></td></tr>
<tr><th id="6">6</th><td><i>   This library is free software; you can redistribute it and/or modify</i></td></tr>
<tr><th id="7">7</th><td><i>   it under the terms of the GNU General Public License as published by</i></td></tr>
<tr><th id="8">8</th><td><i>   the Free Software Foundation; either version 3, or (at your option)</i></td></tr>
<tr><th id="9">9</th><td><i>   any later version.</i></td></tr>
<tr><th id="10">10</th><td><i></i></td></tr>
<tr><th id="11">11</th><td><i>   It is distributed in the hope that it will be useful, but WITHOUT</i></td></tr>
<tr><th id="12">12</th><td><i>   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY</i></td></tr>
<tr><th id="13">13</th><td><i>   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public</i></td></tr>
<tr><th id="14">14</th><td><i>   License for more details.</i></td></tr>
<tr><th id="15">15</th><td><i></i></td></tr>
<tr><th id="16">16</th><td><i>   You should have received a copy of the GNU General Public License</i></td></tr>
<tr><th id="17">17</th><td><i>   along with GAS; see the file COPYING.  If not, write to the Free</i></td></tr>
<tr><th id="18">18</th><td><i>   Software Foundation, 51 Franklin Street - Fifth Floor, Boston, MA</i></td></tr>
<tr><th id="19">19</th><td><i>   02110-1301, USA.  */</i></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../include/opcode/i386.h.html">"opcode/i386.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#<span data-ppcond="22">ifdef</span> <a class="macro" href="../../lib/libopcodes/arch/i386/config.h.html#34" data-ref="_M/HAVE_LIMITS_H">HAVE_LIMITS_H</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include &lt;limits.h&gt;</u></td></tr>
<tr><th id="24">24</th><td><u>#<span data-ppcond="22">endif</span></u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><u>#<span data-ppcond="26">ifndef</span> <span class="macro" data-ref="_M/CHAR_BIT">CHAR_BIT</span></u></td></tr>
<tr><th id="27">27</th><td><u>#define CHAR_BIT 8</u></td></tr>
<tr><th id="28">28</th><td><u>#<span data-ppcond="26">endif</span></u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><i>/* Position of cpu flags bitfiled.  */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><b>enum</b></td></tr>
<tr><th id="33">33</th><td>{</td></tr>
<tr><th id="34">34</th><td>  <i>/* i186 or better required */</i></td></tr>
<tr><th id="35">35</th><td>  <dfn class="enum" id="Cpu186" title='Cpu186' data-ref="Cpu186" data-ref-filename="Cpu186">Cpu186</dfn> = <var>0</var>,</td></tr>
<tr><th id="36">36</th><td>  <i>/* i286 or better required */</i></td></tr>
<tr><th id="37">37</th><td>  <dfn class="enum" id="Cpu286" title='Cpu286' data-ref="Cpu286" data-ref-filename="Cpu286">Cpu286</dfn>,</td></tr>
<tr><th id="38">38</th><td>  <i>/* i386 or better required */</i></td></tr>
<tr><th id="39">39</th><td>  <dfn class="enum" id="Cpu386" title='Cpu386' data-ref="Cpu386" data-ref-filename="Cpu386">Cpu386</dfn>,</td></tr>
<tr><th id="40">40</th><td>  <i>/* i486 or better required */</i></td></tr>
<tr><th id="41">41</th><td>  <dfn class="enum" id="Cpu486" title='Cpu486' data-ref="Cpu486" data-ref-filename="Cpu486">Cpu486</dfn>,</td></tr>
<tr><th id="42">42</th><td>  <i>/* i585 or better required */</i></td></tr>
<tr><th id="43">43</th><td>  <dfn class="enum" id="Cpu586" title='Cpu586' data-ref="Cpu586" data-ref-filename="Cpu586">Cpu586</dfn>,</td></tr>
<tr><th id="44">44</th><td>  <i>/* i686 or better required */</i></td></tr>
<tr><th id="45">45</th><td>  <dfn class="enum" id="Cpu686" title='Cpu686' data-ref="Cpu686" data-ref-filename="Cpu686">Cpu686</dfn>,</td></tr>
<tr><th id="46">46</th><td>  <i>/* CLFLUSH Instruction support required */</i></td></tr>
<tr><th id="47">47</th><td>  <dfn class="enum" id="CpuClflush" title='CpuClflush' data-ref="CpuClflush" data-ref-filename="CpuClflush">CpuClflush</dfn>,</td></tr>
<tr><th id="48">48</th><td>  <i>/* NOP Instruction support required */</i></td></tr>
<tr><th id="49">49</th><td>  <dfn class="enum" id="CpuNop" title='CpuNop' data-ref="CpuNop" data-ref-filename="CpuNop">CpuNop</dfn>,</td></tr>
<tr><th id="50">50</th><td>  <i>/* SYSCALL Instructions support required */</i></td></tr>
<tr><th id="51">51</th><td>  <dfn class="enum" id="CpuSYSCALL" title='CpuSYSCALL' data-ref="CpuSYSCALL" data-ref-filename="CpuSYSCALL">CpuSYSCALL</dfn>,</td></tr>
<tr><th id="52">52</th><td>  <i>/* Floating point support required */</i></td></tr>
<tr><th id="53">53</th><td>  <dfn class="enum" id="Cpu8087" title='Cpu8087' data-ref="Cpu8087" data-ref-filename="Cpu8087">Cpu8087</dfn>,</td></tr>
<tr><th id="54">54</th><td>  <i>/* i287 support required */</i></td></tr>
<tr><th id="55">55</th><td>  <dfn class="enum" id="Cpu287" title='Cpu287' data-ref="Cpu287" data-ref-filename="Cpu287">Cpu287</dfn>,</td></tr>
<tr><th id="56">56</th><td>  <i>/* i387 support required */</i></td></tr>
<tr><th id="57">57</th><td>  <dfn class="enum" id="Cpu387" title='Cpu387' data-ref="Cpu387" data-ref-filename="Cpu387">Cpu387</dfn>,</td></tr>
<tr><th id="58">58</th><td>  <i>/* i686 and floating point support required */</i></td></tr>
<tr><th id="59">59</th><td>  <dfn class="enum" id="Cpu687" title='Cpu687' data-ref="Cpu687" data-ref-filename="Cpu687">Cpu687</dfn>,</td></tr>
<tr><th id="60">60</th><td>  <i>/* SSE3 and floating point support required */</i></td></tr>
<tr><th id="61">61</th><td>  <dfn class="enum" id="CpuFISTTP" title='CpuFISTTP' data-ref="CpuFISTTP" data-ref-filename="CpuFISTTP">CpuFISTTP</dfn>,</td></tr>
<tr><th id="62">62</th><td>  <i>/* MMX support required */</i></td></tr>
<tr><th id="63">63</th><td>  <dfn class="enum" id="CpuMMX" title='CpuMMX' data-ref="CpuMMX" data-ref-filename="CpuMMX">CpuMMX</dfn>,</td></tr>
<tr><th id="64">64</th><td>  <i>/* SSE support required */</i></td></tr>
<tr><th id="65">65</th><td>  <dfn class="enum" id="CpuSSE" title='CpuSSE' data-ref="CpuSSE" data-ref-filename="CpuSSE">CpuSSE</dfn>,</td></tr>
<tr><th id="66">66</th><td>  <i>/* SSE2 support required */</i></td></tr>
<tr><th id="67">67</th><td>  <dfn class="enum" id="CpuSSE2" title='CpuSSE2' data-ref="CpuSSE2" data-ref-filename="CpuSSE2">CpuSSE2</dfn>,</td></tr>
<tr><th id="68">68</th><td>  <i>/* 3dnow! support required */</i></td></tr>
<tr><th id="69">69</th><td>  <dfn class="enum" id="Cpu3dnow" title='Cpu3dnow' data-ref="Cpu3dnow" data-ref-filename="Cpu3dnow">Cpu3dnow</dfn>,</td></tr>
<tr><th id="70">70</th><td>  <i>/* 3dnow! Extensions support required */</i></td></tr>
<tr><th id="71">71</th><td>  <dfn class="enum" id="Cpu3dnowA" title='Cpu3dnowA' data-ref="Cpu3dnowA" data-ref-filename="Cpu3dnowA">Cpu3dnowA</dfn>,</td></tr>
<tr><th id="72">72</th><td>  <i>/* SSE3 support required */</i></td></tr>
<tr><th id="73">73</th><td>  <dfn class="enum" id="CpuSSE3" title='CpuSSE3' data-ref="CpuSSE3" data-ref-filename="CpuSSE3">CpuSSE3</dfn>,</td></tr>
<tr><th id="74">74</th><td>  <i>/* VIA PadLock required */</i></td></tr>
<tr><th id="75">75</th><td>  <dfn class="enum" id="CpuPadLock" title='CpuPadLock' data-ref="CpuPadLock" data-ref-filename="CpuPadLock">CpuPadLock</dfn>,</td></tr>
<tr><th id="76">76</th><td>  <i>/* AMD Secure Virtual Machine Ext-s required */</i></td></tr>
<tr><th id="77">77</th><td>  <dfn class="enum" id="CpuSVME" title='CpuSVME' data-ref="CpuSVME" data-ref-filename="CpuSVME">CpuSVME</dfn>,</td></tr>
<tr><th id="78">78</th><td>  <i>/* VMX Instructions required */</i></td></tr>
<tr><th id="79">79</th><td>  <dfn class="enum" id="CpuVMX" title='CpuVMX' data-ref="CpuVMX" data-ref-filename="CpuVMX">CpuVMX</dfn>,</td></tr>
<tr><th id="80">80</th><td>  <i>/* SMX Instructions required */</i></td></tr>
<tr><th id="81">81</th><td>  <dfn class="enum" id="CpuSMX" title='CpuSMX' data-ref="CpuSMX" data-ref-filename="CpuSMX">CpuSMX</dfn>,</td></tr>
<tr><th id="82">82</th><td>  <i>/* SSSE3 support required */</i></td></tr>
<tr><th id="83">83</th><td>  <dfn class="enum" id="CpuSSSE3" title='CpuSSSE3' data-ref="CpuSSSE3" data-ref-filename="CpuSSSE3">CpuSSSE3</dfn>,</td></tr>
<tr><th id="84">84</th><td>  <i>/* SSE4a support required */</i></td></tr>
<tr><th id="85">85</th><td>  <dfn class="enum" id="CpuSSE4a" title='CpuSSE4a' data-ref="CpuSSE4a" data-ref-filename="CpuSSE4a">CpuSSE4a</dfn>,</td></tr>
<tr><th id="86">86</th><td>  <i>/* ABM New Instructions required */</i></td></tr>
<tr><th id="87">87</th><td>  <dfn class="enum" id="CpuABM" title='CpuABM' data-ref="CpuABM" data-ref-filename="CpuABM">CpuABM</dfn>,</td></tr>
<tr><th id="88">88</th><td>  <i>/* SSE4.1 support required */</i></td></tr>
<tr><th id="89">89</th><td>  <dfn class="enum" id="CpuSSE4_1" title='CpuSSE4_1' data-ref="CpuSSE4_1" data-ref-filename="CpuSSE4_1">CpuSSE4_1</dfn>,</td></tr>
<tr><th id="90">90</th><td>  <i>/* SSE4.2 support required */</i></td></tr>
<tr><th id="91">91</th><td>  <dfn class="enum" id="CpuSSE4_2" title='CpuSSE4_2' data-ref="CpuSSE4_2" data-ref-filename="CpuSSE4_2">CpuSSE4_2</dfn>,</td></tr>
<tr><th id="92">92</th><td>  <i>/* AVX support required */</i></td></tr>
<tr><th id="93">93</th><td>  <dfn class="enum" id="CpuAVX" title='CpuAVX' data-ref="CpuAVX" data-ref-filename="CpuAVX">CpuAVX</dfn>,</td></tr>
<tr><th id="94">94</th><td>  <i>/* AVX2 support required */</i></td></tr>
<tr><th id="95">95</th><td>  <dfn class="enum" id="CpuAVX2" title='CpuAVX2' data-ref="CpuAVX2" data-ref-filename="CpuAVX2">CpuAVX2</dfn>,</td></tr>
<tr><th id="96">96</th><td>  <i>/* Intel AVX-512 Foundation Instructions support required */</i></td></tr>
<tr><th id="97">97</th><td>  <dfn class="enum" id="CpuAVX512F" title='CpuAVX512F' data-ref="CpuAVX512F" data-ref-filename="CpuAVX512F">CpuAVX512F</dfn>,</td></tr>
<tr><th id="98">98</th><td>  <i>/* Intel AVX-512 Conflict Detection Instructions support required */</i></td></tr>
<tr><th id="99">99</th><td>  <dfn class="enum" id="CpuAVX512CD" title='CpuAVX512CD' data-ref="CpuAVX512CD" data-ref-filename="CpuAVX512CD">CpuAVX512CD</dfn>,</td></tr>
<tr><th id="100">100</th><td>  <i>/* Intel AVX-512 Exponential and Reciprocal Instructions support</i></td></tr>
<tr><th id="101">101</th><td><i>     required */</i></td></tr>
<tr><th id="102">102</th><td>  <dfn class="enum" id="CpuAVX512ER" title='CpuAVX512ER' data-ref="CpuAVX512ER" data-ref-filename="CpuAVX512ER">CpuAVX512ER</dfn>,</td></tr>
<tr><th id="103">103</th><td>  <i>/* Intel AVX-512 Prefetch Instructions support required */</i></td></tr>
<tr><th id="104">104</th><td>  <dfn class="enum" id="CpuAVX512PF" title='CpuAVX512PF' data-ref="CpuAVX512PF" data-ref-filename="CpuAVX512PF">CpuAVX512PF</dfn>,</td></tr>
<tr><th id="105">105</th><td>  <i>/* Intel AVX-512 VL Instructions support required.  */</i></td></tr>
<tr><th id="106">106</th><td>  <dfn class="enum" id="CpuAVX512VL" title='CpuAVX512VL' data-ref="CpuAVX512VL" data-ref-filename="CpuAVX512VL">CpuAVX512VL</dfn>,</td></tr>
<tr><th id="107">107</th><td>  <i>/* Intel AVX-512 DQ Instructions support required.  */</i></td></tr>
<tr><th id="108">108</th><td>  <dfn class="enum" id="CpuAVX512DQ" title='CpuAVX512DQ' data-ref="CpuAVX512DQ" data-ref-filename="CpuAVX512DQ">CpuAVX512DQ</dfn>,</td></tr>
<tr><th id="109">109</th><td>  <i>/* Intel AVX-512 BW Instructions support required.  */</i></td></tr>
<tr><th id="110">110</th><td>  <dfn class="enum" id="CpuAVX512BW" title='CpuAVX512BW' data-ref="CpuAVX512BW" data-ref-filename="CpuAVX512BW">CpuAVX512BW</dfn>,</td></tr>
<tr><th id="111">111</th><td>  <i>/* Intel L1OM support required */</i></td></tr>
<tr><th id="112">112</th><td>  <dfn class="enum" id="CpuL1OM" title='CpuL1OM' data-ref="CpuL1OM" data-ref-filename="CpuL1OM">CpuL1OM</dfn>,</td></tr>
<tr><th id="113">113</th><td>  <i>/* Intel K1OM support required */</i></td></tr>
<tr><th id="114">114</th><td>  <dfn class="enum" id="CpuK1OM" title='CpuK1OM' data-ref="CpuK1OM" data-ref-filename="CpuK1OM">CpuK1OM</dfn>,</td></tr>
<tr><th id="115">115</th><td>  <i>/* Intel IAMCU support required */</i></td></tr>
<tr><th id="116">116</th><td>  <dfn class="enum" id="CpuIAMCU" title='CpuIAMCU' data-ref="CpuIAMCU" data-ref-filename="CpuIAMCU">CpuIAMCU</dfn>,</td></tr>
<tr><th id="117">117</th><td>  <i>/* Xsave/xrstor New Instructions support required */</i></td></tr>
<tr><th id="118">118</th><td>  <dfn class="enum" id="CpuXsave" title='CpuXsave' data-ref="CpuXsave" data-ref-filename="CpuXsave">CpuXsave</dfn>,</td></tr>
<tr><th id="119">119</th><td>  <i>/* Xsaveopt New Instructions support required */</i></td></tr>
<tr><th id="120">120</th><td>  <dfn class="enum" id="CpuXsaveopt" title='CpuXsaveopt' data-ref="CpuXsaveopt" data-ref-filename="CpuXsaveopt">CpuXsaveopt</dfn>,</td></tr>
<tr><th id="121">121</th><td>  <i>/* AES support required */</i></td></tr>
<tr><th id="122">122</th><td>  <dfn class="enum" id="CpuAES" title='CpuAES' data-ref="CpuAES" data-ref-filename="CpuAES">CpuAES</dfn>,</td></tr>
<tr><th id="123">123</th><td>  <i>/* PCLMUL support required */</i></td></tr>
<tr><th id="124">124</th><td>  <dfn class="enum" id="CpuPCLMUL" title='CpuPCLMUL' data-ref="CpuPCLMUL" data-ref-filename="CpuPCLMUL">CpuPCLMUL</dfn>,</td></tr>
<tr><th id="125">125</th><td>  <i>/* FMA support required */</i></td></tr>
<tr><th id="126">126</th><td>  <dfn class="enum" id="CpuFMA" title='CpuFMA' data-ref="CpuFMA" data-ref-filename="CpuFMA">CpuFMA</dfn>,</td></tr>
<tr><th id="127">127</th><td>  <i>/* FMA4 support required */</i></td></tr>
<tr><th id="128">128</th><td>  <dfn class="enum" id="CpuFMA4" title='CpuFMA4' data-ref="CpuFMA4" data-ref-filename="CpuFMA4">CpuFMA4</dfn>,</td></tr>
<tr><th id="129">129</th><td>  <i>/* XOP support required */</i></td></tr>
<tr><th id="130">130</th><td>  <dfn class="enum" id="CpuXOP" title='CpuXOP' data-ref="CpuXOP" data-ref-filename="CpuXOP">CpuXOP</dfn>,</td></tr>
<tr><th id="131">131</th><td>  <i>/* LWP support required */</i></td></tr>
<tr><th id="132">132</th><td>  <dfn class="enum" id="CpuLWP" title='CpuLWP' data-ref="CpuLWP" data-ref-filename="CpuLWP">CpuLWP</dfn>,</td></tr>
<tr><th id="133">133</th><td>  <i>/* BMI support required */</i></td></tr>
<tr><th id="134">134</th><td>  <dfn class="enum" id="CpuBMI" title='CpuBMI' data-ref="CpuBMI" data-ref-filename="CpuBMI">CpuBMI</dfn>,</td></tr>
<tr><th id="135">135</th><td>  <i>/* TBM support required */</i></td></tr>
<tr><th id="136">136</th><td>  <dfn class="enum" id="CpuTBM" title='CpuTBM' data-ref="CpuTBM" data-ref-filename="CpuTBM">CpuTBM</dfn>,</td></tr>
<tr><th id="137">137</th><td>  <i>/* MOVBE Instruction support required */</i></td></tr>
<tr><th id="138">138</th><td>  <dfn class="enum" id="CpuMovbe" title='CpuMovbe' data-ref="CpuMovbe" data-ref-filename="CpuMovbe">CpuMovbe</dfn>,</td></tr>
<tr><th id="139">139</th><td>  <i>/* CMPXCHG16B instruction support required.  */</i></td></tr>
<tr><th id="140">140</th><td>  <dfn class="enum" id="CpuCX16" title='CpuCX16' data-ref="CpuCX16" data-ref-filename="CpuCX16">CpuCX16</dfn>,</td></tr>
<tr><th id="141">141</th><td>  <i>/* EPT Instructions required */</i></td></tr>
<tr><th id="142">142</th><td>  <dfn class="enum" id="CpuEPT" title='CpuEPT' data-ref="CpuEPT" data-ref-filename="CpuEPT">CpuEPT</dfn>,</td></tr>
<tr><th id="143">143</th><td>  <i>/* RDTSCP Instruction support required */</i></td></tr>
<tr><th id="144">144</th><td>  <dfn class="enum" id="CpuRdtscp" title='CpuRdtscp' data-ref="CpuRdtscp" data-ref-filename="CpuRdtscp">CpuRdtscp</dfn>,</td></tr>
<tr><th id="145">145</th><td>  <i>/* FSGSBASE Instructions required */</i></td></tr>
<tr><th id="146">146</th><td>  <dfn class="enum" id="CpuFSGSBase" title='CpuFSGSBase' data-ref="CpuFSGSBase" data-ref-filename="CpuFSGSBase">CpuFSGSBase</dfn>,</td></tr>
<tr><th id="147">147</th><td>  <i>/* RDRND Instructions required */</i></td></tr>
<tr><th id="148">148</th><td>  <dfn class="enum" id="CpuRdRnd" title='CpuRdRnd' data-ref="CpuRdRnd" data-ref-filename="CpuRdRnd">CpuRdRnd</dfn>,</td></tr>
<tr><th id="149">149</th><td>  <i>/* F16C Instructions required */</i></td></tr>
<tr><th id="150">150</th><td>  <dfn class="enum" id="CpuF16C" title='CpuF16C' data-ref="CpuF16C" data-ref-filename="CpuF16C">CpuF16C</dfn>,</td></tr>
<tr><th id="151">151</th><td>  <i>/* Intel BMI2 support required */</i></td></tr>
<tr><th id="152">152</th><td>  <dfn class="enum" id="CpuBMI2" title='CpuBMI2' data-ref="CpuBMI2" data-ref-filename="CpuBMI2">CpuBMI2</dfn>,</td></tr>
<tr><th id="153">153</th><td>  <i>/* LZCNT support required */</i></td></tr>
<tr><th id="154">154</th><td>  <dfn class="enum" id="CpuLZCNT" title='CpuLZCNT' data-ref="CpuLZCNT" data-ref-filename="CpuLZCNT">CpuLZCNT</dfn>,</td></tr>
<tr><th id="155">155</th><td>  <i>/* HLE support required */</i></td></tr>
<tr><th id="156">156</th><td>  <dfn class="enum" id="CpuHLE" title='CpuHLE' data-ref="CpuHLE" data-ref-filename="CpuHLE">CpuHLE</dfn>,</td></tr>
<tr><th id="157">157</th><td>  <i>/* RTM support required */</i></td></tr>
<tr><th id="158">158</th><td>  <dfn class="enum" id="CpuRTM" title='CpuRTM' data-ref="CpuRTM" data-ref-filename="CpuRTM">CpuRTM</dfn>,</td></tr>
<tr><th id="159">159</th><td>  <i>/* INVPCID Instructions required */</i></td></tr>
<tr><th id="160">160</th><td>  <dfn class="enum" id="CpuINVPCID" title='CpuINVPCID' data-ref="CpuINVPCID" data-ref-filename="CpuINVPCID">CpuINVPCID</dfn>,</td></tr>
<tr><th id="161">161</th><td>  <i>/* VMFUNC Instruction required */</i></td></tr>
<tr><th id="162">162</th><td>  <dfn class="enum" id="CpuVMFUNC" title='CpuVMFUNC' data-ref="CpuVMFUNC" data-ref-filename="CpuVMFUNC">CpuVMFUNC</dfn>,</td></tr>
<tr><th id="163">163</th><td>  <i>/* Intel MPX Instructions required  */</i></td></tr>
<tr><th id="164">164</th><td>  <dfn class="enum" id="CpuMPX" title='CpuMPX' data-ref="CpuMPX" data-ref-filename="CpuMPX">CpuMPX</dfn>,</td></tr>
<tr><th id="165">165</th><td>  <i>/* 64bit support available, used by -march= in assembler.  */</i></td></tr>
<tr><th id="166">166</th><td>  <dfn class="enum" id="CpuLM" title='CpuLM' data-ref="CpuLM" data-ref-filename="CpuLM">CpuLM</dfn>,</td></tr>
<tr><th id="167">167</th><td>  <i>/* RDRSEED instruction required.  */</i></td></tr>
<tr><th id="168">168</th><td>  <dfn class="enum" id="CpuRDSEED" title='CpuRDSEED' data-ref="CpuRDSEED" data-ref-filename="CpuRDSEED">CpuRDSEED</dfn>,</td></tr>
<tr><th id="169">169</th><td>  <i>/* Multi-presisionn add-carry instructions are required.  */</i></td></tr>
<tr><th id="170">170</th><td>  <dfn class="enum" id="CpuADX" title='CpuADX' data-ref="CpuADX" data-ref-filename="CpuADX">CpuADX</dfn>,</td></tr>
<tr><th id="171">171</th><td>  <i>/* Supports prefetchw and prefetch instructions.  */</i></td></tr>
<tr><th id="172">172</th><td>  <dfn class="enum" id="CpuPRFCHW" title='CpuPRFCHW' data-ref="CpuPRFCHW" data-ref-filename="CpuPRFCHW">CpuPRFCHW</dfn>,</td></tr>
<tr><th id="173">173</th><td>  <i>/* SMAP instructions required.  */</i></td></tr>
<tr><th id="174">174</th><td>  <dfn class="enum" id="CpuSMAP" title='CpuSMAP' data-ref="CpuSMAP" data-ref-filename="CpuSMAP">CpuSMAP</dfn>,</td></tr>
<tr><th id="175">175</th><td>  <i>/* SHA instructions required.  */</i></td></tr>
<tr><th id="176">176</th><td>  <dfn class="enum" id="CpuSHA" title='CpuSHA' data-ref="CpuSHA" data-ref-filename="CpuSHA">CpuSHA</dfn>,</td></tr>
<tr><th id="177">177</th><td>  <i>/* VREX support required  */</i></td></tr>
<tr><th id="178">178</th><td>  <dfn class="enum" id="CpuVREX" title='CpuVREX' data-ref="CpuVREX" data-ref-filename="CpuVREX">CpuVREX</dfn>,</td></tr>
<tr><th id="179">179</th><td>  <i>/* CLFLUSHOPT instruction required */</i></td></tr>
<tr><th id="180">180</th><td>  <dfn class="enum" id="CpuClflushOpt" title='CpuClflushOpt' data-ref="CpuClflushOpt" data-ref-filename="CpuClflushOpt">CpuClflushOpt</dfn>,</td></tr>
<tr><th id="181">181</th><td>  <i>/* XSAVES/XRSTORS instruction required */</i></td></tr>
<tr><th id="182">182</th><td>  <dfn class="enum" id="CpuXSAVES" title='CpuXSAVES' data-ref="CpuXSAVES" data-ref-filename="CpuXSAVES">CpuXSAVES</dfn>,</td></tr>
<tr><th id="183">183</th><td>  <i>/* XSAVEC instruction required */</i></td></tr>
<tr><th id="184">184</th><td>  <dfn class="enum" id="CpuXSAVEC" title='CpuXSAVEC' data-ref="CpuXSAVEC" data-ref-filename="CpuXSAVEC">CpuXSAVEC</dfn>,</td></tr>
<tr><th id="185">185</th><td>  <i>/* PREFETCHWT1 instruction required */</i></td></tr>
<tr><th id="186">186</th><td>  <dfn class="enum" id="CpuPREFETCHWT1" title='CpuPREFETCHWT1' data-ref="CpuPREFETCHWT1" data-ref-filename="CpuPREFETCHWT1">CpuPREFETCHWT1</dfn>,</td></tr>
<tr><th id="187">187</th><td>  <i>/* SE1 instruction required */</i></td></tr>
<tr><th id="188">188</th><td>  <dfn class="enum" id="CpuSE1" title='CpuSE1' data-ref="CpuSE1" data-ref-filename="CpuSE1">CpuSE1</dfn>,</td></tr>
<tr><th id="189">189</th><td>  <i>/* CLWB instruction required */</i></td></tr>
<tr><th id="190">190</th><td>  <dfn class="enum" id="CpuCLWB" title='CpuCLWB' data-ref="CpuCLWB" data-ref-filename="CpuCLWB">CpuCLWB</dfn>,</td></tr>
<tr><th id="191">191</th><td>  <i>/* Intel AVX-512 IFMA Instructions support required.  */</i></td></tr>
<tr><th id="192">192</th><td>  <dfn class="enum" id="CpuAVX512IFMA" title='CpuAVX512IFMA' data-ref="CpuAVX512IFMA" data-ref-filename="CpuAVX512IFMA">CpuAVX512IFMA</dfn>,</td></tr>
<tr><th id="193">193</th><td>  <i>/* Intel AVX-512 VBMI Instructions support required.  */</i></td></tr>
<tr><th id="194">194</th><td>  <dfn class="enum" id="CpuAVX512VBMI" title='CpuAVX512VBMI' data-ref="CpuAVX512VBMI" data-ref-filename="CpuAVX512VBMI">CpuAVX512VBMI</dfn>,</td></tr>
<tr><th id="195">195</th><td>  <i>/* Intel AVX-512 4FMAPS Instructions support required.  */</i></td></tr>
<tr><th id="196">196</th><td>  <dfn class="enum" id="CpuAVX512_4FMAPS" title='CpuAVX512_4FMAPS' data-ref="CpuAVX512_4FMAPS" data-ref-filename="CpuAVX512_4FMAPS">CpuAVX512_4FMAPS</dfn>,</td></tr>
<tr><th id="197">197</th><td>  <i>/* Intel AVX-512 4VNNIW Instructions support required.  */</i></td></tr>
<tr><th id="198">198</th><td>  <dfn class="enum" id="CpuAVX512_4VNNIW" title='CpuAVX512_4VNNIW' data-ref="CpuAVX512_4VNNIW" data-ref-filename="CpuAVX512_4VNNIW">CpuAVX512_4VNNIW</dfn>,</td></tr>
<tr><th id="199">199</th><td>  <i>/* Intel AVX-512 VPOPCNTDQ Instructions support required.  */</i></td></tr>
<tr><th id="200">200</th><td>  <dfn class="enum" id="CpuAVX512_VPOPCNTDQ" title='CpuAVX512_VPOPCNTDQ' data-ref="CpuAVX512_VPOPCNTDQ" data-ref-filename="CpuAVX512_VPOPCNTDQ">CpuAVX512_VPOPCNTDQ</dfn>,</td></tr>
<tr><th id="201">201</th><td>  <i>/* Intel AVX-512 VBMI2 Instructions support required.  */</i></td></tr>
<tr><th id="202">202</th><td>  <dfn class="enum" id="CpuAVX512_VBMI2" title='CpuAVX512_VBMI2' data-ref="CpuAVX512_VBMI2" data-ref-filename="CpuAVX512_VBMI2">CpuAVX512_VBMI2</dfn>,</td></tr>
<tr><th id="203">203</th><td>  <i>/* Intel AVX-512 VNNI Instructions support required.  */</i></td></tr>
<tr><th id="204">204</th><td>  <dfn class="enum" id="CpuAVX512_VNNI" title='CpuAVX512_VNNI' data-ref="CpuAVX512_VNNI" data-ref-filename="CpuAVX512_VNNI">CpuAVX512_VNNI</dfn>,</td></tr>
<tr><th id="205">205</th><td>  <i>/* Intel AVX-512 BITALG Instructions support required.  */</i></td></tr>
<tr><th id="206">206</th><td>  <dfn class="enum" id="CpuAVX512_BITALG" title='CpuAVX512_BITALG' data-ref="CpuAVX512_BITALG" data-ref-filename="CpuAVX512_BITALG">CpuAVX512_BITALG</dfn>,</td></tr>
<tr><th id="207">207</th><td>  <i>/* mwaitx instruction required */</i></td></tr>
<tr><th id="208">208</th><td>  <dfn class="enum" id="CpuMWAITX" title='CpuMWAITX' data-ref="CpuMWAITX" data-ref-filename="CpuMWAITX">CpuMWAITX</dfn>,</td></tr>
<tr><th id="209">209</th><td>  <i>/* Clzero instruction required */</i></td></tr>
<tr><th id="210">210</th><td>  <dfn class="enum" id="CpuCLZERO" title='CpuCLZERO' data-ref="CpuCLZERO" data-ref-filename="CpuCLZERO">CpuCLZERO</dfn>,</td></tr>
<tr><th id="211">211</th><td>  <i>/* OSPKE instruction required */</i></td></tr>
<tr><th id="212">212</th><td>  <dfn class="enum" id="CpuOSPKE" title='CpuOSPKE' data-ref="CpuOSPKE" data-ref-filename="CpuOSPKE">CpuOSPKE</dfn>,</td></tr>
<tr><th id="213">213</th><td>  <i>/* RDPID instruction required */</i></td></tr>
<tr><th id="214">214</th><td>  <dfn class="enum" id="CpuRDPID" title='CpuRDPID' data-ref="CpuRDPID" data-ref-filename="CpuRDPID">CpuRDPID</dfn>,</td></tr>
<tr><th id="215">215</th><td>  <i>/* PTWRITE instruction required */</i></td></tr>
<tr><th id="216">216</th><td>  <dfn class="enum" id="CpuPTWRITE" title='CpuPTWRITE' data-ref="CpuPTWRITE" data-ref-filename="CpuPTWRITE">CpuPTWRITE</dfn>,</td></tr>
<tr><th id="217">217</th><td>  <i>/* CET instructions support required */</i></td></tr>
<tr><th id="218">218</th><td>  <dfn class="enum" id="CpuIBT" title='CpuIBT' data-ref="CpuIBT" data-ref-filename="CpuIBT">CpuIBT</dfn>,</td></tr>
<tr><th id="219">219</th><td>  <dfn class="enum" id="CpuSHSTK" title='CpuSHSTK' data-ref="CpuSHSTK" data-ref-filename="CpuSHSTK">CpuSHSTK</dfn>,</td></tr>
<tr><th id="220">220</th><td>  <i>/* GFNI instructions required */</i></td></tr>
<tr><th id="221">221</th><td>  <dfn class="enum" id="CpuGFNI" title='CpuGFNI' data-ref="CpuGFNI" data-ref-filename="CpuGFNI">CpuGFNI</dfn>,</td></tr>
<tr><th id="222">222</th><td>  <i>/* VAES instructions required */</i></td></tr>
<tr><th id="223">223</th><td>  <dfn class="enum" id="CpuVAES" title='CpuVAES' data-ref="CpuVAES" data-ref-filename="CpuVAES">CpuVAES</dfn>,</td></tr>
<tr><th id="224">224</th><td>  <i>/* VPCLMULQDQ instructions required */</i></td></tr>
<tr><th id="225">225</th><td>  <dfn class="enum" id="CpuVPCLMULQDQ" title='CpuVPCLMULQDQ' data-ref="CpuVPCLMULQDQ" data-ref-filename="CpuVPCLMULQDQ">CpuVPCLMULQDQ</dfn>,</td></tr>
<tr><th id="226">226</th><td>  <i>/* WBNOINVD instructions required */</i></td></tr>
<tr><th id="227">227</th><td>  <dfn class="enum" id="CpuWBNOINVD" title='CpuWBNOINVD' data-ref="CpuWBNOINVD" data-ref-filename="CpuWBNOINVD">CpuWBNOINVD</dfn>,</td></tr>
<tr><th id="228">228</th><td>  <i>/* PCONFIG instructions required */</i></td></tr>
<tr><th id="229">229</th><td>  <dfn class="enum" id="CpuPCONFIG" title='CpuPCONFIG' data-ref="CpuPCONFIG" data-ref-filename="CpuPCONFIG">CpuPCONFIG</dfn>,</td></tr>
<tr><th id="230">230</th><td>  <i>/* WAITPKG instructions required */</i></td></tr>
<tr><th id="231">231</th><td>  <dfn class="enum" id="CpuWAITPKG" title='CpuWAITPKG' data-ref="CpuWAITPKG" data-ref-filename="CpuWAITPKG">CpuWAITPKG</dfn>,</td></tr>
<tr><th id="232">232</th><td>  <i>/* CLDEMOTE instruction required */</i></td></tr>
<tr><th id="233">233</th><td>  <dfn class="enum" id="CpuCLDEMOTE" title='CpuCLDEMOTE' data-ref="CpuCLDEMOTE" data-ref-filename="CpuCLDEMOTE">CpuCLDEMOTE</dfn>,</td></tr>
<tr><th id="234">234</th><td>  <i>/* MOVDIRI instruction support required */</i></td></tr>
<tr><th id="235">235</th><td>  <dfn class="enum" id="CpuMOVDIRI" title='CpuMOVDIRI' data-ref="CpuMOVDIRI" data-ref-filename="CpuMOVDIRI">CpuMOVDIRI</dfn>,</td></tr>
<tr><th id="236">236</th><td>  <i>/* MOVDIRR64B instruction required */</i></td></tr>
<tr><th id="237">237</th><td>  <dfn class="enum" id="CpuMOVDIR64B" title='CpuMOVDIR64B' data-ref="CpuMOVDIR64B" data-ref-filename="CpuMOVDIR64B">CpuMOVDIR64B</dfn>,</td></tr>
<tr><th id="238">238</th><td>  <i>/* 64bit support required  */</i></td></tr>
<tr><th id="239">239</th><td>  <dfn class="enum" id="Cpu64" title='Cpu64' data-ref="Cpu64" data-ref-filename="Cpu64">Cpu64</dfn>,</td></tr>
<tr><th id="240">240</th><td>  <i>/* Not supported in the 64bit mode  */</i></td></tr>
<tr><th id="241">241</th><td>  <dfn class="enum" id="CpuNo64" title='CpuNo64' data-ref="CpuNo64" data-ref-filename="CpuNo64">CpuNo64</dfn>,</td></tr>
<tr><th id="242">242</th><td>  <i>/* The last bitfield in i386_cpu_flags.  */</i></td></tr>
<tr><th id="243">243</th><td>  <dfn class="enum" id="CpuMax" title='CpuMax' data-ref="CpuMax" data-ref-filename="CpuMax">CpuMax</dfn> = <a class="enum" href="#CpuNo64" title='CpuNo64' data-ref="CpuNo64" data-ref-filename="CpuNo64">CpuNo64</a></td></tr>
<tr><th id="244">244</th><td>};</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/CpuNumOfUints" data-ref="_M/CpuNumOfUints">CpuNumOfUints</dfn> \</u></td></tr>
<tr><th id="247">247</th><td><u>  (<a class="enum" href="#CpuMax" title='CpuMax' data-ref="CpuMax" data-ref-filename="CpuMax">CpuMax</a> / sizeof (unsigned int) / CHAR_BIT + 1)</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/CpuNumOfBits" data-ref="_M/CpuNumOfBits">CpuNumOfBits</dfn> \</u></td></tr>
<tr><th id="249">249</th><td><u>  (CpuNumOfUints * sizeof (unsigned int) * CHAR_BIT)</u></td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><i>/* If you get a compiler error for zero width of the unused field,</i></td></tr>
<tr><th id="252">252</th><td><i>   comment it out.  */</i></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/CpuUnused" data-ref="_M/CpuUnused">CpuUnused</dfn>	(<a class="enum" href="#CpuMax" title='CpuMax' data-ref="CpuMax" data-ref-filename="CpuMax">CpuMax</a> + 1)</u></td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td><i>/* We can check if an instruction is available with array instead</i></td></tr>
<tr><th id="256">256</th><td><i>   of bitfield. */</i></td></tr>
<tr><th id="257">257</th><td><b>typedef</b> <b>union</b> <dfn class="type def" id="i386_cpu_flags" title='i386_cpu_flags' data-ref="i386_cpu_flags" data-ref-filename="i386_cpu_flags"><a class="type" href="#i386_cpu_flags" title='i386_cpu_flags' data-ref="i386_cpu_flags" data-ref-filename="i386_cpu_flags">i386_cpu_flags</a></dfn></td></tr>
<tr><th id="258">258</th><td>{</td></tr>
<tr><th id="259">259</th><td>  <b>struct</b></td></tr>
<tr><th id="260">260</th><td>    {</td></tr>
<tr><th id="261">261</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpui186" title='i386_cpu_flags::(anonymous struct)::cpui186' data-ref="i386_cpu_flags::(anonymous)::cpui186" data-ref-filename="i386_cpu_flags..(anonymous)..cpui186">cpui186</dfn>:<var>1</var>;</td></tr>
<tr><th id="262">262</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpui286" title='i386_cpu_flags::(anonymous struct)::cpui286' data-ref="i386_cpu_flags::(anonymous)::cpui286" data-ref-filename="i386_cpu_flags..(anonymous)..cpui286">cpui286</dfn>:<var>1</var>;</td></tr>
<tr><th id="263">263</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpui386" title='i386_cpu_flags::(anonymous struct)::cpui386' data-ref="i386_cpu_flags::(anonymous)::cpui386" data-ref-filename="i386_cpu_flags..(anonymous)..cpui386">cpui386</dfn>:<var>1</var>;</td></tr>
<tr><th id="264">264</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpui486" title='i386_cpu_flags::(anonymous struct)::cpui486' data-ref="i386_cpu_flags::(anonymous)::cpui486" data-ref-filename="i386_cpu_flags..(anonymous)..cpui486">cpui486</dfn>:<var>1</var>;</td></tr>
<tr><th id="265">265</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpui586" title='i386_cpu_flags::(anonymous struct)::cpui586' data-ref="i386_cpu_flags::(anonymous)::cpui586" data-ref-filename="i386_cpu_flags..(anonymous)..cpui586">cpui586</dfn>:<var>1</var>;</td></tr>
<tr><th id="266">266</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpui686" title='i386_cpu_flags::(anonymous struct)::cpui686' data-ref="i386_cpu_flags::(anonymous)::cpui686" data-ref-filename="i386_cpu_flags..(anonymous)..cpui686">cpui686</dfn>:<var>1</var>;</td></tr>
<tr><th id="267">267</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuclflush" title='i386_cpu_flags::(anonymous struct)::cpuclflush' data-ref="i386_cpu_flags::(anonymous)::cpuclflush" data-ref-filename="i386_cpu_flags..(anonymous)..cpuclflush">cpuclflush</dfn>:<var>1</var>;</td></tr>
<tr><th id="268">268</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpunop" title='i386_cpu_flags::(anonymous struct)::cpunop' data-ref="i386_cpu_flags::(anonymous)::cpunop" data-ref-filename="i386_cpu_flags..(anonymous)..cpunop">cpunop</dfn>:<var>1</var>;</td></tr>
<tr><th id="269">269</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpusyscall" title='i386_cpu_flags::(anonymous struct)::cpusyscall' data-ref="i386_cpu_flags::(anonymous)::cpusyscall" data-ref-filename="i386_cpu_flags..(anonymous)..cpusyscall">cpusyscall</dfn>:<var>1</var>;</td></tr>
<tr><th id="270">270</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpu8087" title='i386_cpu_flags::(anonymous struct)::cpu8087' data-ref="i386_cpu_flags::(anonymous)::cpu8087" data-ref-filename="i386_cpu_flags..(anonymous)..cpu8087">cpu8087</dfn>:<var>1</var>;</td></tr>
<tr><th id="271">271</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpu287" title='i386_cpu_flags::(anonymous struct)::cpu287' data-ref="i386_cpu_flags::(anonymous)::cpu287" data-ref-filename="i386_cpu_flags..(anonymous)..cpu287">cpu287</dfn>:<var>1</var>;</td></tr>
<tr><th id="272">272</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpu387" title='i386_cpu_flags::(anonymous struct)::cpu387' data-ref="i386_cpu_flags::(anonymous)::cpu387" data-ref-filename="i386_cpu_flags..(anonymous)..cpu387">cpu387</dfn>:<var>1</var>;</td></tr>
<tr><th id="273">273</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpu687" title='i386_cpu_flags::(anonymous struct)::cpu687' data-ref="i386_cpu_flags::(anonymous)::cpu687" data-ref-filename="i386_cpu_flags..(anonymous)..cpu687">cpu687</dfn>:<var>1</var>;</td></tr>
<tr><th id="274">274</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpufisttp" title='i386_cpu_flags::(anonymous struct)::cpufisttp' data-ref="i386_cpu_flags::(anonymous)::cpufisttp" data-ref-filename="i386_cpu_flags..(anonymous)..cpufisttp">cpufisttp</dfn>:<var>1</var>;</td></tr>
<tr><th id="275">275</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpummx" title='i386_cpu_flags::(anonymous struct)::cpummx' data-ref="i386_cpu_flags::(anonymous)::cpummx" data-ref-filename="i386_cpu_flags..(anonymous)..cpummx">cpummx</dfn>:<var>1</var>;</td></tr>
<tr><th id="276">276</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpusse" title='i386_cpu_flags::(anonymous struct)::cpusse' data-ref="i386_cpu_flags::(anonymous)::cpusse" data-ref-filename="i386_cpu_flags..(anonymous)..cpusse">cpusse</dfn>:<var>1</var>;</td></tr>
<tr><th id="277">277</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpusse2" title='i386_cpu_flags::(anonymous struct)::cpusse2' data-ref="i386_cpu_flags::(anonymous)::cpusse2" data-ref-filename="i386_cpu_flags..(anonymous)..cpusse2">cpusse2</dfn>:<var>1</var>;</td></tr>
<tr><th id="278">278</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpua3dnow" title='i386_cpu_flags::(anonymous struct)::cpua3dnow' data-ref="i386_cpu_flags::(anonymous)::cpua3dnow" data-ref-filename="i386_cpu_flags..(anonymous)..cpua3dnow">cpua3dnow</dfn>:<var>1</var>;</td></tr>
<tr><th id="279">279</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpua3dnowa" title='i386_cpu_flags::(anonymous struct)::cpua3dnowa' data-ref="i386_cpu_flags::(anonymous)::cpua3dnowa" data-ref-filename="i386_cpu_flags..(anonymous)..cpua3dnowa">cpua3dnowa</dfn>:<var>1</var>;</td></tr>
<tr><th id="280">280</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpusse3" title='i386_cpu_flags::(anonymous struct)::cpusse3' data-ref="i386_cpu_flags::(anonymous)::cpusse3" data-ref-filename="i386_cpu_flags..(anonymous)..cpusse3">cpusse3</dfn>:<var>1</var>;</td></tr>
<tr><th id="281">281</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpupadlock" title='i386_cpu_flags::(anonymous struct)::cpupadlock' data-ref="i386_cpu_flags::(anonymous)::cpupadlock" data-ref-filename="i386_cpu_flags..(anonymous)..cpupadlock">cpupadlock</dfn>:<var>1</var>;</td></tr>
<tr><th id="282">282</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpusvme" title='i386_cpu_flags::(anonymous struct)::cpusvme' data-ref="i386_cpu_flags::(anonymous)::cpusvme" data-ref-filename="i386_cpu_flags..(anonymous)..cpusvme">cpusvme</dfn>:<var>1</var>;</td></tr>
<tr><th id="283">283</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuvmx" title='i386_cpu_flags::(anonymous struct)::cpuvmx' data-ref="i386_cpu_flags::(anonymous)::cpuvmx" data-ref-filename="i386_cpu_flags..(anonymous)..cpuvmx">cpuvmx</dfn>:<var>1</var>;</td></tr>
<tr><th id="284">284</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpusmx" title='i386_cpu_flags::(anonymous struct)::cpusmx' data-ref="i386_cpu_flags::(anonymous)::cpusmx" data-ref-filename="i386_cpu_flags..(anonymous)..cpusmx">cpusmx</dfn>:<var>1</var>;</td></tr>
<tr><th id="285">285</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpussse3" title='i386_cpu_flags::(anonymous struct)::cpussse3' data-ref="i386_cpu_flags::(anonymous)::cpussse3" data-ref-filename="i386_cpu_flags..(anonymous)..cpussse3">cpussse3</dfn>:<var>1</var>;</td></tr>
<tr><th id="286">286</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpusse4a" title='i386_cpu_flags::(anonymous struct)::cpusse4a' data-ref="i386_cpu_flags::(anonymous)::cpusse4a" data-ref-filename="i386_cpu_flags..(anonymous)..cpusse4a">cpusse4a</dfn>:<var>1</var>;</td></tr>
<tr><th id="287">287</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuabm" title='i386_cpu_flags::(anonymous struct)::cpuabm' data-ref="i386_cpu_flags::(anonymous)::cpuabm" data-ref-filename="i386_cpu_flags..(anonymous)..cpuabm">cpuabm</dfn>:<var>1</var>;</td></tr>
<tr><th id="288">288</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpusse4_1" title='i386_cpu_flags::(anonymous struct)::cpusse4_1' data-ref="i386_cpu_flags::(anonymous)::cpusse4_1" data-ref-filename="i386_cpu_flags..(anonymous)..cpusse4_1">cpusse4_1</dfn>:<var>1</var>;</td></tr>
<tr><th id="289">289</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpusse4_2" title='i386_cpu_flags::(anonymous struct)::cpusse4_2' data-ref="i386_cpu_flags::(anonymous)::cpusse4_2" data-ref-filename="i386_cpu_flags..(anonymous)..cpusse4_2">cpusse4_2</dfn>:<var>1</var>;</td></tr>
<tr><th id="290">290</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuavx" title='i386_cpu_flags::(anonymous struct)::cpuavx' data-ref="i386_cpu_flags::(anonymous)::cpuavx" data-ref-filename="i386_cpu_flags..(anonymous)..cpuavx">cpuavx</dfn>:<var>1</var>;</td></tr>
<tr><th id="291">291</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuavx2" title='i386_cpu_flags::(anonymous struct)::cpuavx2' data-ref="i386_cpu_flags::(anonymous)::cpuavx2" data-ref-filename="i386_cpu_flags..(anonymous)..cpuavx2">cpuavx2</dfn>:<var>1</var>;</td></tr>
<tr><th id="292">292</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuavx512f" title='i386_cpu_flags::(anonymous struct)::cpuavx512f' data-ref="i386_cpu_flags::(anonymous)::cpuavx512f" data-ref-filename="i386_cpu_flags..(anonymous)..cpuavx512f">cpuavx512f</dfn>:<var>1</var>;</td></tr>
<tr><th id="293">293</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuavx512cd" title='i386_cpu_flags::(anonymous struct)::cpuavx512cd' data-ref="i386_cpu_flags::(anonymous)::cpuavx512cd" data-ref-filename="i386_cpu_flags..(anonymous)..cpuavx512cd">cpuavx512cd</dfn>:<var>1</var>;</td></tr>
<tr><th id="294">294</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuavx512er" title='i386_cpu_flags::(anonymous struct)::cpuavx512er' data-ref="i386_cpu_flags::(anonymous)::cpuavx512er" data-ref-filename="i386_cpu_flags..(anonymous)..cpuavx512er">cpuavx512er</dfn>:<var>1</var>;</td></tr>
<tr><th id="295">295</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuavx512pf" title='i386_cpu_flags::(anonymous struct)::cpuavx512pf' data-ref="i386_cpu_flags::(anonymous)::cpuavx512pf" data-ref-filename="i386_cpu_flags..(anonymous)..cpuavx512pf">cpuavx512pf</dfn>:<var>1</var>;</td></tr>
<tr><th id="296">296</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuavx512vl" title='i386_cpu_flags::(anonymous struct)::cpuavx512vl' data-ref="i386_cpu_flags::(anonymous)::cpuavx512vl" data-ref-filename="i386_cpu_flags..(anonymous)..cpuavx512vl">cpuavx512vl</dfn>:<var>1</var>;</td></tr>
<tr><th id="297">297</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuavx512dq" title='i386_cpu_flags::(anonymous struct)::cpuavx512dq' data-ref="i386_cpu_flags::(anonymous)::cpuavx512dq" data-ref-filename="i386_cpu_flags..(anonymous)..cpuavx512dq">cpuavx512dq</dfn>:<var>1</var>;</td></tr>
<tr><th id="298">298</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuavx512bw" title='i386_cpu_flags::(anonymous struct)::cpuavx512bw' data-ref="i386_cpu_flags::(anonymous)::cpuavx512bw" data-ref-filename="i386_cpu_flags..(anonymous)..cpuavx512bw">cpuavx512bw</dfn>:<var>1</var>;</td></tr>
<tr><th id="299">299</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpul1om" title='i386_cpu_flags::(anonymous struct)::cpul1om' data-ref="i386_cpu_flags::(anonymous)::cpul1om" data-ref-filename="i386_cpu_flags..(anonymous)..cpul1om">cpul1om</dfn>:<var>1</var>;</td></tr>
<tr><th id="300">300</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuk1om" title='i386_cpu_flags::(anonymous struct)::cpuk1om' data-ref="i386_cpu_flags::(anonymous)::cpuk1om" data-ref-filename="i386_cpu_flags..(anonymous)..cpuk1om">cpuk1om</dfn>:<var>1</var>;</td></tr>
<tr><th id="301">301</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuiamcu" title='i386_cpu_flags::(anonymous struct)::cpuiamcu' data-ref="i386_cpu_flags::(anonymous)::cpuiamcu" data-ref-filename="i386_cpu_flags..(anonymous)..cpuiamcu">cpuiamcu</dfn>:<var>1</var>;</td></tr>
<tr><th id="302">302</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuxsave" title='i386_cpu_flags::(anonymous struct)::cpuxsave' data-ref="i386_cpu_flags::(anonymous)::cpuxsave" data-ref-filename="i386_cpu_flags..(anonymous)..cpuxsave">cpuxsave</dfn>:<var>1</var>;</td></tr>
<tr><th id="303">303</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuxsaveopt" title='i386_cpu_flags::(anonymous struct)::cpuxsaveopt' data-ref="i386_cpu_flags::(anonymous)::cpuxsaveopt" data-ref-filename="i386_cpu_flags..(anonymous)..cpuxsaveopt">cpuxsaveopt</dfn>:<var>1</var>;</td></tr>
<tr><th id="304">304</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuaes" title='i386_cpu_flags::(anonymous struct)::cpuaes' data-ref="i386_cpu_flags::(anonymous)::cpuaes" data-ref-filename="i386_cpu_flags..(anonymous)..cpuaes">cpuaes</dfn>:<var>1</var>;</td></tr>
<tr><th id="305">305</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpupclmul" title='i386_cpu_flags::(anonymous struct)::cpupclmul' data-ref="i386_cpu_flags::(anonymous)::cpupclmul" data-ref-filename="i386_cpu_flags..(anonymous)..cpupclmul">cpupclmul</dfn>:<var>1</var>;</td></tr>
<tr><th id="306">306</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpufma" title='i386_cpu_flags::(anonymous struct)::cpufma' data-ref="i386_cpu_flags::(anonymous)::cpufma" data-ref-filename="i386_cpu_flags..(anonymous)..cpufma">cpufma</dfn>:<var>1</var>;</td></tr>
<tr><th id="307">307</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpufma4" title='i386_cpu_flags::(anonymous struct)::cpufma4' data-ref="i386_cpu_flags::(anonymous)::cpufma4" data-ref-filename="i386_cpu_flags..(anonymous)..cpufma4">cpufma4</dfn>:<var>1</var>;</td></tr>
<tr><th id="308">308</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuxop" title='i386_cpu_flags::(anonymous struct)::cpuxop' data-ref="i386_cpu_flags::(anonymous)::cpuxop" data-ref-filename="i386_cpu_flags..(anonymous)..cpuxop">cpuxop</dfn>:<var>1</var>;</td></tr>
<tr><th id="309">309</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpulwp" title='i386_cpu_flags::(anonymous struct)::cpulwp' data-ref="i386_cpu_flags::(anonymous)::cpulwp" data-ref-filename="i386_cpu_flags..(anonymous)..cpulwp">cpulwp</dfn>:<var>1</var>;</td></tr>
<tr><th id="310">310</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpubmi" title='i386_cpu_flags::(anonymous struct)::cpubmi' data-ref="i386_cpu_flags::(anonymous)::cpubmi" data-ref-filename="i386_cpu_flags..(anonymous)..cpubmi">cpubmi</dfn>:<var>1</var>;</td></tr>
<tr><th id="311">311</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cputbm" title='i386_cpu_flags::(anonymous struct)::cputbm' data-ref="i386_cpu_flags::(anonymous)::cputbm" data-ref-filename="i386_cpu_flags..(anonymous)..cputbm">cputbm</dfn>:<var>1</var>;</td></tr>
<tr><th id="312">312</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpumovbe" title='i386_cpu_flags::(anonymous struct)::cpumovbe' data-ref="i386_cpu_flags::(anonymous)::cpumovbe" data-ref-filename="i386_cpu_flags..(anonymous)..cpumovbe">cpumovbe</dfn>:<var>1</var>;</td></tr>
<tr><th id="313">313</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpucx16" title='i386_cpu_flags::(anonymous struct)::cpucx16' data-ref="i386_cpu_flags::(anonymous)::cpucx16" data-ref-filename="i386_cpu_flags..(anonymous)..cpucx16">cpucx16</dfn>:<var>1</var>;</td></tr>
<tr><th id="314">314</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuept" title='i386_cpu_flags::(anonymous struct)::cpuept' data-ref="i386_cpu_flags::(anonymous)::cpuept" data-ref-filename="i386_cpu_flags..(anonymous)..cpuept">cpuept</dfn>:<var>1</var>;</td></tr>
<tr><th id="315">315</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpurdtscp" title='i386_cpu_flags::(anonymous struct)::cpurdtscp' data-ref="i386_cpu_flags::(anonymous)::cpurdtscp" data-ref-filename="i386_cpu_flags..(anonymous)..cpurdtscp">cpurdtscp</dfn>:<var>1</var>;</td></tr>
<tr><th id="316">316</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpufsgsbase" title='i386_cpu_flags::(anonymous struct)::cpufsgsbase' data-ref="i386_cpu_flags::(anonymous)::cpufsgsbase" data-ref-filename="i386_cpu_flags..(anonymous)..cpufsgsbase">cpufsgsbase</dfn>:<var>1</var>;</td></tr>
<tr><th id="317">317</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpurdrnd" title='i386_cpu_flags::(anonymous struct)::cpurdrnd' data-ref="i386_cpu_flags::(anonymous)::cpurdrnd" data-ref-filename="i386_cpu_flags..(anonymous)..cpurdrnd">cpurdrnd</dfn>:<var>1</var>;</td></tr>
<tr><th id="318">318</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuf16c" title='i386_cpu_flags::(anonymous struct)::cpuf16c' data-ref="i386_cpu_flags::(anonymous)::cpuf16c" data-ref-filename="i386_cpu_flags..(anonymous)..cpuf16c">cpuf16c</dfn>:<var>1</var>;</td></tr>
<tr><th id="319">319</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpubmi2" title='i386_cpu_flags::(anonymous struct)::cpubmi2' data-ref="i386_cpu_flags::(anonymous)::cpubmi2" data-ref-filename="i386_cpu_flags..(anonymous)..cpubmi2">cpubmi2</dfn>:<var>1</var>;</td></tr>
<tr><th id="320">320</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpulzcnt" title='i386_cpu_flags::(anonymous struct)::cpulzcnt' data-ref="i386_cpu_flags::(anonymous)::cpulzcnt" data-ref-filename="i386_cpu_flags..(anonymous)..cpulzcnt">cpulzcnt</dfn>:<var>1</var>;</td></tr>
<tr><th id="321">321</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuhle" title='i386_cpu_flags::(anonymous struct)::cpuhle' data-ref="i386_cpu_flags::(anonymous)::cpuhle" data-ref-filename="i386_cpu_flags..(anonymous)..cpuhle">cpuhle</dfn>:<var>1</var>;</td></tr>
<tr><th id="322">322</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpurtm" title='i386_cpu_flags::(anonymous struct)::cpurtm' data-ref="i386_cpu_flags::(anonymous)::cpurtm" data-ref-filename="i386_cpu_flags..(anonymous)..cpurtm">cpurtm</dfn>:<var>1</var>;</td></tr>
<tr><th id="323">323</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuinvpcid" title='i386_cpu_flags::(anonymous struct)::cpuinvpcid' data-ref="i386_cpu_flags::(anonymous)::cpuinvpcid" data-ref-filename="i386_cpu_flags..(anonymous)..cpuinvpcid">cpuinvpcid</dfn>:<var>1</var>;</td></tr>
<tr><th id="324">324</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuvmfunc" title='i386_cpu_flags::(anonymous struct)::cpuvmfunc' data-ref="i386_cpu_flags::(anonymous)::cpuvmfunc" data-ref-filename="i386_cpu_flags..(anonymous)..cpuvmfunc">cpuvmfunc</dfn>:<var>1</var>;</td></tr>
<tr><th id="325">325</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpumpx" title='i386_cpu_flags::(anonymous struct)::cpumpx' data-ref="i386_cpu_flags::(anonymous)::cpumpx" data-ref-filename="i386_cpu_flags..(anonymous)..cpumpx">cpumpx</dfn>:<var>1</var>;</td></tr>
<tr><th id="326">326</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpulm" title='i386_cpu_flags::(anonymous struct)::cpulm' data-ref="i386_cpu_flags::(anonymous)::cpulm" data-ref-filename="i386_cpu_flags..(anonymous)..cpulm">cpulm</dfn>:<var>1</var>;</td></tr>
<tr><th id="327">327</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpurdseed" title='i386_cpu_flags::(anonymous struct)::cpurdseed' data-ref="i386_cpu_flags::(anonymous)::cpurdseed" data-ref-filename="i386_cpu_flags..(anonymous)..cpurdseed">cpurdseed</dfn>:<var>1</var>;</td></tr>
<tr><th id="328">328</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuadx" title='i386_cpu_flags::(anonymous struct)::cpuadx' data-ref="i386_cpu_flags::(anonymous)::cpuadx" data-ref-filename="i386_cpu_flags..(anonymous)..cpuadx">cpuadx</dfn>:<var>1</var>;</td></tr>
<tr><th id="329">329</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuprfchw" title='i386_cpu_flags::(anonymous struct)::cpuprfchw' data-ref="i386_cpu_flags::(anonymous)::cpuprfchw" data-ref-filename="i386_cpu_flags..(anonymous)..cpuprfchw">cpuprfchw</dfn>:<var>1</var>;</td></tr>
<tr><th id="330">330</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpusmap" title='i386_cpu_flags::(anonymous struct)::cpusmap' data-ref="i386_cpu_flags::(anonymous)::cpusmap" data-ref-filename="i386_cpu_flags..(anonymous)..cpusmap">cpusmap</dfn>:<var>1</var>;</td></tr>
<tr><th id="331">331</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpusha" title='i386_cpu_flags::(anonymous struct)::cpusha' data-ref="i386_cpu_flags::(anonymous)::cpusha" data-ref-filename="i386_cpu_flags..(anonymous)..cpusha">cpusha</dfn>:<var>1</var>;</td></tr>
<tr><th id="332">332</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuvrex" title='i386_cpu_flags::(anonymous struct)::cpuvrex' data-ref="i386_cpu_flags::(anonymous)::cpuvrex" data-ref-filename="i386_cpu_flags..(anonymous)..cpuvrex">cpuvrex</dfn>:<var>1</var>;</td></tr>
<tr><th id="333">333</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuclflushopt" title='i386_cpu_flags::(anonymous struct)::cpuclflushopt' data-ref="i386_cpu_flags::(anonymous)::cpuclflushopt" data-ref-filename="i386_cpu_flags..(anonymous)..cpuclflushopt">cpuclflushopt</dfn>:<var>1</var>;</td></tr>
<tr><th id="334">334</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuxsaves" title='i386_cpu_flags::(anonymous struct)::cpuxsaves' data-ref="i386_cpu_flags::(anonymous)::cpuxsaves" data-ref-filename="i386_cpu_flags..(anonymous)..cpuxsaves">cpuxsaves</dfn>:<var>1</var>;</td></tr>
<tr><th id="335">335</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuxsavec" title='i386_cpu_flags::(anonymous struct)::cpuxsavec' data-ref="i386_cpu_flags::(anonymous)::cpuxsavec" data-ref-filename="i386_cpu_flags..(anonymous)..cpuxsavec">cpuxsavec</dfn>:<var>1</var>;</td></tr>
<tr><th id="336">336</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuprefetchwt1" title='i386_cpu_flags::(anonymous struct)::cpuprefetchwt1' data-ref="i386_cpu_flags::(anonymous)::cpuprefetchwt1" data-ref-filename="i386_cpu_flags..(anonymous)..cpuprefetchwt1">cpuprefetchwt1</dfn>:<var>1</var>;</td></tr>
<tr><th id="337">337</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuse1" title='i386_cpu_flags::(anonymous struct)::cpuse1' data-ref="i386_cpu_flags::(anonymous)::cpuse1" data-ref-filename="i386_cpu_flags..(anonymous)..cpuse1">cpuse1</dfn>:<var>1</var>;</td></tr>
<tr><th id="338">338</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuclwb" title='i386_cpu_flags::(anonymous struct)::cpuclwb' data-ref="i386_cpu_flags::(anonymous)::cpuclwb" data-ref-filename="i386_cpu_flags..(anonymous)..cpuclwb">cpuclwb</dfn>:<var>1</var>;</td></tr>
<tr><th id="339">339</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuavx512ifma" title='i386_cpu_flags::(anonymous struct)::cpuavx512ifma' data-ref="i386_cpu_flags::(anonymous)::cpuavx512ifma" data-ref-filename="i386_cpu_flags..(anonymous)..cpuavx512ifma">cpuavx512ifma</dfn>:<var>1</var>;</td></tr>
<tr><th id="340">340</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuavx512vbmi" title='i386_cpu_flags::(anonymous struct)::cpuavx512vbmi' data-ref="i386_cpu_flags::(anonymous)::cpuavx512vbmi" data-ref-filename="i386_cpu_flags..(anonymous)..cpuavx512vbmi">cpuavx512vbmi</dfn>:<var>1</var>;</td></tr>
<tr><th id="341">341</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuavx512_4fmaps" title='i386_cpu_flags::(anonymous struct)::cpuavx512_4fmaps' data-ref="i386_cpu_flags::(anonymous)::cpuavx512_4fmaps" data-ref-filename="i386_cpu_flags..(anonymous)..cpuavx512_4fmaps">cpuavx512_4fmaps</dfn>:<var>1</var>;</td></tr>
<tr><th id="342">342</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuavx512_4vnniw" title='i386_cpu_flags::(anonymous struct)::cpuavx512_4vnniw' data-ref="i386_cpu_flags::(anonymous)::cpuavx512_4vnniw" data-ref-filename="i386_cpu_flags..(anonymous)..cpuavx512_4vnniw">cpuavx512_4vnniw</dfn>:<var>1</var>;</td></tr>
<tr><th id="343">343</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuavx512_vpopcntdq" title='i386_cpu_flags::(anonymous struct)::cpuavx512_vpopcntdq' data-ref="i386_cpu_flags::(anonymous)::cpuavx512_vpopcntdq" data-ref-filename="i386_cpu_flags..(anonymous)..cpuavx512_vpopcntdq">cpuavx512_vpopcntdq</dfn>:<var>1</var>;</td></tr>
<tr><th id="344">344</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuavx512_vbmi2" title='i386_cpu_flags::(anonymous struct)::cpuavx512_vbmi2' data-ref="i386_cpu_flags::(anonymous)::cpuavx512_vbmi2" data-ref-filename="i386_cpu_flags..(anonymous)..cpuavx512_vbmi2">cpuavx512_vbmi2</dfn>:<var>1</var>;</td></tr>
<tr><th id="345">345</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuavx512_vnni" title='i386_cpu_flags::(anonymous struct)::cpuavx512_vnni' data-ref="i386_cpu_flags::(anonymous)::cpuavx512_vnni" data-ref-filename="i386_cpu_flags..(anonymous)..cpuavx512_vnni">cpuavx512_vnni</dfn>:<var>1</var>;</td></tr>
<tr><th id="346">346</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuavx512_bitalg" title='i386_cpu_flags::(anonymous struct)::cpuavx512_bitalg' data-ref="i386_cpu_flags::(anonymous)::cpuavx512_bitalg" data-ref-filename="i386_cpu_flags..(anonymous)..cpuavx512_bitalg">cpuavx512_bitalg</dfn>:<var>1</var>;</td></tr>
<tr><th id="347">347</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpumwaitx" title='i386_cpu_flags::(anonymous struct)::cpumwaitx' data-ref="i386_cpu_flags::(anonymous)::cpumwaitx" data-ref-filename="i386_cpu_flags..(anonymous)..cpumwaitx">cpumwaitx</dfn>:<var>1</var>;</td></tr>
<tr><th id="348">348</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuclzero" title='i386_cpu_flags::(anonymous struct)::cpuclzero' data-ref="i386_cpu_flags::(anonymous)::cpuclzero" data-ref-filename="i386_cpu_flags..(anonymous)..cpuclzero">cpuclzero</dfn>:<var>1</var>;</td></tr>
<tr><th id="349">349</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuospke" title='i386_cpu_flags::(anonymous struct)::cpuospke' data-ref="i386_cpu_flags::(anonymous)::cpuospke" data-ref-filename="i386_cpu_flags..(anonymous)..cpuospke">cpuospke</dfn>:<var>1</var>;</td></tr>
<tr><th id="350">350</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpurdpid" title='i386_cpu_flags::(anonymous struct)::cpurdpid' data-ref="i386_cpu_flags::(anonymous)::cpurdpid" data-ref-filename="i386_cpu_flags..(anonymous)..cpurdpid">cpurdpid</dfn>:<var>1</var>;</td></tr>
<tr><th id="351">351</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuptwrite" title='i386_cpu_flags::(anonymous struct)::cpuptwrite' data-ref="i386_cpu_flags::(anonymous)::cpuptwrite" data-ref-filename="i386_cpu_flags..(anonymous)..cpuptwrite">cpuptwrite</dfn>:<var>1</var>;</td></tr>
<tr><th id="352">352</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuibt" title='i386_cpu_flags::(anonymous struct)::cpuibt' data-ref="i386_cpu_flags::(anonymous)::cpuibt" data-ref-filename="i386_cpu_flags..(anonymous)..cpuibt">cpuibt</dfn>:<var>1</var>;</td></tr>
<tr><th id="353">353</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpushstk" title='i386_cpu_flags::(anonymous struct)::cpushstk' data-ref="i386_cpu_flags::(anonymous)::cpushstk" data-ref-filename="i386_cpu_flags..(anonymous)..cpushstk">cpushstk</dfn>:<var>1</var>;</td></tr>
<tr><th id="354">354</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpugfni" title='i386_cpu_flags::(anonymous struct)::cpugfni' data-ref="i386_cpu_flags::(anonymous)::cpugfni" data-ref-filename="i386_cpu_flags..(anonymous)..cpugfni">cpugfni</dfn>:<var>1</var>;</td></tr>
<tr><th id="355">355</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuvaes" title='i386_cpu_flags::(anonymous struct)::cpuvaes' data-ref="i386_cpu_flags::(anonymous)::cpuvaes" data-ref-filename="i386_cpu_flags..(anonymous)..cpuvaes">cpuvaes</dfn>:<var>1</var>;</td></tr>
<tr><th id="356">356</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuvpclmulqdq" title='i386_cpu_flags::(anonymous struct)::cpuvpclmulqdq' data-ref="i386_cpu_flags::(anonymous)::cpuvpclmulqdq" data-ref-filename="i386_cpu_flags..(anonymous)..cpuvpclmulqdq">cpuvpclmulqdq</dfn>:<var>1</var>;</td></tr>
<tr><th id="357">357</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuwbnoinvd" title='i386_cpu_flags::(anonymous struct)::cpuwbnoinvd' data-ref="i386_cpu_flags::(anonymous)::cpuwbnoinvd" data-ref-filename="i386_cpu_flags..(anonymous)..cpuwbnoinvd">cpuwbnoinvd</dfn>:<var>1</var>;</td></tr>
<tr><th id="358">358</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpupconfig" title='i386_cpu_flags::(anonymous struct)::cpupconfig' data-ref="i386_cpu_flags::(anonymous)::cpupconfig" data-ref-filename="i386_cpu_flags..(anonymous)..cpupconfig">cpupconfig</dfn>:<var>1</var>;</td></tr>
<tr><th id="359">359</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuwaitpkg" title='i386_cpu_flags::(anonymous struct)::cpuwaitpkg' data-ref="i386_cpu_flags::(anonymous)::cpuwaitpkg" data-ref-filename="i386_cpu_flags..(anonymous)..cpuwaitpkg">cpuwaitpkg</dfn>:<var>1</var>;</td></tr>
<tr><th id="360">360</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpucldemote" title='i386_cpu_flags::(anonymous struct)::cpucldemote' data-ref="i386_cpu_flags::(anonymous)::cpucldemote" data-ref-filename="i386_cpu_flags..(anonymous)..cpucldemote">cpucldemote</dfn>:<var>1</var>;</td></tr>
<tr><th id="361">361</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpumovdiri" title='i386_cpu_flags::(anonymous struct)::cpumovdiri' data-ref="i386_cpu_flags::(anonymous)::cpumovdiri" data-ref-filename="i386_cpu_flags..(anonymous)..cpumovdiri">cpumovdiri</dfn>:<var>1</var>;</td></tr>
<tr><th id="362">362</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpumovdir64b" title='i386_cpu_flags::(anonymous struct)::cpumovdir64b' data-ref="i386_cpu_flags::(anonymous)::cpumovdir64b" data-ref-filename="i386_cpu_flags..(anonymous)..cpumovdir64b">cpumovdir64b</dfn>:<var>1</var>;</td></tr>
<tr><th id="363">363</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpu64" title='i386_cpu_flags::(anonymous struct)::cpu64' data-ref="i386_cpu_flags::(anonymous)::cpu64" data-ref-filename="i386_cpu_flags..(anonymous)..cpu64">cpu64</dfn>:<var>1</var>;</td></tr>
<tr><th id="364">364</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::cpuno64" title='i386_cpu_flags::(anonymous struct)::cpuno64' data-ref="i386_cpu_flags::(anonymous)::cpuno64" data-ref-filename="i386_cpu_flags..(anonymous)..cpuno64">cpuno64</dfn>:<var>1</var>;</td></tr>
<tr><th id="365">365</th><td><u>#<span data-ppcond="365">ifdef</span> <a class="macro" href="#253" data-ref="_M/CpuUnused">CpuUnused</a></u></td></tr>
<tr><th id="366">366</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::(anonymous)::unused" title='i386_cpu_flags::(anonymous struct)::unused' data-ref="i386_cpu_flags::(anonymous)::unused" data-ref-filename="i386_cpu_flags..(anonymous)..unused">unused</dfn>:(<a class="macro" href="#248" title="((CpuMax / sizeof (unsigned int) / 8 + 1) * sizeof (unsigned int) * 8)" data-ref="_M/CpuNumOfBits">CpuNumOfBits</a> - <a class="macro" href="#253" title="(CpuMax + 1)" data-ref="_M/CpuUnused">CpuUnused</a>);</td></tr>
<tr><th id="367">367</th><td><u>#<span data-ppcond="365">endif</span></u></td></tr>
<tr><th id="368">368</th><td>    } <dfn class="decl field" id="i386_cpu_flags::bitfield" title='i386_cpu_flags::bitfield' data-ref="i386_cpu_flags::bitfield" data-ref-filename="i386_cpu_flags..bitfield">bitfield</dfn>;</td></tr>
<tr><th id="369">369</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_cpu_flags::array" title='i386_cpu_flags::array' data-ref="i386_cpu_flags::array" data-ref-filename="i386_cpu_flags..array">array</dfn>[<a class="macro" href="#246" title="(CpuMax / sizeof (unsigned int) / 8 + 1)" data-ref="_M/CpuNumOfUints">CpuNumOfUints</a>];</td></tr>
<tr><th id="370">370</th><td>} <dfn class="typedef" id="i386_cpu_flags" title='i386_cpu_flags' data-type='union i386_cpu_flags' data-ref="i386_cpu_flags" data-ref-filename="i386_cpu_flags">i386_cpu_flags</dfn>;</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><i>/* Position of opcode_modifier bits.  */</i></td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td><b>enum</b></td></tr>
<tr><th id="375">375</th><td>{</td></tr>
<tr><th id="376">376</th><td>  <i>/* has direction bit. */</i></td></tr>
<tr><th id="377">377</th><td>  <dfn class="enum" id="D" title='D' data-ref="D" data-ref-filename="D">D</dfn> = <var>0</var>,</td></tr>
<tr><th id="378">378</th><td>  <i>/* set if operands can be words or dwords encoded the canonical way */</i></td></tr>
<tr><th id="379">379</th><td>  <dfn class="enum" id="W" title='W' data-ref="W" data-ref-filename="W">W</dfn>,</td></tr>
<tr><th id="380">380</th><td>  <i>/* load form instruction. Must be placed before store form.  */</i></td></tr>
<tr><th id="381">381</th><td>  <dfn class="enum" id="Load" title='Load' data-ref="Load" data-ref-filename="Load">Load</dfn>,</td></tr>
<tr><th id="382">382</th><td>  <i>/* insn has a modrm byte. */</i></td></tr>
<tr><th id="383">383</th><td>  <dfn class="enum" id="Modrm" title='Modrm' data-ref="Modrm" data-ref-filename="Modrm">Modrm</dfn>,</td></tr>
<tr><th id="384">384</th><td>  <i>/* register is in low 3 bits of opcode */</i></td></tr>
<tr><th id="385">385</th><td>  <dfn class="enum" id="ShortForm" title='ShortForm' data-ref="ShortForm" data-ref-filename="ShortForm">ShortForm</dfn>,</td></tr>
<tr><th id="386">386</th><td>  <i>/* special case for jump insns.  */</i></td></tr>
<tr><th id="387">387</th><td>  <dfn class="enum" id="Jump" title='Jump' data-ref="Jump" data-ref-filename="Jump">Jump</dfn>,</td></tr>
<tr><th id="388">388</th><td>  <i>/* call and jump */</i></td></tr>
<tr><th id="389">389</th><td>  <dfn class="enum" id="JumpDword" title='JumpDword' data-ref="JumpDword" data-ref-filename="JumpDword">JumpDword</dfn>,</td></tr>
<tr><th id="390">390</th><td>  <i>/* loop and jecxz */</i></td></tr>
<tr><th id="391">391</th><td>  <dfn class="enum" id="JumpByte" title='JumpByte' data-ref="JumpByte" data-ref-filename="JumpByte">JumpByte</dfn>,</td></tr>
<tr><th id="392">392</th><td>  <i>/* special case for intersegment leaps/calls */</i></td></tr>
<tr><th id="393">393</th><td>  <dfn class="enum" id="JumpInterSegment" title='JumpInterSegment' data-ref="JumpInterSegment" data-ref-filename="JumpInterSegment">JumpInterSegment</dfn>,</td></tr>
<tr><th id="394">394</th><td>  <i>/* FP insn memory format bit, sized by 0x4 */</i></td></tr>
<tr><th id="395">395</th><td>  <dfn class="enum" id="FloatMF" title='FloatMF' data-ref="FloatMF" data-ref-filename="FloatMF">FloatMF</dfn>,</td></tr>
<tr><th id="396">396</th><td>  <i>/* src/dest swap for floats. */</i></td></tr>
<tr><th id="397">397</th><td>  <dfn class="enum" id="FloatR" title='FloatR' data-ref="FloatR" data-ref-filename="FloatR">FloatR</dfn>,</td></tr>
<tr><th id="398">398</th><td>  <i>/* needs size prefix if in 32-bit mode */</i></td></tr>
<tr><th id="399">399</th><td>  <dfn class="enum" id="Size16" title='Size16' data-ref="Size16" data-ref-filename="Size16">Size16</dfn>,</td></tr>
<tr><th id="400">400</th><td>  <i>/* needs size prefix if in 16-bit mode */</i></td></tr>
<tr><th id="401">401</th><td>  <dfn class="enum" id="Size32" title='Size32' data-ref="Size32" data-ref-filename="Size32">Size32</dfn>,</td></tr>
<tr><th id="402">402</th><td>  <i>/* needs size prefix if in 64-bit mode */</i></td></tr>
<tr><th id="403">403</th><td>  <dfn class="enum" id="Size64" title='Size64' data-ref="Size64" data-ref-filename="Size64">Size64</dfn>,</td></tr>
<tr><th id="404">404</th><td>  <i>/* check register size.  */</i></td></tr>
<tr><th id="405">405</th><td>  <dfn class="enum" id="CheckRegSize" title='CheckRegSize' data-ref="CheckRegSize" data-ref-filename="CheckRegSize">CheckRegSize</dfn>,</td></tr>
<tr><th id="406">406</th><td>  <i>/* instruction ignores operand size prefix and in Intel mode ignores</i></td></tr>
<tr><th id="407">407</th><td><i>     mnemonic size suffix check.  */</i></td></tr>
<tr><th id="408">408</th><td>  <dfn class="enum" id="IgnoreSize" title='IgnoreSize' data-ref="IgnoreSize" data-ref-filename="IgnoreSize">IgnoreSize</dfn>,</td></tr>
<tr><th id="409">409</th><td>  <i>/* default insn size depends on mode */</i></td></tr>
<tr><th id="410">410</th><td>  <dfn class="enum" id="DefaultSize" title='DefaultSize' data-ref="DefaultSize" data-ref-filename="DefaultSize">DefaultSize</dfn>,</td></tr>
<tr><th id="411">411</th><td>  <i>/* b suffix on instruction illegal */</i></td></tr>
<tr><th id="412">412</th><td>  <dfn class="enum" id="No_bSuf" title='No_bSuf' data-ref="No_bSuf" data-ref-filename="No_bSuf">No_bSuf</dfn>,</td></tr>
<tr><th id="413">413</th><td>  <i>/* w suffix on instruction illegal */</i></td></tr>
<tr><th id="414">414</th><td>  <dfn class="enum" id="No_wSuf" title='No_wSuf' data-ref="No_wSuf" data-ref-filename="No_wSuf">No_wSuf</dfn>,</td></tr>
<tr><th id="415">415</th><td>  <i>/* l suffix on instruction illegal */</i></td></tr>
<tr><th id="416">416</th><td>  <dfn class="enum" id="No_lSuf" title='No_lSuf' data-ref="No_lSuf" data-ref-filename="No_lSuf">No_lSuf</dfn>,</td></tr>
<tr><th id="417">417</th><td>  <i>/* s suffix on instruction illegal */</i></td></tr>
<tr><th id="418">418</th><td>  <dfn class="enum" id="No_sSuf" title='No_sSuf' data-ref="No_sSuf" data-ref-filename="No_sSuf">No_sSuf</dfn>,</td></tr>
<tr><th id="419">419</th><td>  <i>/* q suffix on instruction illegal */</i></td></tr>
<tr><th id="420">420</th><td>  <dfn class="enum" id="No_qSuf" title='No_qSuf' data-ref="No_qSuf" data-ref-filename="No_qSuf">No_qSuf</dfn>,</td></tr>
<tr><th id="421">421</th><td>  <i>/* long double suffix on instruction illegal */</i></td></tr>
<tr><th id="422">422</th><td>  <dfn class="enum" id="No_ldSuf" title='No_ldSuf' data-ref="No_ldSuf" data-ref-filename="No_ldSuf">No_ldSuf</dfn>,</td></tr>
<tr><th id="423">423</th><td>  <i>/* instruction needs FWAIT */</i></td></tr>
<tr><th id="424">424</th><td>  <dfn class="enum" id="FWait" title='FWait' data-ref="FWait" data-ref-filename="FWait">FWait</dfn>,</td></tr>
<tr><th id="425">425</th><td>  <i>/* quick test for string instructions */</i></td></tr>
<tr><th id="426">426</th><td>  <dfn class="enum" id="IsString" title='IsString' data-ref="IsString" data-ref-filename="IsString">IsString</dfn>,</td></tr>
<tr><th id="427">427</th><td>  <i>/* quick test if branch instruction is MPX supported */</i></td></tr>
<tr><th id="428">428</th><td>  <dfn class="enum" id="BNDPrefixOk" title='BNDPrefixOk' data-ref="BNDPrefixOk" data-ref-filename="BNDPrefixOk">BNDPrefixOk</dfn>,</td></tr>
<tr><th id="429">429</th><td>  <i>/* quick test if NOTRACK prefix is supported */</i></td></tr>
<tr><th id="430">430</th><td>  <dfn class="enum" id="NoTrackPrefixOk" title='NoTrackPrefixOk' data-ref="NoTrackPrefixOk" data-ref-filename="NoTrackPrefixOk">NoTrackPrefixOk</dfn>,</td></tr>
<tr><th id="431">431</th><td>  <i>/* quick test for lockable instructions */</i></td></tr>
<tr><th id="432">432</th><td>  <dfn class="enum" id="IsLockable" title='IsLockable' data-ref="IsLockable" data-ref-filename="IsLockable">IsLockable</dfn>,</td></tr>
<tr><th id="433">433</th><td>  <i>/* fake an extra reg operand for clr, imul and special register</i></td></tr>
<tr><th id="434">434</th><td><i>     processing for some instructions.  */</i></td></tr>
<tr><th id="435">435</th><td>  <dfn class="enum" id="RegKludge" title='RegKludge' data-ref="RegKludge" data-ref-filename="RegKludge">RegKludge</dfn>,</td></tr>
<tr><th id="436">436</th><td>  <i>/* An implicit xmm0 as the first operand */</i></td></tr>
<tr><th id="437">437</th><td>  <dfn class="enum" id="Implicit1stXmm0" title='Implicit1stXmm0' data-ref="Implicit1stXmm0" data-ref-filename="Implicit1stXmm0">Implicit1stXmm0</dfn>,</td></tr>
<tr><th id="438">438</th><td>  <i>/* The HLE prefix is OK:</i></td></tr>
<tr><th id="439">439</th><td><i>     1. With a LOCK prefix.</i></td></tr>
<tr><th id="440">440</th><td><i>     2. With or without a LOCK prefix.</i></td></tr>
<tr><th id="441">441</th><td><i>     3. With a RELEASE (0xf3) prefix.</i></td></tr>
<tr><th id="442">442</th><td><i>   */</i></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/HLEPrefixNone" data-ref="_M/HLEPrefixNone">HLEPrefixNone</dfn>		0</u></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/HLEPrefixLock" data-ref="_M/HLEPrefixLock">HLEPrefixLock</dfn>		1</u></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/HLEPrefixAny" data-ref="_M/HLEPrefixAny">HLEPrefixAny</dfn>		2</u></td></tr>
<tr><th id="446">446</th><td><u>#define <dfn class="macro" id="_M/HLEPrefixRelease" data-ref="_M/HLEPrefixRelease">HLEPrefixRelease</dfn>	3</u></td></tr>
<tr><th id="447">447</th><td>  <dfn class="enum" id="HLEPrefixOk" title='HLEPrefixOk' data-ref="HLEPrefixOk" data-ref-filename="HLEPrefixOk">HLEPrefixOk</dfn>,</td></tr>
<tr><th id="448">448</th><td>  <i>/* An instruction on which a "rep" prefix is acceptable.  */</i></td></tr>
<tr><th id="449">449</th><td>  <dfn class="enum" id="RepPrefixOk" title='RepPrefixOk' data-ref="RepPrefixOk" data-ref-filename="RepPrefixOk">RepPrefixOk</dfn>,</td></tr>
<tr><th id="450">450</th><td>  <i>/* Convert to DWORD */</i></td></tr>
<tr><th id="451">451</th><td>  <dfn class="enum" id="ToDword" title='ToDword' data-ref="ToDword" data-ref-filename="ToDword">ToDword</dfn>,</td></tr>
<tr><th id="452">452</th><td>  <i>/* Convert to QWORD */</i></td></tr>
<tr><th id="453">453</th><td>  <dfn class="enum" id="ToQword" title='ToQword' data-ref="ToQword" data-ref-filename="ToQword">ToQword</dfn>,</td></tr>
<tr><th id="454">454</th><td>  <i>/* Address prefix changes register operand */</i></td></tr>
<tr><th id="455">455</th><td>  <dfn class="enum" id="AddrPrefixOpReg" title='AddrPrefixOpReg' data-ref="AddrPrefixOpReg" data-ref-filename="AddrPrefixOpReg">AddrPrefixOpReg</dfn>,</td></tr>
<tr><th id="456">456</th><td>  <i>/* opcode is a prefix */</i></td></tr>
<tr><th id="457">457</th><td>  <dfn class="enum" id="IsPrefix" title='IsPrefix' data-ref="IsPrefix" data-ref-filename="IsPrefix">IsPrefix</dfn>,</td></tr>
<tr><th id="458">458</th><td>  <i>/* instruction has extension in 8 bit imm */</i></td></tr>
<tr><th id="459">459</th><td>  <dfn class="enum" id="ImmExt" title='ImmExt' data-ref="ImmExt" data-ref-filename="ImmExt">ImmExt</dfn>,</td></tr>
<tr><th id="460">460</th><td>  <i>/* instruction don't need Rex64 prefix.  */</i></td></tr>
<tr><th id="461">461</th><td>  <dfn class="enum" id="NoRex64" title='NoRex64' data-ref="NoRex64" data-ref-filename="NoRex64">NoRex64</dfn>,</td></tr>
<tr><th id="462">462</th><td>  <i>/* instruction require Rex64 prefix.  */</i></td></tr>
<tr><th id="463">463</th><td>  <dfn class="enum" id="Rex64" title='Rex64' data-ref="Rex64" data-ref-filename="Rex64">Rex64</dfn>,</td></tr>
<tr><th id="464">464</th><td>  <i>/* deprecated fp insn, gets a warning */</i></td></tr>
<tr><th id="465">465</th><td>  <dfn class="enum" id="Ugh" title='Ugh' data-ref="Ugh" data-ref-filename="Ugh">Ugh</dfn>,</td></tr>
<tr><th id="466">466</th><td>  <i>/* insn has VEX prefix:</i></td></tr>
<tr><th id="467">467</th><td><i>	1: 128bit VEX prefix (or operand dependent).</i></td></tr>
<tr><th id="468">468</th><td><i>	2: 256bit VEX prefix.</i></td></tr>
<tr><th id="469">469</th><td><i>	3: Scalar VEX prefix.</i></td></tr>
<tr><th id="470">470</th><td><i>   */</i></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/VEX128" data-ref="_M/VEX128">VEX128</dfn>		1</u></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/VEX256" data-ref="_M/VEX256">VEX256</dfn>		2</u></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/VEXScalar" data-ref="_M/VEXScalar">VEXScalar</dfn>	3</u></td></tr>
<tr><th id="474">474</th><td>  <dfn class="enum" id="Vex" title='Vex' data-ref="Vex" data-ref-filename="Vex">Vex</dfn>,</td></tr>
<tr><th id="475">475</th><td>  <i>/* How to encode VEX.vvvv:</i></td></tr>
<tr><th id="476">476</th><td><i>     0: VEX.vvvv must be 1111b.</i></td></tr>
<tr><th id="477">477</th><td><i>     1: VEX.NDS.  Register-only source is encoded in VEX.vvvv where</i></td></tr>
<tr><th id="478">478</th><td><i>	the content of source registers will be preserved.</i></td></tr>
<tr><th id="479">479</th><td><i>	VEX.DDS.  The second register operand is encoded in VEX.vvvv</i></td></tr>
<tr><th id="480">480</th><td><i>	where the content of first source register will be overwritten</i></td></tr>
<tr><th id="481">481</th><td><i>	by the result.</i></td></tr>
<tr><th id="482">482</th><td><i>	VEX.NDD2.  The second destination register operand is encoded in</i></td></tr>
<tr><th id="483">483</th><td><i>	VEX.vvvv for instructions with 2 destination register operands.</i></td></tr>
<tr><th id="484">484</th><td><i>	For assembler, there are no difference between VEX.NDS, VEX.DDS</i></td></tr>
<tr><th id="485">485</th><td><i>	and VEX.NDD2.</i></td></tr>
<tr><th id="486">486</th><td><i>     2. VEX.NDD.  Register destination is encoded in VEX.vvvv for</i></td></tr>
<tr><th id="487">487</th><td><i>     instructions with 1 destination register operand.</i></td></tr>
<tr><th id="488">488</th><td><i>     3. VEX.LWP.  Register destination is encoded in VEX.vvvv and one</i></td></tr>
<tr><th id="489">489</th><td><i>	of the operands can access a memory location.</i></td></tr>
<tr><th id="490">490</th><td><i>   */</i></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/VEXXDS" data-ref="_M/VEXXDS">VEXXDS</dfn>	1</u></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/VEXNDD" data-ref="_M/VEXNDD">VEXNDD</dfn>	2</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/VEXLWP" data-ref="_M/VEXLWP">VEXLWP</dfn>	3</u></td></tr>
<tr><th id="494">494</th><td>  <dfn class="enum" id="VexVVVV" title='VexVVVV' data-ref="VexVVVV" data-ref-filename="VexVVVV">VexVVVV</dfn>,</td></tr>
<tr><th id="495">495</th><td>  <i>/* How the VEX.W bit is used:</i></td></tr>
<tr><th id="496">496</th><td><i>     0: Set by the REX.W bit.</i></td></tr>
<tr><th id="497">497</th><td><i>     1: VEX.W0.  Should always be 0.</i></td></tr>
<tr><th id="498">498</th><td><i>     2: VEX.W1.  Should always be 1.</i></td></tr>
<tr><th id="499">499</th><td><i>   */</i></td></tr>
<tr><th id="500">500</th><td><u>#define <dfn class="macro" id="_M/VEXW0" data-ref="_M/VEXW0">VEXW0</dfn>	1</u></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/VEXW1" data-ref="_M/VEXW1">VEXW1</dfn>	2</u></td></tr>
<tr><th id="502">502</th><td>  <dfn class="enum" id="VexW" title='VexW' data-ref="VexW" data-ref-filename="VexW">VexW</dfn>,</td></tr>
<tr><th id="503">503</th><td>  <i>/* VEX opcode prefix:</i></td></tr>
<tr><th id="504">504</th><td><i>     0: VEX 0x0F opcode prefix.</i></td></tr>
<tr><th id="505">505</th><td><i>     1: VEX 0x0F38 opcode prefix.</i></td></tr>
<tr><th id="506">506</th><td><i>     2: VEX 0x0F3A opcode prefix</i></td></tr>
<tr><th id="507">507</th><td><i>     3: XOP 0x08 opcode prefix.</i></td></tr>
<tr><th id="508">508</th><td><i>     4: XOP 0x09 opcode prefix</i></td></tr>
<tr><th id="509">509</th><td><i>     5: XOP 0x0A opcode prefix.</i></td></tr>
<tr><th id="510">510</th><td><i>   */</i></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/VEX0F" data-ref="_M/VEX0F">VEX0F</dfn>		0</u></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/VEX0F38" data-ref="_M/VEX0F38">VEX0F38</dfn>		1</u></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/VEX0F3A" data-ref="_M/VEX0F3A">VEX0F3A</dfn>		2</u></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/XOP08" data-ref="_M/XOP08">XOP08</dfn>		3</u></td></tr>
<tr><th id="515">515</th><td><u>#define <dfn class="macro" id="_M/XOP09" data-ref="_M/XOP09">XOP09</dfn>		4</u></td></tr>
<tr><th id="516">516</th><td><u>#define <dfn class="macro" id="_M/XOP0A" data-ref="_M/XOP0A">XOP0A</dfn>		5</u></td></tr>
<tr><th id="517">517</th><td>  <dfn class="enum" id="VexOpcode" title='VexOpcode' data-ref="VexOpcode" data-ref-filename="VexOpcode">VexOpcode</dfn>,</td></tr>
<tr><th id="518">518</th><td>  <i>/* number of VEX source operands:</i></td></tr>
<tr><th id="519">519</th><td><i>     0: &lt;= 2 source operands.</i></td></tr>
<tr><th id="520">520</th><td><i>     1: 2 XOP source operands.</i></td></tr>
<tr><th id="521">521</th><td><i>     2: 3 source operands.</i></td></tr>
<tr><th id="522">522</th><td><i>   */</i></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/XOP2SOURCES" data-ref="_M/XOP2SOURCES">XOP2SOURCES</dfn>	1</u></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/VEX3SOURCES" data-ref="_M/VEX3SOURCES">VEX3SOURCES</dfn>	2</u></td></tr>
<tr><th id="525">525</th><td>  <dfn class="enum" id="VexSources" title='VexSources' data-ref="VexSources" data-ref-filename="VexSources">VexSources</dfn>,</td></tr>
<tr><th id="526">526</th><td>  <i>/* Instruction with vector SIB byte:</i></td></tr>
<tr><th id="527">527</th><td><i>	1: 128bit vector register.</i></td></tr>
<tr><th id="528">528</th><td><i>	2: 256bit vector register.</i></td></tr>
<tr><th id="529">529</th><td><i>	3: 512bit vector register.</i></td></tr>
<tr><th id="530">530</th><td><i>   */</i></td></tr>
<tr><th id="531">531</th><td><u>#define <dfn class="macro" id="_M/VecSIB128" data-ref="_M/VecSIB128">VecSIB128</dfn>	1</u></td></tr>
<tr><th id="532">532</th><td><u>#define <dfn class="macro" id="_M/VecSIB256" data-ref="_M/VecSIB256">VecSIB256</dfn>	2</u></td></tr>
<tr><th id="533">533</th><td><u>#define <dfn class="macro" id="_M/VecSIB512" data-ref="_M/VecSIB512">VecSIB512</dfn>	3</u></td></tr>
<tr><th id="534">534</th><td>  <dfn class="enum" id="VecSIB" title='VecSIB' data-ref="VecSIB" data-ref-filename="VecSIB">VecSIB</dfn>,</td></tr>
<tr><th id="535">535</th><td>  <i>/* SSE to AVX support required */</i></td></tr>
<tr><th id="536">536</th><td>  <dfn class="enum" id="SSE2AVX" title='SSE2AVX' data-ref="SSE2AVX" data-ref-filename="SSE2AVX">SSE2AVX</dfn>,</td></tr>
<tr><th id="537">537</th><td>  <i>/* No AVX equivalent */</i></td></tr>
<tr><th id="538">538</th><td>  <dfn class="enum" id="NoAVX" title='NoAVX' data-ref="NoAVX" data-ref-filename="NoAVX">NoAVX</dfn>,</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td>  <i>/* insn has EVEX prefix:</i></td></tr>
<tr><th id="541">541</th><td><i>	1: 512bit EVEX prefix.</i></td></tr>
<tr><th id="542">542</th><td><i>	2: 128bit EVEX prefix.</i></td></tr>
<tr><th id="543">543</th><td><i>	3: 256bit EVEX prefix.</i></td></tr>
<tr><th id="544">544</th><td><i>	4: Length-ignored (LIG) EVEX prefix.</i></td></tr>
<tr><th id="545">545</th><td><i>	5: Length determined from actual operands.</i></td></tr>
<tr><th id="546">546</th><td><i>   */</i></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/EVEX512" data-ref="_M/EVEX512">EVEX512</dfn>                1</u></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/EVEX128" data-ref="_M/EVEX128">EVEX128</dfn>                2</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/EVEX256" data-ref="_M/EVEX256">EVEX256</dfn>                3</u></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/EVEXLIG" data-ref="_M/EVEXLIG">EVEXLIG</dfn>                4</u></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/EVEXDYN" data-ref="_M/EVEXDYN">EVEXDYN</dfn>                5</u></td></tr>
<tr><th id="552">552</th><td>  <dfn class="enum" id="EVex" title='EVex' data-ref="EVex" data-ref-filename="EVex">EVex</dfn>,</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td>  <i>/* AVX512 masking support:</i></td></tr>
<tr><th id="555">555</th><td><i>	1: Zeroing-masking.</i></td></tr>
<tr><th id="556">556</th><td><i>	2: Merging-masking.</i></td></tr>
<tr><th id="557">557</th><td><i>	3: Both zeroing and merging masking.</i></td></tr>
<tr><th id="558">558</th><td><i>   */</i></td></tr>
<tr><th id="559">559</th><td><u>#define <dfn class="macro" id="_M/ZEROING_MASKING" data-ref="_M/ZEROING_MASKING">ZEROING_MASKING</dfn> 1</u></td></tr>
<tr><th id="560">560</th><td><u>#define <dfn class="macro" id="_M/MERGING_MASKING" data-ref="_M/MERGING_MASKING">MERGING_MASKING</dfn> 2</u></td></tr>
<tr><th id="561">561</th><td><u>#define <dfn class="macro" id="_M/BOTH_MASKING" data-ref="_M/BOTH_MASKING">BOTH_MASKING</dfn>    3</u></td></tr>
<tr><th id="562">562</th><td>  <dfn class="enum" id="Masking" title='Masking' data-ref="Masking" data-ref-filename="Masking">Masking</dfn>,</td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td>  <dfn class="enum" id="Broadcast" title='Broadcast' data-ref="Broadcast" data-ref-filename="Broadcast">Broadcast</dfn>,</td></tr>
<tr><th id="565">565</th><td></td></tr>
<tr><th id="566">566</th><td>  <i>/* Static rounding control is supported.  */</i></td></tr>
<tr><th id="567">567</th><td>  <dfn class="enum" id="StaticRounding" title='StaticRounding' data-ref="StaticRounding" data-ref-filename="StaticRounding">StaticRounding</dfn>,</td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td>  <i>/* Supress All Exceptions is supported.  */</i></td></tr>
<tr><th id="570">570</th><td>  <dfn class="enum" id="SAE" title='SAE' data-ref="SAE" data-ref-filename="SAE">SAE</dfn>,</td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td>  <i>/* Copressed Disp8*N attribute.  */</i></td></tr>
<tr><th id="573">573</th><td>  <dfn class="enum" id="Disp8MemShift" title='Disp8MemShift' data-ref="Disp8MemShift" data-ref-filename="Disp8MemShift">Disp8MemShift</dfn>,</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td>  <i>/* Default mask isn't allowed.  */</i></td></tr>
<tr><th id="576">576</th><td>  <dfn class="enum" id="NoDefMask" title='NoDefMask' data-ref="NoDefMask" data-ref-filename="NoDefMask">NoDefMask</dfn>,</td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td>  <i>/* The second operand must be a vector register, {x,y,z}mmN, where N is a multiple of 4.</i></td></tr>
<tr><th id="579">579</th><td><i>     It implicitly denotes the register group of {x,y,z}mmN - {x,y,z}mm(N + 3).</i></td></tr>
<tr><th id="580">580</th><td><i>   */</i></td></tr>
<tr><th id="581">581</th><td>  <dfn class="enum" id="ImplicitQuadGroup" title='ImplicitQuadGroup' data-ref="ImplicitQuadGroup" data-ref-filename="ImplicitQuadGroup">ImplicitQuadGroup</dfn>,</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td>  <i>/* Support encoding optimization.  */</i></td></tr>
<tr><th id="584">584</th><td>  <dfn class="enum" id="Optimize" title='Optimize' data-ref="Optimize" data-ref-filename="Optimize">Optimize</dfn>,</td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td>  <i>/* AT&amp;T mnemonic.  */</i></td></tr>
<tr><th id="587">587</th><td>  <dfn class="enum" id="ATTMnemonic" title='ATTMnemonic' data-ref="ATTMnemonic" data-ref-filename="ATTMnemonic">ATTMnemonic</dfn>,</td></tr>
<tr><th id="588">588</th><td>  <i>/* AT&amp;T syntax.  */</i></td></tr>
<tr><th id="589">589</th><td>  <dfn class="enum" id="ATTSyntax" title='ATTSyntax' data-ref="ATTSyntax" data-ref-filename="ATTSyntax">ATTSyntax</dfn>,</td></tr>
<tr><th id="590">590</th><td>  <i>/* Intel syntax.  */</i></td></tr>
<tr><th id="591">591</th><td>  <dfn class="enum" id="IntelSyntax" title='IntelSyntax' data-ref="IntelSyntax" data-ref-filename="IntelSyntax">IntelSyntax</dfn>,</td></tr>
<tr><th id="592">592</th><td>  <i>/* AMD64.  */</i></td></tr>
<tr><th id="593">593</th><td>  <dfn class="enum" id="AMD64" title='AMD64' data-ref="AMD64" data-ref-filename="AMD64">AMD64</dfn>,</td></tr>
<tr><th id="594">594</th><td>  <i>/* Intel64.  */</i></td></tr>
<tr><th id="595">595</th><td>  <dfn class="enum" id="Intel64" title='Intel64' data-ref="Intel64" data-ref-filename="Intel64">Intel64</dfn>,</td></tr>
<tr><th id="596">596</th><td>  <i>/* The last bitfield in i386_opcode_modifier.  */</i></td></tr>
<tr><th id="597">597</th><td>  <dfn class="enum" id="Opcode_Modifier_Max" title='Opcode_Modifier_Max' data-ref="Opcode_Modifier_Max" data-ref-filename="Opcode_Modifier_Max">Opcode_Modifier_Max</dfn></td></tr>
<tr><th id="598">598</th><td>};</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="i386_opcode_modifier" title='i386_opcode_modifier' data-ref="i386_opcode_modifier" data-ref-filename="i386_opcode_modifier"><a class="type" href="#i386_opcode_modifier" title='i386_opcode_modifier' data-ref="i386_opcode_modifier" data-ref-filename="i386_opcode_modifier">i386_opcode_modifier</a></dfn></td></tr>
<tr><th id="601">601</th><td>{</td></tr>
<tr><th id="602">602</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::d" title='i386_opcode_modifier::d' data-ref="i386_opcode_modifier::d" data-ref-filename="i386_opcode_modifier..d">d</dfn>:<var>1</var>;</td></tr>
<tr><th id="603">603</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::w" title='i386_opcode_modifier::w' data-ref="i386_opcode_modifier::w" data-ref-filename="i386_opcode_modifier..w">w</dfn>:<var>1</var>;</td></tr>
<tr><th id="604">604</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::load" title='i386_opcode_modifier::load' data-ref="i386_opcode_modifier::load" data-ref-filename="i386_opcode_modifier..load">load</dfn>:<var>1</var>;</td></tr>
<tr><th id="605">605</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::modrm" title='i386_opcode_modifier::modrm' data-ref="i386_opcode_modifier::modrm" data-ref-filename="i386_opcode_modifier..modrm">modrm</dfn>:<var>1</var>;</td></tr>
<tr><th id="606">606</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::shortform" title='i386_opcode_modifier::shortform' data-ref="i386_opcode_modifier::shortform" data-ref-filename="i386_opcode_modifier..shortform">shortform</dfn>:<var>1</var>;</td></tr>
<tr><th id="607">607</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::jump" title='i386_opcode_modifier::jump' data-ref="i386_opcode_modifier::jump" data-ref-filename="i386_opcode_modifier..jump">jump</dfn>:<var>1</var>;</td></tr>
<tr><th id="608">608</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::jumpdword" title='i386_opcode_modifier::jumpdword' data-ref="i386_opcode_modifier::jumpdword" data-ref-filename="i386_opcode_modifier..jumpdword">jumpdword</dfn>:<var>1</var>;</td></tr>
<tr><th id="609">609</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::jumpbyte" title='i386_opcode_modifier::jumpbyte' data-ref="i386_opcode_modifier::jumpbyte" data-ref-filename="i386_opcode_modifier..jumpbyte">jumpbyte</dfn>:<var>1</var>;</td></tr>
<tr><th id="610">610</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::jumpintersegment" title='i386_opcode_modifier::jumpintersegment' data-ref="i386_opcode_modifier::jumpintersegment" data-ref-filename="i386_opcode_modifier..jumpintersegment">jumpintersegment</dfn>:<var>1</var>;</td></tr>
<tr><th id="611">611</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::floatmf" title='i386_opcode_modifier::floatmf' data-ref="i386_opcode_modifier::floatmf" data-ref-filename="i386_opcode_modifier..floatmf">floatmf</dfn>:<var>1</var>;</td></tr>
<tr><th id="612">612</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::floatr" title='i386_opcode_modifier::floatr' data-ref="i386_opcode_modifier::floatr" data-ref-filename="i386_opcode_modifier..floatr">floatr</dfn>:<var>1</var>;</td></tr>
<tr><th id="613">613</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::size16" title='i386_opcode_modifier::size16' data-ref="i386_opcode_modifier::size16" data-ref-filename="i386_opcode_modifier..size16">size16</dfn>:<var>1</var>;</td></tr>
<tr><th id="614">614</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::size32" title='i386_opcode_modifier::size32' data-ref="i386_opcode_modifier::size32" data-ref-filename="i386_opcode_modifier..size32">size32</dfn>:<var>1</var>;</td></tr>
<tr><th id="615">615</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::size64" title='i386_opcode_modifier::size64' data-ref="i386_opcode_modifier::size64" data-ref-filename="i386_opcode_modifier..size64">size64</dfn>:<var>1</var>;</td></tr>
<tr><th id="616">616</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::checkregsize" title='i386_opcode_modifier::checkregsize' data-ref="i386_opcode_modifier::checkregsize" data-ref-filename="i386_opcode_modifier..checkregsize">checkregsize</dfn>:<var>1</var>;</td></tr>
<tr><th id="617">617</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::ignoresize" title='i386_opcode_modifier::ignoresize' data-ref="i386_opcode_modifier::ignoresize" data-ref-filename="i386_opcode_modifier..ignoresize">ignoresize</dfn>:<var>1</var>;</td></tr>
<tr><th id="618">618</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::defaultsize" title='i386_opcode_modifier::defaultsize' data-ref="i386_opcode_modifier::defaultsize" data-ref-filename="i386_opcode_modifier..defaultsize">defaultsize</dfn>:<var>1</var>;</td></tr>
<tr><th id="619">619</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::no_bsuf" title='i386_opcode_modifier::no_bsuf' data-ref="i386_opcode_modifier::no_bsuf" data-ref-filename="i386_opcode_modifier..no_bsuf">no_bsuf</dfn>:<var>1</var>;</td></tr>
<tr><th id="620">620</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::no_wsuf" title='i386_opcode_modifier::no_wsuf' data-ref="i386_opcode_modifier::no_wsuf" data-ref-filename="i386_opcode_modifier..no_wsuf">no_wsuf</dfn>:<var>1</var>;</td></tr>
<tr><th id="621">621</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::no_lsuf" title='i386_opcode_modifier::no_lsuf' data-ref="i386_opcode_modifier::no_lsuf" data-ref-filename="i386_opcode_modifier..no_lsuf">no_lsuf</dfn>:<var>1</var>;</td></tr>
<tr><th id="622">622</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::no_ssuf" title='i386_opcode_modifier::no_ssuf' data-ref="i386_opcode_modifier::no_ssuf" data-ref-filename="i386_opcode_modifier..no_ssuf">no_ssuf</dfn>:<var>1</var>;</td></tr>
<tr><th id="623">623</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::no_qsuf" title='i386_opcode_modifier::no_qsuf' data-ref="i386_opcode_modifier::no_qsuf" data-ref-filename="i386_opcode_modifier..no_qsuf">no_qsuf</dfn>:<var>1</var>;</td></tr>
<tr><th id="624">624</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::no_ldsuf" title='i386_opcode_modifier::no_ldsuf' data-ref="i386_opcode_modifier::no_ldsuf" data-ref-filename="i386_opcode_modifier..no_ldsuf">no_ldsuf</dfn>:<var>1</var>;</td></tr>
<tr><th id="625">625</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::fwait" title='i386_opcode_modifier::fwait' data-ref="i386_opcode_modifier::fwait" data-ref-filename="i386_opcode_modifier..fwait">fwait</dfn>:<var>1</var>;</td></tr>
<tr><th id="626">626</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::isstring" title='i386_opcode_modifier::isstring' data-ref="i386_opcode_modifier::isstring" data-ref-filename="i386_opcode_modifier..isstring">isstring</dfn>:<var>1</var>;</td></tr>
<tr><th id="627">627</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::bndprefixok" title='i386_opcode_modifier::bndprefixok' data-ref="i386_opcode_modifier::bndprefixok" data-ref-filename="i386_opcode_modifier..bndprefixok">bndprefixok</dfn>:<var>1</var>;</td></tr>
<tr><th id="628">628</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::notrackprefixok" title='i386_opcode_modifier::notrackprefixok' data-ref="i386_opcode_modifier::notrackprefixok" data-ref-filename="i386_opcode_modifier..notrackprefixok">notrackprefixok</dfn>:<var>1</var>;</td></tr>
<tr><th id="629">629</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::islockable" title='i386_opcode_modifier::islockable' data-ref="i386_opcode_modifier::islockable" data-ref-filename="i386_opcode_modifier..islockable">islockable</dfn>:<var>1</var>;</td></tr>
<tr><th id="630">630</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::regkludge" title='i386_opcode_modifier::regkludge' data-ref="i386_opcode_modifier::regkludge" data-ref-filename="i386_opcode_modifier..regkludge">regkludge</dfn>:<var>1</var>;</td></tr>
<tr><th id="631">631</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::implicit1stxmm0" title='i386_opcode_modifier::implicit1stxmm0' data-ref="i386_opcode_modifier::implicit1stxmm0" data-ref-filename="i386_opcode_modifier..implicit1stxmm0">implicit1stxmm0</dfn>:<var>1</var>;</td></tr>
<tr><th id="632">632</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::hleprefixok" title='i386_opcode_modifier::hleprefixok' data-ref="i386_opcode_modifier::hleprefixok" data-ref-filename="i386_opcode_modifier..hleprefixok">hleprefixok</dfn>:<var>2</var>;</td></tr>
<tr><th id="633">633</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::repprefixok" title='i386_opcode_modifier::repprefixok' data-ref="i386_opcode_modifier::repprefixok" data-ref-filename="i386_opcode_modifier..repprefixok">repprefixok</dfn>:<var>1</var>;</td></tr>
<tr><th id="634">634</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::todword" title='i386_opcode_modifier::todword' data-ref="i386_opcode_modifier::todword" data-ref-filename="i386_opcode_modifier..todword">todword</dfn>:<var>1</var>;</td></tr>
<tr><th id="635">635</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::toqword" title='i386_opcode_modifier::toqword' data-ref="i386_opcode_modifier::toqword" data-ref-filename="i386_opcode_modifier..toqword">toqword</dfn>:<var>1</var>;</td></tr>
<tr><th id="636">636</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::addrprefixopreg" title='i386_opcode_modifier::addrprefixopreg' data-ref="i386_opcode_modifier::addrprefixopreg" data-ref-filename="i386_opcode_modifier..addrprefixopreg">addrprefixopreg</dfn>:<var>1</var>;</td></tr>
<tr><th id="637">637</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::isprefix" title='i386_opcode_modifier::isprefix' data-ref="i386_opcode_modifier::isprefix" data-ref-filename="i386_opcode_modifier..isprefix">isprefix</dfn>:<var>1</var>;</td></tr>
<tr><th id="638">638</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::immext" title='i386_opcode_modifier::immext' data-ref="i386_opcode_modifier::immext" data-ref-filename="i386_opcode_modifier..immext">immext</dfn>:<var>1</var>;</td></tr>
<tr><th id="639">639</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::norex64" title='i386_opcode_modifier::norex64' data-ref="i386_opcode_modifier::norex64" data-ref-filename="i386_opcode_modifier..norex64">norex64</dfn>:<var>1</var>;</td></tr>
<tr><th id="640">640</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::rex64" title='i386_opcode_modifier::rex64' data-ref="i386_opcode_modifier::rex64" data-ref-filename="i386_opcode_modifier..rex64">rex64</dfn>:<var>1</var>;</td></tr>
<tr><th id="641">641</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::ugh" title='i386_opcode_modifier::ugh' data-ref="i386_opcode_modifier::ugh" data-ref-filename="i386_opcode_modifier..ugh">ugh</dfn>:<var>1</var>;</td></tr>
<tr><th id="642">642</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::vex" title='i386_opcode_modifier::vex' data-ref="i386_opcode_modifier::vex" data-ref-filename="i386_opcode_modifier..vex">vex</dfn>:<var>2</var>;</td></tr>
<tr><th id="643">643</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::vexvvvv" title='i386_opcode_modifier::vexvvvv' data-ref="i386_opcode_modifier::vexvvvv" data-ref-filename="i386_opcode_modifier..vexvvvv">vexvvvv</dfn>:<var>2</var>;</td></tr>
<tr><th id="644">644</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::vexw" title='i386_opcode_modifier::vexw' data-ref="i386_opcode_modifier::vexw" data-ref-filename="i386_opcode_modifier..vexw">vexw</dfn>:<var>2</var>;</td></tr>
<tr><th id="645">645</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::vexopcode" title='i386_opcode_modifier::vexopcode' data-ref="i386_opcode_modifier::vexopcode" data-ref-filename="i386_opcode_modifier..vexopcode">vexopcode</dfn>:<var>3</var>;</td></tr>
<tr><th id="646">646</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::vexsources" title='i386_opcode_modifier::vexsources' data-ref="i386_opcode_modifier::vexsources" data-ref-filename="i386_opcode_modifier..vexsources">vexsources</dfn>:<var>2</var>;</td></tr>
<tr><th id="647">647</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::vecsib" title='i386_opcode_modifier::vecsib' data-ref="i386_opcode_modifier::vecsib" data-ref-filename="i386_opcode_modifier..vecsib">vecsib</dfn>:<var>2</var>;</td></tr>
<tr><th id="648">648</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::sse2avx" title='i386_opcode_modifier::sse2avx' data-ref="i386_opcode_modifier::sse2avx" data-ref-filename="i386_opcode_modifier..sse2avx">sse2avx</dfn>:<var>1</var>;</td></tr>
<tr><th id="649">649</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::noavx" title='i386_opcode_modifier::noavx' data-ref="i386_opcode_modifier::noavx" data-ref-filename="i386_opcode_modifier..noavx">noavx</dfn>:<var>1</var>;</td></tr>
<tr><th id="650">650</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::evex" title='i386_opcode_modifier::evex' data-ref="i386_opcode_modifier::evex" data-ref-filename="i386_opcode_modifier..evex">evex</dfn>:<var>3</var>;</td></tr>
<tr><th id="651">651</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::masking" title='i386_opcode_modifier::masking' data-ref="i386_opcode_modifier::masking" data-ref-filename="i386_opcode_modifier..masking">masking</dfn>:<var>2</var>;</td></tr>
<tr><th id="652">652</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::broadcast" title='i386_opcode_modifier::broadcast' data-ref="i386_opcode_modifier::broadcast" data-ref-filename="i386_opcode_modifier..broadcast">broadcast</dfn>:<var>1</var>;</td></tr>
<tr><th id="653">653</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::staticrounding" title='i386_opcode_modifier::staticrounding' data-ref="i386_opcode_modifier::staticrounding" data-ref-filename="i386_opcode_modifier..staticrounding">staticrounding</dfn>:<var>1</var>;</td></tr>
<tr><th id="654">654</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::sae" title='i386_opcode_modifier::sae' data-ref="i386_opcode_modifier::sae" data-ref-filename="i386_opcode_modifier..sae">sae</dfn>:<var>1</var>;</td></tr>
<tr><th id="655">655</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::disp8memshift" title='i386_opcode_modifier::disp8memshift' data-ref="i386_opcode_modifier::disp8memshift" data-ref-filename="i386_opcode_modifier..disp8memshift">disp8memshift</dfn>:<var>3</var>;</td></tr>
<tr><th id="656">656</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::nodefmask" title='i386_opcode_modifier::nodefmask' data-ref="i386_opcode_modifier::nodefmask" data-ref-filename="i386_opcode_modifier..nodefmask">nodefmask</dfn>:<var>1</var>;</td></tr>
<tr><th id="657">657</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::implicitquadgroup" title='i386_opcode_modifier::implicitquadgroup' data-ref="i386_opcode_modifier::implicitquadgroup" data-ref-filename="i386_opcode_modifier..implicitquadgroup">implicitquadgroup</dfn>:<var>1</var>;</td></tr>
<tr><th id="658">658</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::optimize" title='i386_opcode_modifier::optimize' data-ref="i386_opcode_modifier::optimize" data-ref-filename="i386_opcode_modifier..optimize">optimize</dfn>:<var>1</var>;</td></tr>
<tr><th id="659">659</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::attmnemonic" title='i386_opcode_modifier::attmnemonic' data-ref="i386_opcode_modifier::attmnemonic" data-ref-filename="i386_opcode_modifier..attmnemonic">attmnemonic</dfn>:<var>1</var>;</td></tr>
<tr><th id="660">660</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::attsyntax" title='i386_opcode_modifier::attsyntax' data-ref="i386_opcode_modifier::attsyntax" data-ref-filename="i386_opcode_modifier..attsyntax">attsyntax</dfn>:<var>1</var>;</td></tr>
<tr><th id="661">661</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::intelsyntax" title='i386_opcode_modifier::intelsyntax' data-ref="i386_opcode_modifier::intelsyntax" data-ref-filename="i386_opcode_modifier..intelsyntax">intelsyntax</dfn>:<var>1</var>;</td></tr>
<tr><th id="662">662</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::amd64" title='i386_opcode_modifier::amd64' data-ref="i386_opcode_modifier::amd64" data-ref-filename="i386_opcode_modifier..amd64">amd64</dfn>:<var>1</var>;</td></tr>
<tr><th id="663">663</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_opcode_modifier::intel64" title='i386_opcode_modifier::intel64' data-ref="i386_opcode_modifier::intel64" data-ref-filename="i386_opcode_modifier..intel64">intel64</dfn>:<var>1</var>;</td></tr>
<tr><th id="664">664</th><td>} <dfn class="typedef" id="i386_opcode_modifier" title='i386_opcode_modifier' data-type='struct i386_opcode_modifier' data-ref="i386_opcode_modifier" data-ref-filename="i386_opcode_modifier">i386_opcode_modifier</dfn>;</td></tr>
<tr><th id="665">665</th><td></td></tr>
<tr><th id="666">666</th><td><i>/* Position of operand_type bits.  */</i></td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td><b>enum</b></td></tr>
<tr><th id="669">669</th><td>{</td></tr>
<tr><th id="670">670</th><td>  <i>/* Register (qualified by Byte, Word, etc) */</i></td></tr>
<tr><th id="671">671</th><td>  <dfn class="enum" id="Reg" title='Reg' data-ref="Reg" data-ref-filename="Reg">Reg</dfn> = <var>0</var>,</td></tr>
<tr><th id="672">672</th><td>  <i>/* MMX register */</i></td></tr>
<tr><th id="673">673</th><td>  <dfn class="enum" id="RegMMX" title='RegMMX' data-ref="RegMMX" data-ref-filename="RegMMX">RegMMX</dfn>,</td></tr>
<tr><th id="674">674</th><td>  <i>/* Vector registers */</i></td></tr>
<tr><th id="675">675</th><td>  <dfn class="enum" id="RegSIMD" title='RegSIMD' data-ref="RegSIMD" data-ref-filename="RegSIMD">RegSIMD</dfn>,</td></tr>
<tr><th id="676">676</th><td>  <i>/* Vector Mask registers */</i></td></tr>
<tr><th id="677">677</th><td>  <dfn class="enum" id="RegMask" title='RegMask' data-ref="RegMask" data-ref-filename="RegMask">RegMask</dfn>,</td></tr>
<tr><th id="678">678</th><td>  <i>/* Control register */</i></td></tr>
<tr><th id="679">679</th><td>  <dfn class="enum" id="Control" title='Control' data-ref="Control" data-ref-filename="Control">Control</dfn>,</td></tr>
<tr><th id="680">680</th><td>  <i>/* Debug register */</i></td></tr>
<tr><th id="681">681</th><td>  <dfn class="enum" id="Debug" title='Debug' data-ref="Debug" data-ref-filename="Debug">Debug</dfn>,</td></tr>
<tr><th id="682">682</th><td>  <i>/* Test register */</i></td></tr>
<tr><th id="683">683</th><td>  <dfn class="enum" id="Test" title='Test' data-ref="Test" data-ref-filename="Test">Test</dfn>,</td></tr>
<tr><th id="684">684</th><td>  <i>/* 2 bit segment register */</i></td></tr>
<tr><th id="685">685</th><td>  <dfn class="enum" id="SReg2" title='SReg2' data-ref="SReg2" data-ref-filename="SReg2">SReg2</dfn>,</td></tr>
<tr><th id="686">686</th><td>  <i>/* 3 bit segment register */</i></td></tr>
<tr><th id="687">687</th><td>  <dfn class="enum" id="SReg3" title='SReg3' data-ref="SReg3" data-ref-filename="SReg3">SReg3</dfn>,</td></tr>
<tr><th id="688">688</th><td>  <i>/* 1 bit immediate */</i></td></tr>
<tr><th id="689">689</th><td>  <dfn class="enum" id="Imm1" title='Imm1' data-ref="Imm1" data-ref-filename="Imm1">Imm1</dfn>,</td></tr>
<tr><th id="690">690</th><td>  <i>/* 8 bit immediate */</i></td></tr>
<tr><th id="691">691</th><td>  <dfn class="enum" id="Imm8" title='Imm8' data-ref="Imm8" data-ref-filename="Imm8">Imm8</dfn>,</td></tr>
<tr><th id="692">692</th><td>  <i>/* 8 bit immediate sign extended */</i></td></tr>
<tr><th id="693">693</th><td>  <dfn class="enum" id="Imm8S" title='Imm8S' data-ref="Imm8S" data-ref-filename="Imm8S">Imm8S</dfn>,</td></tr>
<tr><th id="694">694</th><td>  <i>/* 16 bit immediate */</i></td></tr>
<tr><th id="695">695</th><td>  <dfn class="enum" id="Imm16" title='Imm16' data-ref="Imm16" data-ref-filename="Imm16">Imm16</dfn>,</td></tr>
<tr><th id="696">696</th><td>  <i>/* 32 bit immediate */</i></td></tr>
<tr><th id="697">697</th><td>  <dfn class="enum" id="Imm32" title='Imm32' data-ref="Imm32" data-ref-filename="Imm32">Imm32</dfn>,</td></tr>
<tr><th id="698">698</th><td>  <i>/* 32 bit immediate sign extended */</i></td></tr>
<tr><th id="699">699</th><td>  <dfn class="enum" id="Imm32S" title='Imm32S' data-ref="Imm32S" data-ref-filename="Imm32S">Imm32S</dfn>,</td></tr>
<tr><th id="700">700</th><td>  <i>/* 64 bit immediate */</i></td></tr>
<tr><th id="701">701</th><td>  <dfn class="enum" id="Imm64" title='Imm64' data-ref="Imm64" data-ref-filename="Imm64">Imm64</dfn>,</td></tr>
<tr><th id="702">702</th><td>  <i>/* 8bit/16bit/32bit displacements are used in different ways,</i></td></tr>
<tr><th id="703">703</th><td><i>     depending on the instruction.  For jumps, they specify the</i></td></tr>
<tr><th id="704">704</th><td><i>     size of the PC relative displacement, for instructions with</i></td></tr>
<tr><th id="705">705</th><td><i>     memory operand, they specify the size of the offset relative</i></td></tr>
<tr><th id="706">706</th><td><i>     to the base register, and for instructions with memory offset</i></td></tr>
<tr><th id="707">707</th><td><i>     such as `mov 1234,%al' they specify the size of the offset</i></td></tr>
<tr><th id="708">708</th><td><i>     relative to the segment base.  */</i></td></tr>
<tr><th id="709">709</th><td>  <i>/* 8 bit displacement */</i></td></tr>
<tr><th id="710">710</th><td>  <dfn class="enum" id="Disp8" title='Disp8' data-ref="Disp8" data-ref-filename="Disp8">Disp8</dfn>,</td></tr>
<tr><th id="711">711</th><td>  <i>/* 16 bit displacement */</i></td></tr>
<tr><th id="712">712</th><td>  <dfn class="enum" id="Disp16" title='Disp16' data-ref="Disp16" data-ref-filename="Disp16">Disp16</dfn>,</td></tr>
<tr><th id="713">713</th><td>  <i>/* 32 bit displacement */</i></td></tr>
<tr><th id="714">714</th><td>  <dfn class="enum" id="Disp32" title='Disp32' data-ref="Disp32" data-ref-filename="Disp32">Disp32</dfn>,</td></tr>
<tr><th id="715">715</th><td>  <i>/* 32 bit signed displacement */</i></td></tr>
<tr><th id="716">716</th><td>  <dfn class="enum" id="Disp32S" title='Disp32S' data-ref="Disp32S" data-ref-filename="Disp32S">Disp32S</dfn>,</td></tr>
<tr><th id="717">717</th><td>  <i>/* 64 bit displacement */</i></td></tr>
<tr><th id="718">718</th><td>  <dfn class="enum" id="Disp64" title='Disp64' data-ref="Disp64" data-ref-filename="Disp64">Disp64</dfn>,</td></tr>
<tr><th id="719">719</th><td>  <i>/* Accumulator %al/%ax/%eax/%rax/%st(0)/%xmm0 */</i></td></tr>
<tr><th id="720">720</th><td>  <dfn class="enum" id="Acc" title='Acc' data-ref="Acc" data-ref-filename="Acc">Acc</dfn>,</td></tr>
<tr><th id="721">721</th><td>  <i>/* Register which can be used for base or index in memory operand.  */</i></td></tr>
<tr><th id="722">722</th><td>  <dfn class="enum" id="BaseIndex" title='BaseIndex' data-ref="BaseIndex" data-ref-filename="BaseIndex">BaseIndex</dfn>,</td></tr>
<tr><th id="723">723</th><td>  <i>/* Register to hold in/out port addr = dx */</i></td></tr>
<tr><th id="724">724</th><td>  <dfn class="enum" id="InOutPortReg" title='InOutPortReg' data-ref="InOutPortReg" data-ref-filename="InOutPortReg">InOutPortReg</dfn>,</td></tr>
<tr><th id="725">725</th><td>  <i>/* Register to hold shift count = cl */</i></td></tr>
<tr><th id="726">726</th><td>  <dfn class="enum" id="ShiftCount" title='ShiftCount' data-ref="ShiftCount" data-ref-filename="ShiftCount">ShiftCount</dfn>,</td></tr>
<tr><th id="727">727</th><td>  <i>/* Absolute address for jump.  */</i></td></tr>
<tr><th id="728">728</th><td>  <dfn class="enum" id="JumpAbsolute" title='JumpAbsolute' data-ref="JumpAbsolute" data-ref-filename="JumpAbsolute">JumpAbsolute</dfn>,</td></tr>
<tr><th id="729">729</th><td>  <i>/* String insn operand with fixed es segment */</i></td></tr>
<tr><th id="730">730</th><td>  <dfn class="enum" id="EsSeg" title='EsSeg' data-ref="EsSeg" data-ref-filename="EsSeg">EsSeg</dfn>,</td></tr>
<tr><th id="731">731</th><td>  <i>/* RegMem is for instructions with a modrm byte where the register</i></td></tr>
<tr><th id="732">732</th><td><i>     destination operand should be encoded in the mod and regmem fields.</i></td></tr>
<tr><th id="733">733</th><td><i>     Normally, it will be encoded in the reg field. We add a RegMem</i></td></tr>
<tr><th id="734">734</th><td><i>     flag to the destination register operand to indicate that it should</i></td></tr>
<tr><th id="735">735</th><td><i>     be encoded in the regmem field.  */</i></td></tr>
<tr><th id="736">736</th><td>  <dfn class="enum" id="RegMem" title='RegMem' data-ref="RegMem" data-ref-filename="RegMem">RegMem</dfn>,</td></tr>
<tr><th id="737">737</th><td>  <i>/* Memory.  */</i></td></tr>
<tr><th id="738">738</th><td>  <dfn class="enum" id="Mem" title='Mem' data-ref="Mem" data-ref-filename="Mem">Mem</dfn>,</td></tr>
<tr><th id="739">739</th><td>  <i>/* BYTE memory. */</i></td></tr>
<tr><th id="740">740</th><td>  <dfn class="enum" id="Byte" title='Byte' data-ref="Byte" data-ref-filename="Byte">Byte</dfn>,</td></tr>
<tr><th id="741">741</th><td>  <i>/* WORD memory. 2 byte */</i></td></tr>
<tr><th id="742">742</th><td>  <dfn class="enum" id="Word" title='Word' data-ref="Word" data-ref-filename="Word">Word</dfn>,</td></tr>
<tr><th id="743">743</th><td>  <i>/* DWORD memory. 4 byte */</i></td></tr>
<tr><th id="744">744</th><td>  <dfn class="enum" id="Dword" title='Dword' data-ref="Dword" data-ref-filename="Dword">Dword</dfn>,</td></tr>
<tr><th id="745">745</th><td>  <i>/* FWORD memory. 6 byte */</i></td></tr>
<tr><th id="746">746</th><td>  <dfn class="enum" id="Fword" title='Fword' data-ref="Fword" data-ref-filename="Fword">Fword</dfn>,</td></tr>
<tr><th id="747">747</th><td>  <i>/* QWORD memory. 8 byte */</i></td></tr>
<tr><th id="748">748</th><td>  <dfn class="enum" id="Qword" title='Qword' data-ref="Qword" data-ref-filename="Qword">Qword</dfn>,</td></tr>
<tr><th id="749">749</th><td>  <i>/* TBYTE memory. 10 byte */</i></td></tr>
<tr><th id="750">750</th><td>  <dfn class="enum" id="Tbyte" title='Tbyte' data-ref="Tbyte" data-ref-filename="Tbyte">Tbyte</dfn>,</td></tr>
<tr><th id="751">751</th><td>  <i>/* XMMWORD memory. */</i></td></tr>
<tr><th id="752">752</th><td>  <dfn class="enum" id="Xmmword" title='Xmmword' data-ref="Xmmword" data-ref-filename="Xmmword">Xmmword</dfn>,</td></tr>
<tr><th id="753">753</th><td>  <i>/* YMMWORD memory. */</i></td></tr>
<tr><th id="754">754</th><td>  <dfn class="enum" id="Ymmword" title='Ymmword' data-ref="Ymmword" data-ref-filename="Ymmword">Ymmword</dfn>,</td></tr>
<tr><th id="755">755</th><td>  <i>/* ZMMWORD memory.  */</i></td></tr>
<tr><th id="756">756</th><td>  <dfn class="enum" id="Zmmword" title='Zmmword' data-ref="Zmmword" data-ref-filename="Zmmword">Zmmword</dfn>,</td></tr>
<tr><th id="757">757</th><td>  <i>/* Unspecified memory size.  */</i></td></tr>
<tr><th id="758">758</th><td>  <dfn class="enum" id="Unspecified" title='Unspecified' data-ref="Unspecified" data-ref-filename="Unspecified">Unspecified</dfn>,</td></tr>
<tr><th id="759">759</th><td>  <i>/* Any memory size.  */</i></td></tr>
<tr><th id="760">760</th><td>  <dfn class="enum" id="Anysize" title='Anysize' data-ref="Anysize" data-ref-filename="Anysize">Anysize</dfn>,</td></tr>
<tr><th id="761">761</th><td></td></tr>
<tr><th id="762">762</th><td>  <i>/* Vector 4 bit immediate.  */</i></td></tr>
<tr><th id="763">763</th><td>  <dfn class="enum" id="Vec_Imm4" title='Vec_Imm4' data-ref="Vec_Imm4" data-ref-filename="Vec_Imm4">Vec_Imm4</dfn>,</td></tr>
<tr><th id="764">764</th><td></td></tr>
<tr><th id="765">765</th><td>  <i>/* Bound register.  */</i></td></tr>
<tr><th id="766">766</th><td>  <dfn class="enum" id="RegBND" title='RegBND' data-ref="RegBND" data-ref-filename="RegBND">RegBND</dfn>,</td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td>  <i>/* The last bitfield in i386_operand_type.  */</i></td></tr>
<tr><th id="769">769</th><td>  <dfn class="enum" id="OTMax" title='OTMax' data-ref="OTMax" data-ref-filename="OTMax">OTMax</dfn></td></tr>
<tr><th id="770">770</th><td>};</td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td><u>#define <dfn class="macro" id="_M/OTNumOfUints" data-ref="_M/OTNumOfUints">OTNumOfUints</dfn> \</u></td></tr>
<tr><th id="773">773</th><td><u>  (<a class="enum" href="#OTMax" title='OTMax' data-ref="OTMax" data-ref-filename="OTMax">OTMax</a> / sizeof (unsigned int) / CHAR_BIT + 1)</u></td></tr>
<tr><th id="774">774</th><td><u>#define <dfn class="macro" id="_M/OTNumOfBits" data-ref="_M/OTNumOfBits">OTNumOfBits</dfn> \</u></td></tr>
<tr><th id="775">775</th><td><u>  (OTNumOfUints * sizeof (unsigned int) * CHAR_BIT)</u></td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td><i>/* If you get a compiler error for zero width of the unused field,</i></td></tr>
<tr><th id="778">778</th><td><i>   comment it out.  */</i></td></tr>
<tr><th id="779">779</th><td><u>#define <dfn class="macro" id="_M/OTUnused" data-ref="_M/OTUnused">OTUnused</dfn>		(<a class="enum" href="#OTMax" title='OTMax' data-ref="OTMax" data-ref-filename="OTMax">OTMax</a> + 1)</u></td></tr>
<tr><th id="780">780</th><td></td></tr>
<tr><th id="781">781</th><td><b>typedef</b> <b>union</b> <dfn class="type def" id="i386_operand_type" title='i386_operand_type' data-ref="i386_operand_type" data-ref-filename="i386_operand_type"><a class="type" href="#i386_operand_type" title='i386_operand_type' data-ref="i386_operand_type" data-ref-filename="i386_operand_type">i386_operand_type</a></dfn></td></tr>
<tr><th id="782">782</th><td>{</td></tr>
<tr><th id="783">783</th><td>  <b>struct</b></td></tr>
<tr><th id="784">784</th><td>    {</td></tr>
<tr><th id="785">785</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::reg" title='i386_operand_type::(anonymous struct)::reg' data-ref="i386_operand_type::(anonymous)::reg" data-ref-filename="i386_operand_type..(anonymous)..reg">reg</dfn>:<var>1</var>;</td></tr>
<tr><th id="786">786</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::regmmx" title='i386_operand_type::(anonymous struct)::regmmx' data-ref="i386_operand_type::(anonymous)::regmmx" data-ref-filename="i386_operand_type..(anonymous)..regmmx">regmmx</dfn>:<var>1</var>;</td></tr>
<tr><th id="787">787</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::regsimd" title='i386_operand_type::(anonymous struct)::regsimd' data-ref="i386_operand_type::(anonymous)::regsimd" data-ref-filename="i386_operand_type..(anonymous)..regsimd">regsimd</dfn>:<var>1</var>;</td></tr>
<tr><th id="788">788</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::regmask" title='i386_operand_type::(anonymous struct)::regmask' data-ref="i386_operand_type::(anonymous)::regmask" data-ref-filename="i386_operand_type..(anonymous)..regmask">regmask</dfn>:<var>1</var>;</td></tr>
<tr><th id="789">789</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::control" title='i386_operand_type::(anonymous struct)::control' data-ref="i386_operand_type::(anonymous)::control" data-ref-filename="i386_operand_type..(anonymous)..control">control</dfn>:<var>1</var>;</td></tr>
<tr><th id="790">790</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::debug" title='i386_operand_type::(anonymous struct)::debug' data-ref="i386_operand_type::(anonymous)::debug" data-ref-filename="i386_operand_type..(anonymous)..debug">debug</dfn>:<var>1</var>;</td></tr>
<tr><th id="791">791</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::test" title='i386_operand_type::(anonymous struct)::test' data-ref="i386_operand_type::(anonymous)::test" data-ref-filename="i386_operand_type..(anonymous)..test">test</dfn>:<var>1</var>;</td></tr>
<tr><th id="792">792</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::sreg2" title='i386_operand_type::(anonymous struct)::sreg2' data-ref="i386_operand_type::(anonymous)::sreg2" data-ref-filename="i386_operand_type..(anonymous)..sreg2">sreg2</dfn>:<var>1</var>;</td></tr>
<tr><th id="793">793</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::sreg3" title='i386_operand_type::(anonymous struct)::sreg3' data-ref="i386_operand_type::(anonymous)::sreg3" data-ref-filename="i386_operand_type..(anonymous)..sreg3">sreg3</dfn>:<var>1</var>;</td></tr>
<tr><th id="794">794</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::imm1" title='i386_operand_type::(anonymous struct)::imm1' data-ref="i386_operand_type::(anonymous)::imm1" data-ref-filename="i386_operand_type..(anonymous)..imm1">imm1</dfn>:<var>1</var>;</td></tr>
<tr><th id="795">795</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::imm8" title='i386_operand_type::(anonymous struct)::imm8' data-ref="i386_operand_type::(anonymous)::imm8" data-ref-filename="i386_operand_type..(anonymous)..imm8">imm8</dfn>:<var>1</var>;</td></tr>
<tr><th id="796">796</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::imm8s" title='i386_operand_type::(anonymous struct)::imm8s' data-ref="i386_operand_type::(anonymous)::imm8s" data-ref-filename="i386_operand_type..(anonymous)..imm8s">imm8s</dfn>:<var>1</var>;</td></tr>
<tr><th id="797">797</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::imm16" title='i386_operand_type::(anonymous struct)::imm16' data-ref="i386_operand_type::(anonymous)::imm16" data-ref-filename="i386_operand_type..(anonymous)..imm16">imm16</dfn>:<var>1</var>;</td></tr>
<tr><th id="798">798</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::imm32" title='i386_operand_type::(anonymous struct)::imm32' data-ref="i386_operand_type::(anonymous)::imm32" data-ref-filename="i386_operand_type..(anonymous)..imm32">imm32</dfn>:<var>1</var>;</td></tr>
<tr><th id="799">799</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::imm32s" title='i386_operand_type::(anonymous struct)::imm32s' data-ref="i386_operand_type::(anonymous)::imm32s" data-ref-filename="i386_operand_type..(anonymous)..imm32s">imm32s</dfn>:<var>1</var>;</td></tr>
<tr><th id="800">800</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::imm64" title='i386_operand_type::(anonymous struct)::imm64' data-ref="i386_operand_type::(anonymous)::imm64" data-ref-filename="i386_operand_type..(anonymous)..imm64">imm64</dfn>:<var>1</var>;</td></tr>
<tr><th id="801">801</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::disp8" title='i386_operand_type::(anonymous struct)::disp8' data-ref="i386_operand_type::(anonymous)::disp8" data-ref-filename="i386_operand_type..(anonymous)..disp8">disp8</dfn>:<var>1</var>;</td></tr>
<tr><th id="802">802</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::disp16" title='i386_operand_type::(anonymous struct)::disp16' data-ref="i386_operand_type::(anonymous)::disp16" data-ref-filename="i386_operand_type..(anonymous)..disp16">disp16</dfn>:<var>1</var>;</td></tr>
<tr><th id="803">803</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::disp32" title='i386_operand_type::(anonymous struct)::disp32' data-ref="i386_operand_type::(anonymous)::disp32" data-ref-filename="i386_operand_type..(anonymous)..disp32">disp32</dfn>:<var>1</var>;</td></tr>
<tr><th id="804">804</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::disp32s" title='i386_operand_type::(anonymous struct)::disp32s' data-ref="i386_operand_type::(anonymous)::disp32s" data-ref-filename="i386_operand_type..(anonymous)..disp32s">disp32s</dfn>:<var>1</var>;</td></tr>
<tr><th id="805">805</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::disp64" title='i386_operand_type::(anonymous struct)::disp64' data-ref="i386_operand_type::(anonymous)::disp64" data-ref-filename="i386_operand_type..(anonymous)..disp64">disp64</dfn>:<var>1</var>;</td></tr>
<tr><th id="806">806</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::acc" title='i386_operand_type::(anonymous struct)::acc' data-ref="i386_operand_type::(anonymous)::acc" data-ref-filename="i386_operand_type..(anonymous)..acc">acc</dfn>:<var>1</var>;</td></tr>
<tr><th id="807">807</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::baseindex" title='i386_operand_type::(anonymous struct)::baseindex' data-ref="i386_operand_type::(anonymous)::baseindex" data-ref-filename="i386_operand_type..(anonymous)..baseindex">baseindex</dfn>:<var>1</var>;</td></tr>
<tr><th id="808">808</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::inoutportreg" title='i386_operand_type::(anonymous struct)::inoutportreg' data-ref="i386_operand_type::(anonymous)::inoutportreg" data-ref-filename="i386_operand_type..(anonymous)..inoutportreg">inoutportreg</dfn>:<var>1</var>;</td></tr>
<tr><th id="809">809</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::shiftcount" title='i386_operand_type::(anonymous struct)::shiftcount' data-ref="i386_operand_type::(anonymous)::shiftcount" data-ref-filename="i386_operand_type..(anonymous)..shiftcount">shiftcount</dfn>:<var>1</var>;</td></tr>
<tr><th id="810">810</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::jumpabsolute" title='i386_operand_type::(anonymous struct)::jumpabsolute' data-ref="i386_operand_type::(anonymous)::jumpabsolute" data-ref-filename="i386_operand_type..(anonymous)..jumpabsolute">jumpabsolute</dfn>:<var>1</var>;</td></tr>
<tr><th id="811">811</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::esseg" title='i386_operand_type::(anonymous struct)::esseg' data-ref="i386_operand_type::(anonymous)::esseg" data-ref-filename="i386_operand_type..(anonymous)..esseg">esseg</dfn>:<var>1</var>;</td></tr>
<tr><th id="812">812</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::regmem" title='i386_operand_type::(anonymous struct)::regmem' data-ref="i386_operand_type::(anonymous)::regmem" data-ref-filename="i386_operand_type..(anonymous)..regmem">regmem</dfn>:<var>1</var>;</td></tr>
<tr><th id="813">813</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::mem" title='i386_operand_type::(anonymous struct)::mem' data-ref="i386_operand_type::(anonymous)::mem" data-ref-filename="i386_operand_type..(anonymous)..mem">mem</dfn>:<var>1</var>;</td></tr>
<tr><th id="814">814</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::byte" title='i386_operand_type::(anonymous struct)::byte' data-ref="i386_operand_type::(anonymous)::byte" data-ref-filename="i386_operand_type..(anonymous)..byte">byte</dfn>:<var>1</var>;</td></tr>
<tr><th id="815">815</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::word" title='i386_operand_type::(anonymous struct)::word' data-ref="i386_operand_type::(anonymous)::word" data-ref-filename="i386_operand_type..(anonymous)..word">word</dfn>:<var>1</var>;</td></tr>
<tr><th id="816">816</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::dword" title='i386_operand_type::(anonymous struct)::dword' data-ref="i386_operand_type::(anonymous)::dword" data-ref-filename="i386_operand_type..(anonymous)..dword">dword</dfn>:<var>1</var>;</td></tr>
<tr><th id="817">817</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::fword" title='i386_operand_type::(anonymous struct)::fword' data-ref="i386_operand_type::(anonymous)::fword" data-ref-filename="i386_operand_type..(anonymous)..fword">fword</dfn>:<var>1</var>;</td></tr>
<tr><th id="818">818</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::qword" title='i386_operand_type::(anonymous struct)::qword' data-ref="i386_operand_type::(anonymous)::qword" data-ref-filename="i386_operand_type..(anonymous)..qword">qword</dfn>:<var>1</var>;</td></tr>
<tr><th id="819">819</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::tbyte" title='i386_operand_type::(anonymous struct)::tbyte' data-ref="i386_operand_type::(anonymous)::tbyte" data-ref-filename="i386_operand_type..(anonymous)..tbyte">tbyte</dfn>:<var>1</var>;</td></tr>
<tr><th id="820">820</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::xmmword" title='i386_operand_type::(anonymous struct)::xmmword' data-ref="i386_operand_type::(anonymous)::xmmword" data-ref-filename="i386_operand_type..(anonymous)..xmmword">xmmword</dfn>:<var>1</var>;</td></tr>
<tr><th id="821">821</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::ymmword" title='i386_operand_type::(anonymous struct)::ymmword' data-ref="i386_operand_type::(anonymous)::ymmword" data-ref-filename="i386_operand_type..(anonymous)..ymmword">ymmword</dfn>:<var>1</var>;</td></tr>
<tr><th id="822">822</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::zmmword" title='i386_operand_type::(anonymous struct)::zmmword' data-ref="i386_operand_type::(anonymous)::zmmword" data-ref-filename="i386_operand_type..(anonymous)..zmmword">zmmword</dfn>:<var>1</var>;</td></tr>
<tr><th id="823">823</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::unspecified" title='i386_operand_type::(anonymous struct)::unspecified' data-ref="i386_operand_type::(anonymous)::unspecified" data-ref-filename="i386_operand_type..(anonymous)..unspecified">unspecified</dfn>:<var>1</var>;</td></tr>
<tr><th id="824">824</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::anysize" title='i386_operand_type::(anonymous struct)::anysize' data-ref="i386_operand_type::(anonymous)::anysize" data-ref-filename="i386_operand_type..(anonymous)..anysize">anysize</dfn>:<var>1</var>;</td></tr>
<tr><th id="825">825</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::vec_imm4" title='i386_operand_type::(anonymous struct)::vec_imm4' data-ref="i386_operand_type::(anonymous)::vec_imm4" data-ref-filename="i386_operand_type..(anonymous)..vec_imm4">vec_imm4</dfn>:<var>1</var>;</td></tr>
<tr><th id="826">826</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::regbnd" title='i386_operand_type::(anonymous struct)::regbnd' data-ref="i386_operand_type::(anonymous)::regbnd" data-ref-filename="i386_operand_type..(anonymous)..regbnd">regbnd</dfn>:<var>1</var>;</td></tr>
<tr><th id="827">827</th><td><u>#<span data-ppcond="827">ifdef</span> <a class="macro" href="#779" data-ref="_M/OTUnused">OTUnused</a></u></td></tr>
<tr><th id="828">828</th><td>      <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::(anonymous)::unused" title='i386_operand_type::(anonymous struct)::unused' data-ref="i386_operand_type::(anonymous)::unused" data-ref-filename="i386_operand_type..(anonymous)..unused">unused</dfn>:(<a class="macro" href="#774" title="((OTMax / sizeof (unsigned int) / 8 + 1) * sizeof (unsigned int) * 8)" data-ref="_M/OTNumOfBits">OTNumOfBits</a> - <a class="macro" href="#779" title="(OTMax + 1)" data-ref="_M/OTUnused">OTUnused</a>);</td></tr>
<tr><th id="829">829</th><td><u>#<span data-ppcond="827">endif</span></u></td></tr>
<tr><th id="830">830</th><td>    } <dfn class="decl field" id="i386_operand_type::bitfield" title='i386_operand_type::bitfield' data-ref="i386_operand_type::bitfield" data-ref-filename="i386_operand_type..bitfield">bitfield</dfn>;</td></tr>
<tr><th id="831">831</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="i386_operand_type::array" title='i386_operand_type::array' data-ref="i386_operand_type::array" data-ref-filename="i386_operand_type..array">array</dfn>[<a class="macro" href="#772" title="(OTMax / sizeof (unsigned int) / 8 + 1)" data-ref="_M/OTNumOfUints">OTNumOfUints</a>];</td></tr>
<tr><th id="832">832</th><td>} <dfn class="typedef" id="i386_operand_type" title='i386_operand_type' data-type='union i386_operand_type' data-ref="i386_operand_type" data-ref-filename="i386_operand_type">i386_operand_type</dfn>;</td></tr>
<tr><th id="833">833</th><td></td></tr>
<tr><th id="834">834</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="insn_template" title='insn_template' data-ref="insn_template" data-ref-filename="insn_template"><a class="type" href="#insn_template" title='insn_template' data-ref="insn_template" data-ref-filename="insn_template">insn_template</a></dfn></td></tr>
<tr><th id="835">835</th><td>{</td></tr>
<tr><th id="836">836</th><td>  <i>/* instruction name sans width suffix ("mov" for movl insns) */</i></td></tr>
<tr><th id="837">837</th><td>  <em>char</em> *<dfn class="decl field" id="insn_template::name" title='insn_template::name' data-ref="insn_template::name" data-ref-filename="insn_template..name">name</dfn>;</td></tr>
<tr><th id="838">838</th><td></td></tr>
<tr><th id="839">839</th><td>  <i>/* how many operands */</i></td></tr>
<tr><th id="840">840</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="insn_template::operands" title='insn_template::operands' data-ref="insn_template::operands" data-ref-filename="insn_template..operands">operands</dfn>;</td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td>  <i>/* base_opcode is the fundamental opcode byte without optional</i></td></tr>
<tr><th id="843">843</th><td><i>     prefix(es).  */</i></td></tr>
<tr><th id="844">844</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="insn_template::base_opcode" title='insn_template::base_opcode' data-ref="insn_template::base_opcode" data-ref-filename="insn_template..base_opcode">base_opcode</dfn>;</td></tr>
<tr><th id="845">845</th><td><u>#define <dfn class="macro" id="_M/Opcode_D" data-ref="_M/Opcode_D">Opcode_D</dfn>	0x2 /* Direction bit:</u></td></tr>
<tr><th id="846">846</th><td><u>			       set if Reg --&gt; Regmem;</u></td></tr>
<tr><th id="847">847</th><td><u>			       unset if Regmem --&gt; Reg. */</u></td></tr>
<tr><th id="848">848</th><td><u>#define <dfn class="macro" id="_M/Opcode_FloatR" data-ref="_M/Opcode_FloatR">Opcode_FloatR</dfn>	0x8 /* Bit to swap src/dest for float insns. */</u></td></tr>
<tr><th id="849">849</th><td><u>#define <dfn class="macro" id="_M/Opcode_FloatD" data-ref="_M/Opcode_FloatD">Opcode_FloatD</dfn> 0x400 /* Direction bit for float insns. */</u></td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td>  <i>/* extension_opcode is the 3 bit extension for group &lt;n&gt; insns.</i></td></tr>
<tr><th id="852">852</th><td><i>     This field is also used to store the 8-bit opcode suffix for the</i></td></tr>
<tr><th id="853">853</th><td><i>     AMD 3DNow! instructions.</i></td></tr>
<tr><th id="854">854</th><td><i>     If this template has no extension opcode (the usual case) use None</i></td></tr>
<tr><th id="855">855</th><td><i>     Instructions */</i></td></tr>
<tr><th id="856">856</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="insn_template::extension_opcode" title='insn_template::extension_opcode' data-ref="insn_template::extension_opcode" data-ref-filename="insn_template..extension_opcode">extension_opcode</dfn>;</td></tr>
<tr><th id="857">857</th><td><u>#define <dfn class="macro" id="_M/None" data-ref="_M/None">None</dfn> 0xffff		/* If no extension_opcode is possible.  */</u></td></tr>
<tr><th id="858">858</th><td></td></tr>
<tr><th id="859">859</th><td>  <i>/* Opcode length.  */</i></td></tr>
<tr><th id="860">860</th><td>  <em>unsigned</em> <em>char</em> <dfn class="decl field" id="insn_template::opcode_length" title='insn_template::opcode_length' data-ref="insn_template::opcode_length" data-ref-filename="insn_template..opcode_length">opcode_length</dfn>;</td></tr>
<tr><th id="861">861</th><td></td></tr>
<tr><th id="862">862</th><td>  <i>/* cpu feature flags */</i></td></tr>
<tr><th id="863">863</th><td>  <a class="typedef" href="#i386_cpu_flags" title='i386_cpu_flags' data-type='union i386_cpu_flags' data-ref="i386_cpu_flags" data-ref-filename="i386_cpu_flags">i386_cpu_flags</a> <dfn class="decl field" id="insn_template::cpu_flags" title='insn_template::cpu_flags' data-ref="insn_template::cpu_flags" data-ref-filename="insn_template..cpu_flags">cpu_flags</dfn>;</td></tr>
<tr><th id="864">864</th><td></td></tr>
<tr><th id="865">865</th><td>  <i>/* the bits in opcode_modifier are used to generate the final opcode from</i></td></tr>
<tr><th id="866">866</th><td><i>     the base_opcode.  These bits also are used to detect alternate forms of</i></td></tr>
<tr><th id="867">867</th><td><i>     the same instruction */</i></td></tr>
<tr><th id="868">868</th><td>  <a class="typedef" href="#i386_opcode_modifier" title='i386_opcode_modifier' data-type='struct i386_opcode_modifier' data-ref="i386_opcode_modifier" data-ref-filename="i386_opcode_modifier">i386_opcode_modifier</a> <dfn class="decl field" id="insn_template::opcode_modifier" title='insn_template::opcode_modifier' data-ref="insn_template::opcode_modifier" data-ref-filename="insn_template..opcode_modifier">opcode_modifier</dfn>;</td></tr>
<tr><th id="869">869</th><td></td></tr>
<tr><th id="870">870</th><td>  <i>/* operand_types[i] describes the type of operand i.  This is made</i></td></tr>
<tr><th id="871">871</th><td><i>     by OR'ing together all of the possible type masks.  (e.g.</i></td></tr>
<tr><th id="872">872</th><td><i>     'operand_types[i] = Reg|Imm' specifies that operand i can be</i></td></tr>
<tr><th id="873">873</th><td><i>     either a register or an immediate operand.  */</i></td></tr>
<tr><th id="874">874</th><td>  <a class="typedef" href="#i386_operand_type" title='i386_operand_type' data-type='union i386_operand_type' data-ref="i386_operand_type" data-ref-filename="i386_operand_type">i386_operand_type</a> <dfn class="decl field" id="insn_template::operand_types" title='insn_template::operand_types' data-ref="insn_template::operand_types" data-ref-filename="insn_template..operand_types">operand_types</dfn>[<a class="macro" href="../include/opcode/i386.h.html#127" title="5" data-ref="_M/MAX_OPERANDS">MAX_OPERANDS</a>];</td></tr>
<tr><th id="875">875</th><td>}</td></tr>
<tr><th id="876">876</th><td><dfn class="typedef" id="insn_template" title='insn_template' data-type='struct insn_template' data-ref="insn_template" data-ref-filename="insn_template">insn_template</dfn>;</td></tr>
<tr><th id="877">877</th><td></td></tr>
<tr><th id="878">878</th><td><b>extern</b> <em>const</em> <a class="typedef" href="#insn_template" title='insn_template' data-type='struct insn_template' data-ref="insn_template" data-ref-filename="insn_template">insn_template</a> <dfn class="decl" id="i386_optab" title='i386_optab' data-ref="i386_optab" data-ref-filename="i386_optab">i386_optab</dfn>[];</td></tr>
<tr><th id="879">879</th><td></td></tr>
<tr><th id="880">880</th><td><i>/* these are for register name --&gt; number &amp; type hash lookup */</i></td></tr>
<tr><th id="881">881</th><td><b>typedef</b> <b>struct</b></td></tr>
<tr><th id="882">882</th><td>{</td></tr>
<tr><th id="883">883</th><td>  <em>char</em> *<dfn class="decl field" id="(anonymous)::reg_name" title='(anonymous struct)::reg_name' data-ref="(anonymous)::reg_name" data-ref-filename="(anonymous)..reg_name">reg_name</dfn>;</td></tr>
<tr><th id="884">884</th><td>  <a class="typedef" href="#i386_operand_type" title='i386_operand_type' data-type='union i386_operand_type' data-ref="i386_operand_type" data-ref-filename="i386_operand_type">i386_operand_type</a> <dfn class="decl field" id="(anonymous)::reg_type" title='(anonymous struct)::reg_type' data-ref="(anonymous)::reg_type" data-ref-filename="(anonymous)..reg_type">reg_type</dfn>;</td></tr>
<tr><th id="885">885</th><td>  <em>unsigned</em> <em>char</em> <dfn class="decl field" id="(anonymous)::reg_flags" title='(anonymous struct)::reg_flags' data-ref="(anonymous)::reg_flags" data-ref-filename="(anonymous)..reg_flags">reg_flags</dfn>;</td></tr>
<tr><th id="886">886</th><td><u>#define <dfn class="macro" id="_M/RegRex" data-ref="_M/RegRex">RegRex</dfn>	    0x1  /* Extended register.  */</u></td></tr>
<tr><th id="887">887</th><td><u>#define <dfn class="macro" id="_M/RegRex64" data-ref="_M/RegRex64">RegRex64</dfn>    0x2  /* Extended 8 bit register.  */</u></td></tr>
<tr><th id="888">888</th><td><u>#define <dfn class="macro" id="_M/RegVRex" data-ref="_M/RegVRex">RegVRex</dfn>	    0x4  /* Extended vector register.  */</u></td></tr>
<tr><th id="889">889</th><td>  <em>unsigned</em> <em>char</em> <dfn class="decl field" id="(anonymous)::reg_num" title='(anonymous struct)::reg_num' data-ref="(anonymous)::reg_num" data-ref-filename="(anonymous)..reg_num">reg_num</dfn>;</td></tr>
<tr><th id="890">890</th><td><u>#define <dfn class="macro" id="_M/RegRip" data-ref="_M/RegRip">RegRip</dfn>	((unsigned char ) ~0)</u></td></tr>
<tr><th id="891">891</th><td><u>#define <dfn class="macro" id="_M/RegEip" data-ref="_M/RegEip">RegEip</dfn>	(RegRip - 1)</u></td></tr>
<tr><th id="892">892</th><td><i>/* EIZ and RIZ are fake index registers.  */</i></td></tr>
<tr><th id="893">893</th><td><u>#define <dfn class="macro" id="_M/RegEiz" data-ref="_M/RegEiz">RegEiz</dfn>	(RegEip - 1)</u></td></tr>
<tr><th id="894">894</th><td><u>#define <dfn class="macro" id="_M/RegRiz" data-ref="_M/RegRiz">RegRiz</dfn>	(RegEiz - 1)</u></td></tr>
<tr><th id="895">895</th><td><i>/* FLAT is a fake segment register (Intel mode).  */</i></td></tr>
<tr><th id="896">896</th><td><u>#define <dfn class="macro" id="_M/RegFlat" data-ref="_M/RegFlat">RegFlat</dfn>     ((unsigned char) ~0)</u></td></tr>
<tr><th id="897">897</th><td>  <em>signed</em> <em>char</em> <dfn class="decl field" id="(anonymous)::dw2_regnum" title='(anonymous struct)::dw2_regnum' data-ref="(anonymous)::dw2_regnum" data-ref-filename="(anonymous)..dw2_regnum">dw2_regnum</dfn>[<var>2</var>];</td></tr>
<tr><th id="898">898</th><td><u>#define <dfn class="macro" id="_M/Dw2Inval" data-ref="_M/Dw2Inval">Dw2Inval</dfn> (-1)</u></td></tr>
<tr><th id="899">899</th><td>}</td></tr>
<tr><th id="900">900</th><td><dfn class="typedef" id="reg_entry" title='reg_entry' data-type='struct reg_entry' data-ref="reg_entry" data-ref-filename="reg_entry">reg_entry</dfn>;</td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td><i>/* Entries in i386_regtab.  */</i></td></tr>
<tr><th id="903">903</th><td><u>#define <dfn class="macro" id="_M/REGNAM_AL" data-ref="_M/REGNAM_AL">REGNAM_AL</dfn> 1</u></td></tr>
<tr><th id="904">904</th><td><u>#define <dfn class="macro" id="_M/REGNAM_AX" data-ref="_M/REGNAM_AX">REGNAM_AX</dfn> 25</u></td></tr>
<tr><th id="905">905</th><td><u>#define <dfn class="macro" id="_M/REGNAM_EAX" data-ref="_M/REGNAM_EAX">REGNAM_EAX</dfn> 41</u></td></tr>
<tr><th id="906">906</th><td></td></tr>
<tr><th id="907">907</th><td><b>extern</b> <em>const</em> <a class="typedef" href="#reg_entry" title='reg_entry' data-type='struct reg_entry' data-ref="reg_entry" data-ref-filename="reg_entry">reg_entry</a> <dfn class="decl" id="i386_regtab" title='i386_regtab' data-ref="i386_regtab" data-ref-filename="i386_regtab">i386_regtab</dfn>[];</td></tr>
<tr><th id="908">908</th><td><b>extern</b> <em>const</em> <em>unsigned</em> <em>int</em> <dfn class="decl" id="i386_regtab_size" title='i386_regtab_size' data-ref="i386_regtab_size" data-ref-filename="i386_regtab_size">i386_regtab_size</dfn>;</td></tr>
<tr><th id="909">909</th><td></td></tr>
<tr><th id="910">910</th><td><b>typedef</b> <b>struct</b></td></tr>
<tr><th id="911">911</th><td>{</td></tr>
<tr><th id="912">912</th><td>  <em>char</em> *<dfn class="decl field" id="(anonymous)::seg_name" title='(anonymous struct)::seg_name' data-ref="(anonymous)::seg_name" data-ref-filename="(anonymous)..seg_name">seg_name</dfn>;</td></tr>
<tr><th id="913">913</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::seg_prefix" title='(anonymous struct)::seg_prefix' data-ref="(anonymous)::seg_prefix" data-ref-filename="(anonymous)..seg_prefix">seg_prefix</dfn>;</td></tr>
<tr><th id="914">914</th><td>}</td></tr>
<tr><th id="915">915</th><td><dfn class="typedef" id="seg_entry" title='seg_entry' data-type='struct seg_entry' data-ref="seg_entry" data-ref-filename="seg_entry">seg_entry</dfn>;</td></tr>
<tr><th id="916">916</th><td></td></tr>
<tr><th id="917">917</th><td><b>extern</b> <em>const</em> <a class="typedef" href="#seg_entry" title='seg_entry' data-type='struct seg_entry' data-ref="seg_entry" data-ref-filename="seg_entry">seg_entry</a> <dfn class="decl" id="cs" title='cs' data-ref="cs" data-ref-filename="cs">cs</dfn>;</td></tr>
<tr><th id="918">918</th><td><b>extern</b> <em>const</em> <a class="typedef" href="#seg_entry" title='seg_entry' data-type='struct seg_entry' data-ref="seg_entry" data-ref-filename="seg_entry">seg_entry</a> <dfn class="decl" id="ds" title='ds' data-ref="ds" data-ref-filename="ds">ds</dfn>;</td></tr>
<tr><th id="919">919</th><td><b>extern</b> <em>const</em> <a class="typedef" href="#seg_entry" title='seg_entry' data-type='struct seg_entry' data-ref="seg_entry" data-ref-filename="seg_entry">seg_entry</a> <dfn class="decl" id="ss" title='ss' data-ref="ss" data-ref-filename="ss">ss</dfn>;</td></tr>
<tr><th id="920">920</th><td><b>extern</b> <em>const</em> <a class="typedef" href="#seg_entry" title='seg_entry' data-type='struct seg_entry' data-ref="seg_entry" data-ref-filename="seg_entry">seg_entry</a> <dfn class="decl" id="es" title='es' data-ref="es" data-ref-filename="es">es</dfn>;</td></tr>
<tr><th id="921">921</th><td><b>extern</b> <em>const</em> <a class="typedef" href="#seg_entry" title='seg_entry' data-type='struct seg_entry' data-ref="seg_entry" data-ref-filename="seg_entry">seg_entry</a> <dfn class="decl" id="fs" title='fs' data-ref="fs" data-ref-filename="fs">fs</dfn>;</td></tr>
<tr><th id="922">922</th><td><b>extern</b> <em>const</em> <a class="typedef" href="#seg_entry" title='seg_entry' data-type='struct seg_entry' data-ref="seg_entry" data-ref-filename="seg_entry">seg_entry</a> <dfn class="decl" id="gs" title='gs' data-ref="gs" data-ref-filename="gs">gs</dfn>;</td></tr>
<tr><th id="923">923</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='i386-opc.c.html'>netbsd/external/gpl3/binutils/dist/opcodes/i386-opc.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
