////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.20131013
//  \   \         Application: netgen
//  /   /         Filename: top_synth.v
// /___/   /\     Timestamp: Fri Oct 25 10:02:18 2019
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -ofmt verilog -w -sim top.ngc top_synth.v 
// Device	: xc6slx45t-fgg484-3
// Input file	: top.ngc
// Output file	: top_synth.v
// # of Modules	: 1
// Design Name	: top
// Xilinx        : /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module top (
  clk100, cpu_reset, fx2_serial_rx, pwrsw, ddram_clock_p, ddram_clock_n, opsis_i2c_scl, opsis_i2c_sda, fx2_reset, fx2_serial_tx, spiflash4x_cs_n, 
spiflash4x_clk, hdled, pwled, ddram_cke, ddram_ras_n, ddram_cas_n, ddram_we_n, ddram_odt, ddram_reset_n, spiflash4x_dq, ddram_ba, ddram_a, ddram_dq, 
ddram_dqs, ddram_dqs_n, ddram_dm
);
  input clk100;
  input cpu_reset;
  input fx2_serial_rx;
  input pwrsw;
  output ddram_clock_p;
  output ddram_clock_n;
  inout opsis_i2c_scl;
  inout opsis_i2c_sda;
  inout fx2_reset;
  output fx2_serial_tx;
  output spiflash4x_cs_n;
  output spiflash4x_clk;
  output hdled;
  output pwled;
  output ddram_cke;
  output ddram_ras_n;
  output ddram_cas_n;
  output ddram_we_n;
  output ddram_odt;
  output ddram_reset_n;
  inout [3 : 0] spiflash4x_dq;
  output [2 : 0] ddram_ba;
  output [14 : 0] ddram_a;
  inout [15 : 0] ddram_dq;
  output [1 : 0] ddram_dqs;
  output [1 : 0] ddram_dqs_n;
  output [1 : 0] ddram_dm;
  wire cpu_reset_IBUF_1;
  wire fx2_serial_rx_IBUF_2;
  wire crg_clk100a;
  wire xilinxmultiregimpl2_regs0_4;
  wire front_panel_switches;
  wire crg_clk100b;
  wire base50_clk_BUFG_7;
  wire crg_dcm_base50_locked;
  wire xilinxasyncresetsynchronizerimpl0;
  wire xilinxmultiregimpl2_regs1_10;
  wire xilinxmultiregimpl3_regs0_11;
  wire crg_pll_fb;
  wire crg_unbuf_sdram_full;
  wire crg_unbuf_encoder;
  wire crg_unbuf_sdram_half_a;
  wire crg_unbuf_sdram_half_b;
  wire crg_unbuf_sys2x;
  wire crg_unbuf_sys;
  wire crg_pll_lckd;
  wire xilinxasyncresetsynchronizerimpl3_rst_meta;
  wire xilinxasyncresetsynchronizerimpl0_rst_meta;
  wire por_rst;
  wire suart_rx_r_23;
  wire xilinxmultiregimpl3_regs1_24;
  wire sdram_full_wr_clk;
  wire crg_clk8x_wr_strb;
  wire encoder_clk;
  wire sdram_half_clk;
  wire crg_clk_sdram_half_shifted;
  wire sys2x_clk;
  wire sys_clk;
  wire xilinxasyncresetsynchronizerimpl3;
  wire ddram_dm_0_OBUF_110;
  wire ddram_dm_1_OBUF_111;
  wire xilinxasyncresetsynchronizerimpl4_rst_meta;
  wire half_rate_phy_sdram_half_clk_n;
  wire half_rate_phy_phase_half_182;
  wire ddram_a_13;
  wire ddram_a_12;
  wire ddram_a_11;
  wire ddram_a_10;
  wire ddram_a_9;
  wire ddram_a_8;
  wire ddram_a_7;
  wire ddram_a_6;
  wire ddram_a_5;
  wire ddram_a_4;
  wire ddram_a_3;
  wire ddram_a_2;
  wire ddram_a_1;
  wire ddram_a_0;
  wire ddram_ba_2;
  wire ddram_ba_1;
  wire ddram_ba_0;
  wire ddram_cke_OBUF_228;
  wire ddram_ras_n_OBUF_229;
  wire ddram_cas_n_OBUF_230;
  wire ddram_we_n_OBUF_231;
  wire ddram_reset_n_OBUF_232;
  wire ddram_odt_OBUF_233;
  wire half_rate_phy_postamble_234;
  wire \half_rate_phy_r_drive_dq[3] ;
  wire \half_rate_phy_r_drive_dq[0] ;
  wire half_rate_phy_phase_sel;
  wire half_rate_phy_record0_reset_n;
  wire half_rate_phy_record0_odt;
  wire half_rate_phy_record0_cke;
  wire half_rate_phy_record0_cas_n;
  wire half_rate_phy_record0_ras_n;
  wire half_rate_phy_record0_we_n;
  wire half_rate_phy_record1_cas_n;
  wire half_rate_phy_record1_ras_n;
  wire half_rate_phy_record1_we_n;
  wire crg_output_clk;
  wire crg_clk_sdram_half_shifted_INV_495_o;
  wire xilinxasyncresetsynchronizerimpl2_rst_meta;
  wire sys2x_rst;
  wire phase_sel_258;
  wire phase_sys2x_259;
  wire wr_data_en_d_260;
  wire half_rate_phy_phase_sys_326;
  wire half_rate_phy_drive_dq_n1_392;
  wire half_rate_phy_wrdata_en_d_393;
  wire \picorv32/mem_valid_462 ;
  wire \picorv32/mem_instr_463 ;
  wire xilinxasyncresetsynchronizerimpl1_rst_meta;
  wire sys_rst;
  wire xilinxmultiregimpl0_regs1_842;
  wire xilinxmultiregimpl1_regs1_843;
  wire basesoc_rom_bus_ack_847;
  wire basesoc_sram_bus_ack_848;
  wire \basesoc_interface_adr[13] ;
  wire \basesoc_interface_adr[12] ;
  wire \basesoc_interface_adr[11] ;
  wire \basesoc_interface_adr[10] ;
  wire \basesoc_interface_adr[9] ;
  wire \basesoc_interface_adr[5] ;
  wire \basesoc_interface_adr[4] ;
  wire \basesoc_interface_adr[3] ;
  wire \basesoc_interface_adr[2] ;
  wire basesoc_zero_old_trigger_906;
  wire opsis_i2c_scl_drv_reg_907;
  wire opsis_i2c_scl_r_908;
  wire opsis_i2c_sda_r_909;
  wire suart_sink_ready_910;
  wire suart_uart_clk_txen_941;
  wire suart_source_valid_942;
  wire suart_uart_clk_rxen_973;
  wire suart_tx_old_trigger_974;
  wire suart_rx_old_trigger_975;
  wire phase_sys_1008;
  wire dfi_dfi_p0_rddata_valid_1041;
  wire dfi_dfi_p2_rddata_valid_1106;
  wire basesoc_sdram_cmd_payload_cas_1140;
  wire basesoc_sdram_cmd_payload_we_1141;
  wire basesoc_sdram_generator_done_1142;
  wire basesoc_sdram_dfi_p0_rddata_en_1160;
  wire basesoc_sdram_dfi_p1_rddata_en_1178;
  wire basesoc_sdram_dfi_p1_wrdata_en_1179;
  wire basesoc_sdram_bandwidth_cmd_valid_1180;
  wire basesoc_sdram_bandwidth_cmd_ready_1181;
  wire basesoc_sdram_bandwidth_cmd_is_read_1182;
  wire basesoc_sdram_bandwidth_cmd_is_write_1183;
  wire new_master_wdata_ready0;
  wire new_master_wdata_ready1_1185;
  wire new_master_rdata_valid3;
  wire new_master_rdata_valid4_1187;
  wire \basesoc_interface_adr[1] ;
  wire \basesoc_interface_adr[0] ;
  wire basesoc_csrbankarray_sel_r_1205;
  wire opsis_i2c_slave_addr_re_1222;
  wire xilinxmultiregimpl0_regs0_1251;
  wire xilinxmultiregimpl1_regs0_1252;
  wire basesoc_sdram_dfi_p0_cas_n_1253;
  wire basesoc_sdram_dfi_p0_ras_n_1254;
  wire basesoc_sdram_dfi_p0_we_n_1255;
  wire basesoc_sdram_dfi_p1_cas_n_1256;
  wire basesoc_sdram_dfi_p1_ras_n_1257;
  wire basesoc_sdram_dfi_p1_we_n_1258;
  wire basesoc_sdram_tfawcon_ready;
  wire opsis_i2c_sda_drv_reg_1260;
  wire basesoc_sdram_cmd_payload_ras_1261;
  wire basesoc_interface_we_1271;
  wire opsisi2c_state_FSM_FFd1_1272;
  wire opsisi2c_state_FSM_FFd2_1273;
  wire opsisi2c_state_FSM_FFd3_1274;
  wire opsisi2c_state_FSM_FFd4_1275;
  wire opsis_i2c_pause_drv;
  wire refresher_state_FSM_FFd2_1277;
  wire refresher_state_FSM_FFd1_1278;
  wire bankmachine0_state_FSM_FFd1_1279;
  wire basesoc_sdram_bankmachine0_row_close;
  wire bankmachine1_state_FSM_FFd1_1281;
  wire basesoc_sdram_bankmachine1_row_close;
  wire bankmachine2_state_FSM_FFd1_1283;
  wire basesoc_sdram_bankmachine2_row_close;
  wire bankmachine3_state_FSM_FFd1_1285;
  wire basesoc_sdram_bankmachine3_row_close;
  wire bankmachine4_state_FSM_FFd1_1287;
  wire basesoc_sdram_bankmachine4_row_close;
  wire bankmachine5_state_FSM_FFd1_1289;
  wire basesoc_sdram_bankmachine5_row_close;
  wire bankmachine6_state_FSM_FFd1_1291;
  wire basesoc_sdram_bankmachine6_row_close;
  wire bankmachine7_state_FSM_FFd1_1293;
  wire basesoc_sdram_bankmachine7_row_close;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd8_1295;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd1_1296;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd2_1297;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd3_1298;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd4_1299;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd5_1300;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd6_1301;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd7_1302;
  wire basesoc_sdram_choose_req_grant_FSM_FFd8_1303;
  wire basesoc_sdram_choose_req_grant_FSM_FFd1_1304;
  wire basesoc_sdram_choose_req_grant_FSM_FFd2_1305;
  wire basesoc_sdram_choose_req_grant_FSM_FFd3_1306;
  wire basesoc_sdram_choose_req_grant_FSM_FFd4_1307;
  wire basesoc_sdram_choose_req_grant_FSM_FFd5_1308;
  wire basesoc_sdram_choose_req_grant_FSM_FFd6_1309;
  wire basesoc_sdram_choose_req_grant_FSM_FFd7_1310;
  wire multiplexer_state_FSM_FFd1_1311;
  wire multiplexer_state_FSM_FFd2_1312;
  wire multiplexer_state_FSM_FFd3_1313;
  wire cache_state_FSM_FFd1_1314;
  wire litedramwishbone2native_state_FSM_FFd1_1315;
  wire basesoc_bus_wishbone_ack_1364;
  wire opsis_i2c_scl_i_1454;
  wire opsis_i2c_sda_i_1455;
  wire opsis_i2c_is_read_1464;
  wire opsis_i2c_data_bit_1465;
  wire basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1650;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1651;
  wire basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1696;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1697;
  wire basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1742;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1743;
  wire basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1788;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1789;
  wire basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1834;
  wire basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1835;
  wire basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1880;
  wire basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1881;
  wire basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1926;
  wire basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1927;
  wire basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1972;
  wire basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1973;
  wire basesoc_ctrl_storage_full_31_2147;
  wire basesoc_ctrl_storage_full_30_2148;
  wire basesoc_ctrl_storage_full_29_2149;
  wire basesoc_ctrl_storage_full_27_2150;
  wire basesoc_ctrl_storage_full_26_2151;
  wire basesoc_ctrl_storage_full_24_2152;
  wire basesoc_ctrl_storage_full_23_2153;
  wire basesoc_ctrl_storage_full_22_2154;
  wire basesoc_ctrl_storage_full_19_2155;
  wire basesoc_ctrl_storage_full_17_2156;
  wire basesoc_ctrl_storage_full_16_2157;
  wire basesoc_ctrl_storage_full_15_2158;
  wire basesoc_ctrl_storage_full_13_2159;
  wire basesoc_ctrl_storage_full_11_2160;
  wire basesoc_ctrl_storage_full_8_2161;
  wire basesoc_ctrl_storage_full_7_2162;
  wire basesoc_ctrl_storage_full_2_2163;
  wire basesoc_ctrl_storage_full_1_2164;
  wire basesoc_ctrl_storage_full_0_2165;
  wire opsis_i2c_fx2_reset_storage_full_2168;
  wire opsisi2c_storage_full_2184;
  wire basesoc_sdram_phaseinjector0_address_storage_full_13_2195;
  wire basesoc_sdram_phaseinjector0_address_storage_full_12_2196;
  wire basesoc_sdram_phaseinjector0_address_storage_full_11_2197;
  wire basesoc_sdram_phaseinjector0_address_storage_full_10_2198;
  wire basesoc_sdram_phaseinjector0_address_storage_full_9_2199;
  wire basesoc_sdram_phaseinjector0_address_storage_full_8_2200;
  wire basesoc_sdram_phaseinjector1_address_storage_full_13_2210;
  wire basesoc_sdram_phaseinjector1_address_storage_full_12_2211;
  wire basesoc_sdram_phaseinjector1_address_storage_full_11_2212;
  wire basesoc_sdram_phaseinjector1_address_storage_full_10_2213;
  wire basesoc_sdram_phaseinjector1_address_storage_full_9_2214;
  wire basesoc_sdram_phaseinjector1_address_storage_full_8_2215;
  wire basesoc_sdram_phaseinjector2_address_storage_full_13_2225;
  wire basesoc_sdram_phaseinjector2_address_storage_full_12_2226;
  wire basesoc_sdram_phaseinjector2_address_storage_full_11_2227;
  wire basesoc_sdram_phaseinjector2_address_storage_full_10_2228;
  wire basesoc_sdram_phaseinjector2_address_storage_full_9_2229;
  wire basesoc_sdram_phaseinjector2_address_storage_full_8_2230;
  wire basesoc_sdram_phaseinjector3_address_storage_full_13_2240;
  wire basesoc_sdram_phaseinjector3_address_storage_full_12_2241;
  wire basesoc_sdram_phaseinjector3_address_storage_full_11_2242;
  wire basesoc_sdram_phaseinjector3_address_storage_full_10_2243;
  wire basesoc_sdram_phaseinjector3_address_storage_full_9_2244;
  wire basesoc_sdram_phaseinjector3_address_storage_full_8_2245;
  wire spiflash_bitbang_en_storage_full_2253;
  wire basesoc_en_storage_full_2254;
  wire basesoc_eventmanager_storage_full_2255;
  wire basesoc_ctrl_storage_full_28_2258;
  wire basesoc_ctrl_storage_full_25_2259;
  wire basesoc_ctrl_storage_full_21_2260;
  wire basesoc_ctrl_storage_full_20_2261;
  wire basesoc_ctrl_storage_full_18_2262;
  wire basesoc_ctrl_storage_full_14_2263;
  wire basesoc_ctrl_storage_full_12_2264;
  wire basesoc_ctrl_storage_full_10_2265;
  wire basesoc_ctrl_storage_full_9_2266;
  wire basesoc_ctrl_storage_full_6_2267;
  wire basesoc_ctrl_storage_full_5_2268;
  wire basesoc_ctrl_storage_full_4_2269;
  wire basesoc_ctrl_storage_full_3_2270;
  wire basesoc_zero_pending_2271;
  wire opsis_i2c_data_drv_2272;
  wire suart_tx_busy_2273;
  wire suart_tx_2274;
  wire suart_rx_busy_2275;
  wire suart_tx_pending_2276;
  wire suart_rx_pending_2277;
  wire suart_tx_fifo_readable_2278;
  wire suart_rx_fifo_readable_2279;
  wire spiflash_dq_oe_2280;
  wire spiflash_cs_n_2281;
  wire spiflash_bus_ack_2282;
  wire basesoc_sdram_bankmachine0_row_opened_2283;
  wire basesoc_sdram_bankmachine0_twtpcon_ready_2284;
  wire basesoc_sdram_bankmachine0_trccon_ready_2286;
  wire basesoc_sdram_bankmachine0_trascon_ready_2287;
  wire basesoc_sdram_bankmachine1_row_opened_2288;
  wire basesoc_sdram_bankmachine1_twtpcon_ready_2289;
  wire basesoc_sdram_bankmachine1_trccon_ready_2291;
  wire basesoc_sdram_bankmachine1_trascon_ready_2292;
  wire basesoc_sdram_bankmachine2_row_opened_2293;
  wire basesoc_sdram_bankmachine2_twtpcon_ready_2294;
  wire basesoc_sdram_bankmachine2_trccon_ready_2296;
  wire basesoc_sdram_bankmachine2_trascon_ready_2297;
  wire basesoc_sdram_bankmachine3_row_opened_2298;
  wire basesoc_sdram_bankmachine3_twtpcon_ready_2299;
  wire basesoc_sdram_bankmachine3_trccon_ready_2301;
  wire basesoc_sdram_bankmachine3_trascon_ready_2302;
  wire basesoc_sdram_bankmachine4_row_opened_2303;
  wire basesoc_sdram_bankmachine4_twtpcon_ready_2304;
  wire basesoc_sdram_bankmachine4_trccon_ready_2306;
  wire basesoc_sdram_bankmachine4_trascon_ready_2307;
  wire basesoc_sdram_bankmachine5_row_opened_2308;
  wire basesoc_sdram_bankmachine5_twtpcon_ready_2309;
  wire basesoc_sdram_bankmachine5_trccon_ready_2311;
  wire basesoc_sdram_bankmachine5_trascon_ready_2312;
  wire basesoc_sdram_bankmachine6_row_opened_2313;
  wire basesoc_sdram_bankmachine6_twtpcon_ready_2314;
  wire basesoc_sdram_bankmachine6_trccon_ready_2316;
  wire basesoc_sdram_bankmachine6_trascon_ready_2317;
  wire basesoc_sdram_bankmachine7_row_opened_2318;
  wire basesoc_sdram_bankmachine7_twtpcon_ready_2319;
  wire basesoc_sdram_bankmachine7_trccon_ready_2321;
  wire basesoc_sdram_bankmachine7_trascon_ready_2322;
  wire basesoc_sdram_trrdcon_count_2330;
  wire basesoc_sdram_trrdcon_ready_2331;
  wire basesoc_sdram_twtrcon_ready_2332;
  wire basesoc_grant_2333;
  wire opsis_i2c_samp_count_2_2364;
  wire basesoc_sdram_bandwidth_counter_22_2365;
  wire basesoc_sdram_bandwidth_counter_21_2366;
  wire basesoc_sdram_bandwidth_counter_20_2367;
  wire basesoc_sdram_bandwidth_counter_19_2368;
  wire basesoc_sdram_bandwidth_counter_18_2369;
  wire basesoc_sdram_bandwidth_counter_17_2370;
  wire basesoc_sdram_bandwidth_counter_16_2371;
  wire basesoc_sdram_bandwidth_counter_15_2372;
  wire basesoc_sdram_bandwidth_counter_14_2373;
  wire basesoc_sdram_bandwidth_counter_13_2374;
  wire basesoc_sdram_bandwidth_counter_12_2375;
  wire basesoc_sdram_bandwidth_counter_11_2376;
  wire basesoc_sdram_bandwidth_counter_10_2377;
  wire basesoc_sdram_bandwidth_counter_9_2378;
  wire basesoc_sdram_bandwidth_counter_8_2379;
  wire basesoc_sdram_bandwidth_counter_7_2380;
  wire basesoc_sdram_bandwidth_counter_6_2381;
  wire basesoc_sdram_bandwidth_counter_5_2382;
  wire basesoc_sdram_bandwidth_counter_4_2383;
  wire basesoc_sdram_bandwidth_counter_3_2384;
  wire basesoc_sdram_bandwidth_counter_2_2385;
  wire basesoc_sdram_bandwidth_counter_23_2386;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_31_2395;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_30_2396;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_29_2397;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_28_2398;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_27_2399;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_26_2400;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_25_2401;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_24_2402;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_23_2403;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_22_2404;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_21_2405;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_20_2406;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_19_2407;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_18_2408;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_17_2409;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_16_2410;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_15_2411;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_14_2412;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_13_2413;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_12_2414;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_11_2415;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_10_2416;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_9_2417;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_8_2418;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_31_2435;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_30_2436;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_29_2437;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_28_2438;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_27_2439;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_26_2440;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_25_2441;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_24_2442;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_23_2443;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_22_2444;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_21_2445;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_20_2446;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_19_2447;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_18_2448;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_17_2449;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_16_2450;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_15_2451;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_14_2452;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_13_2453;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_12_2454;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_11_2455;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_10_2456;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_9_2457;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_8_2458;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_31_2475;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_30_2476;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_29_2477;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_28_2478;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_27_2479;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_26_2480;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_25_2481;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_24_2482;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_23_2483;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_22_2484;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_21_2485;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_20_2486;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_19_2487;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_18_2488;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_17_2489;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_16_2490;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_15_2491;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_14_2492;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_13_2493;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_12_2494;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_11_2495;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_10_2496;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_9_2497;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_8_2498;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_31_2515;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_30_2516;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_29_2517;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_28_2518;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_27_2519;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_26_2520;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_25_2521;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_24_2522;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_23_2523;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_22_2524;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_21_2525;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_20_2526;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_19_2527;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_18_2528;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_17_2529;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_16_2530;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_15_2531;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_14_2532;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_13_2533;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_12_2534;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_11_2535;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_10_2536;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_9_2537;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_8_2538;
  wire basesoc_load_storage_full_31_2547;
  wire basesoc_load_storage_full_30_2548;
  wire basesoc_load_storage_full_29_2549;
  wire basesoc_load_storage_full_28_2550;
  wire basesoc_load_storage_full_27_2551;
  wire basesoc_load_storage_full_26_2552;
  wire basesoc_load_storage_full_25_2553;
  wire basesoc_load_storage_full_24_2554;
  wire basesoc_load_storage_full_23_2555;
  wire basesoc_load_storage_full_22_2556;
  wire basesoc_load_storage_full_21_2557;
  wire basesoc_load_storage_full_20_2558;
  wire basesoc_load_storage_full_19_2559;
  wire basesoc_load_storage_full_18_2560;
  wire basesoc_load_storage_full_17_2561;
  wire basesoc_load_storage_full_16_2562;
  wire basesoc_load_storage_full_15_2563;
  wire basesoc_load_storage_full_14_2564;
  wire basesoc_load_storage_full_13_2565;
  wire basesoc_load_storage_full_12_2566;
  wire basesoc_load_storage_full_11_2567;
  wire basesoc_load_storage_full_10_2568;
  wire basesoc_load_storage_full_9_2569;
  wire basesoc_load_storage_full_8_2570;
  wire basesoc_reload_storage_full_31_2579;
  wire basesoc_reload_storage_full_30_2580;
  wire basesoc_reload_storage_full_29_2581;
  wire basesoc_reload_storage_full_28_2582;
  wire basesoc_reload_storage_full_27_2583;
  wire basesoc_reload_storage_full_26_2584;
  wire basesoc_reload_storage_full_25_2585;
  wire basesoc_reload_storage_full_24_2586;
  wire basesoc_reload_storage_full_23_2587;
  wire basesoc_reload_storage_full_22_2588;
  wire basesoc_reload_storage_full_21_2589;
  wire basesoc_reload_storage_full_20_2590;
  wire basesoc_reload_storage_full_19_2591;
  wire basesoc_reload_storage_full_18_2592;
  wire basesoc_reload_storage_full_17_2593;
  wire basesoc_reload_storage_full_16_2594;
  wire basesoc_reload_storage_full_15_2595;
  wire basesoc_reload_storage_full_14_2596;
  wire basesoc_reload_storage_full_13_2597;
  wire basesoc_reload_storage_full_12_2598;
  wire basesoc_reload_storage_full_11_2599;
  wire basesoc_reload_storage_full_10_2600;
  wire basesoc_reload_storage_full_9_2601;
  wire basesoc_reload_storage_full_8_2602;
  wire xilinxasyncresetsynchronizerimpl1;
  wire phase_sel_INV_38_o;
  wire half_rate_phy_dfi_p1_wrdata_en;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<7> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<6> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<5> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<4> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<3> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<2> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<1> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<0> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<31> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<30> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<29> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<28> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<27> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<26> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<25> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<24> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<23> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<22> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<21> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<20> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<19> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<18> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<17> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<16> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<15> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<14> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<13> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<12> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<11> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<10> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<9> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<8> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<7> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<6> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<5> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<4> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<3> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<2> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<1> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<0> ;
  wire suart_rx_fifo_wrport_we;
  wire basesoc_sdram_inti_p0_rddata_valid;
  wire basesoc_sdram_inti_p2_rddata_valid;
  wire basesoc_csrbankarray_csrbank1_leds_out0_re;
  wire rhs_array_muxed6;
  wire rhs_array_muxed9;
  wire rhs_array_muxed10;
  wire array_muxed20;
  wire array_muxed21;
  wire array_muxed13;
  wire basesoc_port_cmd_payload_we;
  wire basesoc_tag_port_we;
  wire litedramwishbone2native_state_FSM_FFd2_2906;
  wire litedramwishbone2native_state_FSM_FFd3_2907;
  wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we;
  wire \dna_cnt[6]_PWR_1_o_LessThan_1649_o ;
  wire \dna_cnt[6]_GND_1_o_LessThan_2592_o ;
  wire spiflash4x_clk_OBUF_2917;
  wire basesoc_sdram_bankmachine0_row_hit;
  wire basesoc_sdram_bankmachine1_row_hit;
  wire basesoc_sdram_bankmachine2_row_hit;
  wire basesoc_sdram_bankmachine3_row_hit;
  wire basesoc_sdram_bankmachine4_row_hit;
  wire basesoc_sdram_bankmachine5_row_hit;
  wire basesoc_sdram_bankmachine6_row_hit;
  wire basesoc_sdram_bankmachine7_row_hit;
  wire opsisi2c_scl_o;
  wire opsisi2c_sda_o;
  wire spiflash4x_cs_n_OBUF_2929;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<31> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<30> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<29> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<28> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<27> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<26> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<25> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<24> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<23> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<22> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<21> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<20> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<19> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<18> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<17> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<16> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<15> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<14> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<13> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<12> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<11> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<10> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<9> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<8> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<7> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<6> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<5> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<4> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<3> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<2> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<1> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<0> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<31> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<30> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<29> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<28> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<27> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<26> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<25> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<24> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<23> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<22> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<21> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<20> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<19> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<18> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<17> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<16> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<15> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<14> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<13> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<12> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<11> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<10> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<9> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<8> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<7> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<6> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<5> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<4> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<3> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<2> ;
  wire GND_1_o_BUS_0013_MUX_739_o;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<31> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<30> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<29> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<28> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<27> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<26> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<25> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<24> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<23> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<22> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<21> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<20> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<19> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<18> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<17> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<16> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<15> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<14> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<13> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<12> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<11> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<10> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<9> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<8> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<7> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<6> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<5> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<4> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<3> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<2> ;
  wire GND_1_o_BUS_0015_MUX_750_o;
  wire suart_sink_valid_suart_sink_ready_AND_997_o;
  wire suart_rx_trigger;
  wire GND_1_o_GND_1_o_MUX_749_o;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2148_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2148_OUT<0> ;
  wire half_rate_phy_dqs_t_d0;
  wire half_rate_phy_drive_dq_n01_FRB_3034;
  wire half_rate_phy_dqs_t_d1;
  wire phase_sel_GND_1_o_MUX_1615_o;
  wire \spiflash_sr[31]_spiflash_bus_adr[14]_MUX_775_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[5]_MUX_784_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[0]_MUX_789_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[21]_MUX_768_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[20]_MUX_769_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[19]_MUX_770_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[18]_MUX_771_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[17]_MUX_772_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[16]_MUX_773_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[15]_MUX_774_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[13]_MUX_776_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[12]_MUX_777_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[11]_MUX_778_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[10]_MUX_779_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[9]_MUX_780_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[8]_MUX_781_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[7]_MUX_782_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[6]_MUX_783_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[4]_MUX_785_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[3]_MUX_786_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[2]_MUX_787_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[1]_MUX_788_o ;
  wire basesoc_picorv32_mem_ready;
  wire sys_rst_INV_494_o_3260;
  wire _n10444;
  wire _n10450;
  wire _n10456;
  wire _n10462;
  wire _n10468;
  wire _n10474;
  wire _n10480;
  wire _n10486;
  wire \basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o ;
  wire \basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o ;
  wire \basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o ;
  wire \basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o ;
  wire \basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o ;
  wire \basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o ;
  wire \basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o ;
  wire \basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o ;
  wire \basesoc_tag_do_tag[22]_GND_1_o_equal_824_o ;
  wire basesoc_rom_bus_cyc_basesoc_rom_bus_ack_AND_983_o;
  wire suart_tx_clear;
  wire basesoc_zero_clear;
  wire \opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2158_OUT<1> ;
  wire \opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2158_OUT<0> ;
  wire suart_rx_clear;
  wire \spiflash_sr[31]_PWR_1_o_mux_1724_OUT<7> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1724_OUT<6> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1724_OUT<5> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1724_OUT<4> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1724_OUT<3> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1724_OUT<2> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1724_OUT<1> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1724_OUT<0> ;
  wire basesoc_csrbankarray_csrbank0_scratch3_re;
  wire basesoc_csrbankarray_csrbank0_scratch2_re;
  wire basesoc_csrbankarray_csrbank0_scratch1_re;
  wire basesoc_csrbankarray_csrbank0_scratch0_re;
  wire basesoc_csrbankarray_csrbank3_master_w0_re;
  wire basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_control0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re_3378;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re;
  wire basesoc_sdram_bandwidth_update_re;
  wire basesoc_csrbankarray_csrbank5_bitbang0_re;
  wire basesoc_csrbankarray_csrbank5_bitbang_en0_re;
  wire basesoc_csrbankarray_csrbank6_load3_re;
  wire basesoc_csrbankarray_csrbank6_load2_re;
  wire basesoc_csrbankarray_csrbank6_load1_re;
  wire basesoc_csrbankarray_csrbank6_load0_re;
  wire basesoc_csrbankarray_csrbank6_reload3_re;
  wire basesoc_csrbankarray_csrbank6_reload2_re;
  wire basesoc_csrbankarray_csrbank6_reload1_re;
  wire basesoc_csrbankarray_csrbank6_reload0_re;
  wire basesoc_update_value_re;
  wire basesoc_csrbankarray_csrbank7_ev_enable0_re;
  wire suart_tx_fifo_wrport_we;
  wire opsis_i2c_data_drv_en;
  wire opsis_i2c_update_is_read;
  wire _n7032;
  wire array_muxed17_INV_395_o;
  wire array_muxed18_INV_396_o;
  wire array_muxed19_INV_397_o;
  wire array_muxed10_INV_392_o_3413;
  wire array_muxed11_INV_393_o_3414;
  wire array_muxed12_INV_394_o_3415;
  wire \basesoc_port_cmd_payload_addr[23] ;
  wire \basesoc_port_cmd_payload_addr[22] ;
  wire \basesoc_port_cmd_payload_addr[21] ;
  wire \basesoc_port_cmd_payload_addr[20] ;
  wire \basesoc_port_cmd_payload_addr[19] ;
  wire \basesoc_port_cmd_payload_addr[18] ;
  wire \basesoc_port_cmd_payload_addr[17] ;
  wire \basesoc_port_cmd_payload_addr[16] ;
  wire \basesoc_port_cmd_payload_addr[15] ;
  wire \basesoc_port_cmd_payload_addr[14] ;
  wire \basesoc_port_cmd_payload_addr[13] ;
  wire \basesoc_port_cmd_payload_addr[12] ;
  wire \basesoc_port_cmd_payload_addr[11] ;
  wire \basesoc_port_cmd_payload_addr[10] ;
  wire \basesoc_port_cmd_payload_addr[6] ;
  wire \basesoc_port_cmd_payload_addr[5] ;
  wire \basesoc_port_cmd_payload_addr[4] ;
  wire \basesoc_port_cmd_payload_addr[3] ;
  wire \basesoc_port_cmd_payload_addr[2] ;
  wire \basesoc_port_cmd_payload_addr[1] ;
  wire \basesoc_port_cmd_payload_addr[0] ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<7> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<6> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<5> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<4> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<3> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<2> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<1> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<0> ;
  wire dna_do;
  wire \opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT<3> ;
  wire \opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT<2> ;
  wire \opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT<1> ;
  wire \opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT<0> ;
  wire _n10200;
  wire suart_tx_trigger;
  wire \spiflash_counter[7]_PWR_1_o_equal_1728_o ;
  wire \spiflash_counter[7]_GND_1_o_equal_1727_o ;
  wire \basesoc_sdram_generator_counter[5]_PWR_1_o_equal_1752_o ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_equal_1751_o ;
  wire basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce;
  wire hdled_OBUF_3480;
  wire pwled_OBUF_3481;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<0> ;
  wire GND_1_o_GND_1_o_MUX_738_o;
  wire basesoc_csrbankarray_sel;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<0> ;
  wire suart_tx_fifo_do_read;
  wire basesoc_sdram_timer_done;
  wire opsis_i2c_data_drv_stop;
  wire basesoc_sdram_choose_cmd_cmd_payload_ras_basesoc_sdram_choose_cmd_cmd_payload_we_AND_279_o;
  wire \suart_tx_reg[0]_PWR_1_o_MUX_730_o ;
  wire \spiflash_counter[7]_GND_1_o_mux_1736_OUT<7> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1736_OUT<6> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1736_OUT<5> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1736_OUT<4> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1736_OUT<3> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1736_OUT<2> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1736_OUT<1> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1736_OUT<0> ;
  wire \spiflash_sr[31]_GND_1_o_MUX_790_o ;
  wire \spiflash_sr[31]_GND_1_o_MUX_791_o ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<5> ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<4> ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<3> ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<2> ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<1> ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<0> ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_equal_1750_o ;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<0> ;
  wire basesoc_zero_trigger;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable;
  wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable;
  wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable;
  wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable;
  wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable;
  wire suart_rx_fifo_do_read;
  wire _n10639_inv;
  wire _n10594_inv_3605;
  wire _n10667_inv;
  wire _n10679_inv_3607;
  wire _n11179_inv;
  wire _n11189_inv;
  wire _n11199_inv;
  wire _n11209_inv;
  wire _n11219_inv;
  wire _n11229_inv;
  wire _n11239_inv;
  wire _n11249_inv;
  wire _n11261_inv;
  wire _n11277_inv_3617;
  wire opsis_i2c_fx2_reset_storage_full_inv;
  wire _n10588_inv;
  wire spiflash_oe_inv;
  wire _n10610_inv;
  wire opsisi2c_sda_oe_inv;
  wire opsisi2c_storage_full_inv;
  wire _n10598_inv;
  wire _n10867_inv;
  wire opsisi2c_scl_oe_inv;
  wire \opsisi2c_state_FSM_FFd3-In3 ;
  wire \opsisi2c_state_FSM_FFd2-In5 ;
  wire \opsisi2c_state_FSM_FFd1-In3 ;
  wire \opsisi2c_state_FSM_FFd4-In1 ;
  wire \multiplexer_state_FSM_FFd3-In ;
  wire \multiplexer_state_FSM_FFd2-In ;
  wire \multiplexer_state_FSM_FFd1-In_3633 ;
  wire \litedramwishbone2native_state_FSM_FFd4-In ;
  wire \litedramwishbone2native_state_FSM_FFd3-In ;
  wire \litedramwishbone2native_state_FSM_FFd2-In ;
  wire \litedramwishbone2native_state_FSM_FFd1-In ;
  wire litedramwishbone2native_state_FSM_FFd4_3638;
  wire front_panel_switches_inv;
  wire _n11269_inv;
  wire Mcount_front_panel_count;
  wire Mcount_front_panel_count1;
  wire Mcount_front_panel_count2;
  wire Mcount_front_panel_count3;
  wire Mcount_front_panel_count4;
  wire Mcount_front_panel_count5;
  wire Mcount_front_panel_count6;
  wire Mcount_front_panel_count7;
  wire Mcount_front_panel_count8;
  wire Mcount_front_panel_count9;
  wire Mcount_front_panel_count10;
  wire Mcount_front_panel_count11;
  wire Mcount_front_panel_count12;
  wire Mcount_front_panel_count13;
  wire Mcount_front_panel_count14;
  wire Mcount_front_panel_count15;
  wire Mcount_front_panel_count16;
  wire Mcount_front_panel_count17;
  wire Mcount_front_panel_count18;
  wire Mcount_front_panel_count19;
  wire Mcount_front_panel_count20;
  wire Mcount_front_panel_count21;
  wire Mcount_front_panel_count22;
  wire Mcount_front_panel_count23;
  wire Mcount_front_panel_count24;
  wire Mcount_front_panel_count25;
  wire n2016_inv_3718;
  wire Result;
  wire Mcount_basesoc_sdram_timer_count;
  wire Mcount_basesoc_sdram_timer_count1;
  wire Mcount_basesoc_sdram_timer_count2;
  wire Mcount_basesoc_sdram_timer_count3;
  wire Mcount_basesoc_sdram_timer_count4;
  wire Mcount_basesoc_sdram_timer_count5;
  wire Mcount_basesoc_sdram_timer_count6;
  wire Mcount_basesoc_sdram_timer_count7;
  wire Mcount_basesoc_sdram_timer_count8;
  wire \Result<0>2 ;
  wire \Result<1>2 ;
  wire \Result<2>2 ;
  wire \Result<3>2 ;
  wire \Result<4>1 ;
  wire \Result<5>1 ;
  wire \Result<6>1_3764 ;
  wire _n10576_inv;
  wire \Result<0>3 ;
  wire \Result<1>3 ;
  wire \Result<2>3 ;
  wire \Result<3>3 ;
  wire \Result<4>2 ;
  wire \Result<5>2 ;
  wire \Result<6>2 ;
  wire \Result<7>1 ;
  wire \Result<8>1 ;
  wire \Result<9>1 ;
  wire \Result<10>1 ;
  wire _n10582_inv;
  wire Mcount_basesoc_counter;
  wire Mcount_basesoc_counter1;
  wire \Result<0>4 ;
  wire \Result<1>4 ;
  wire \Result<2>4 ;
  wire \Result<3>4 ;
  wire _n10613_inv;
  wire Mcount_suart_tx_bitcount;
  wire Mcount_suart_tx_bitcount1;
  wire Mcount_suart_tx_bitcount2;
  wire Mcount_suart_tx_bitcount3;
  wire _n10618_inv;
  wire Mcount_suart_rx_bitcount;
  wire Mcount_suart_rx_bitcount1;
  wire Mcount_suart_rx_bitcount2;
  wire Mcount_suart_rx_bitcount3;
  wire \Result<0>5 ;
  wire \Result<1>5 ;
  wire \Result<2>5 ;
  wire \Result<3>5 ;
  wire _n10646_inv;
  wire \Result<0>6 ;
  wire \Result<1>6 ;
  wire \Result<2>6 ;
  wire \Result<3>6 ;
  wire \Result<4>3 ;
  wire \Result<0>7 ;
  wire \Result<1>7 ;
  wire \Result<2>7 ;
  wire \Result<3>7 ;
  wire \Result<0>8 ;
  wire \Result<1>8 ;
  wire \Result<2>8 ;
  wire \Result<3>8 ;
  wire \Result<0>9 ;
  wire \Result<1>9 ;
  wire \Result<2>9 ;
  wire _n10653_inv;
  wire \Result<0>10 ;
  wire \Result<1>10 ;
  wire \Result<2>10 ;
  wire \Result<3>9 ;
  wire \Result<4>4 ;
  wire \Result<0>11 ;
  wire \Result<1>11 ;
  wire \Result<2>11 ;
  wire _n10697_inv;
  wire Mcount_basesoc_sdram_bankmachine0_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine0_trascon_count1;
  wire _n10690_inv;
  wire \Result<0>12 ;
  wire \Result<1>12 ;
  wire \Result<2>12 ;
  wire \Result<3>10 ;
  wire _n10695_inv;
  wire Mcount_basesoc_sdram_bankmachine0_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine0_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine0_twtpcon_count2;
  wire _n10708_inv;
  wire \Result<0>13 ;
  wire \Result<1>13 ;
  wire \Result<2>13 ;
  wire \Result<3>11 ;
  wire \Result<0>14 ;
  wire \Result<1>14 ;
  wire \Result<2>14 ;
  wire \Result<0>15 ;
  wire \Result<1>15 ;
  wire \Result<2>15 ;
  wire _n10713_inv;
  wire Mcount_basesoc_sdram_bankmachine1_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine1_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine1_twtpcon_count2;
  wire _n10715_inv;
  wire Mcount_basesoc_sdram_bankmachine1_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine1_trascon_count1;
  wire \Result<0>16 ;
  wire \Result<1>16 ;
  wire \Result<2>16 ;
  wire \Result<0>17 ;
  wire \Result<1>17 ;
  wire \Result<2>17 ;
  wire _n10733_inv;
  wire Mcount_basesoc_sdram_bankmachine2_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine2_trascon_count1;
  wire _n10726_inv;
  wire \Result<0>18 ;
  wire \Result<1>18 ;
  wire \Result<2>18 ;
  wire \Result<3>12 ;
  wire _n10731_inv;
  wire Mcount_basesoc_sdram_bankmachine2_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine2_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine2_twtpcon_count2;
  wire _n10744_inv;
  wire \Result<0>19 ;
  wire \Result<1>19 ;
  wire \Result<2>19 ;
  wire \Result<3>13 ;
  wire \Result<0>20 ;
  wire \Result<1>20 ;
  wire \Result<2>20 ;
  wire \Result<0>21 ;
  wire \Result<1>21 ;
  wire \Result<2>21_3905 ;
  wire \Result<0>22 ;
  wire \Result<1>22 ;
  wire \Result<2>22 ;
  wire _n10749_inv;
  wire Mcount_basesoc_sdram_bankmachine3_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine3_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine3_twtpcon_count2;
  wire _n10751_inv;
  wire Mcount_basesoc_sdram_bankmachine3_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine3_trascon_count1;
  wire \Result<0>23 ;
  wire \Result<1>23 ;
  wire \Result<2>23 ;
  wire _n10762_inv;
  wire \Result<0>24 ;
  wire \Result<1>24 ;
  wire \Result<2>24 ;
  wire \Result<3>14 ;
  wire _n10769_inv;
  wire Mcount_basesoc_sdram_bankmachine4_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine4_trascon_count1;
  wire _n10767_inv;
  wire Mcount_basesoc_sdram_bankmachine4_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine4_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine4_twtpcon_count2;
  wire _n10780_inv;
  wire \Result<0>25 ;
  wire \Result<1>25 ;
  wire \Result<2>25 ;
  wire \Result<3>15 ;
  wire \Result<0>26 ;
  wire \Result<1>26 ;
  wire \Result<2>26 ;
  wire \Result<0>27 ;
  wire \Result<1>27 ;
  wire \Result<2>27 ;
  wire \Result<0>28 ;
  wire \Result<1>28 ;
  wire \Result<2>28 ;
  wire _n10785_inv;
  wire Mcount_basesoc_sdram_bankmachine5_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine5_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine5_twtpcon_count2;
  wire _n10787_inv;
  wire Mcount_basesoc_sdram_bankmachine5_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine5_trascon_count1;
  wire _n10803_inv;
  wire Mcount_basesoc_sdram_bankmachine6_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine6_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine6_twtpcon_count2;
  wire \Result<0>29 ;
  wire \Result<1>29 ;
  wire \Result<2>29 ;
  wire _n10798_inv;
  wire \Result<0>30 ;
  wire \Result<1>30 ;
  wire \Result<2>30 ;
  wire \Result<3>16 ;
  wire _n10805_inv;
  wire Mcount_basesoc_sdram_bankmachine6_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine6_trascon_count1;
  wire \Result<0>31 ;
  wire \Result<1>31 ;
  wire \Result<2>31 ;
  wire \Result<0>32 ;
  wire \Result<1>32 ;
  wire \Result<2>32 ;
  wire _n10816_inv;
  wire \Result<0>33 ;
  wire \Result<1>33 ;
  wire \Result<2>33 ;
  wire \Result<3>17 ;
  wire _n10825_inv;
  wire Mcount_basesoc_sdram_twtrcon_count;
  wire Mcount_basesoc_sdram_twtrcon_count1;
  wire Mcount_basesoc_sdram_twtrcon_count2;
  wire _n10821_inv;
  wire Mcount_basesoc_sdram_bankmachine7_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine7_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine7_twtpcon_count2;
  wire _n10823_inv;
  wire Mcount_basesoc_sdram_bankmachine7_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine7_trascon_count1;
  wire _n10833_inv;
  wire \basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ;
  wire Mcount_basesoc_sdram_bandwidth_nreads;
  wire Mcount_basesoc_sdram_bandwidth_nreads1;
  wire Mcount_basesoc_sdram_bandwidth_nreads2;
  wire Mcount_basesoc_sdram_bandwidth_nreads3;
  wire Mcount_basesoc_sdram_bandwidth_nreads4;
  wire Mcount_basesoc_sdram_bandwidth_nreads5;
  wire Mcount_basesoc_sdram_bandwidth_nreads6;
  wire Mcount_basesoc_sdram_bandwidth_nreads7;
  wire Mcount_basesoc_sdram_bandwidth_nreads8;
  wire Mcount_basesoc_sdram_bandwidth_nreads9;
  wire Mcount_basesoc_sdram_bandwidth_nreads10;
  wire Mcount_basesoc_sdram_bandwidth_nreads11;
  wire Mcount_basesoc_sdram_bandwidth_nreads12;
  wire Mcount_basesoc_sdram_bandwidth_nreads13;
  wire Mcount_basesoc_sdram_bandwidth_nreads14;
  wire Mcount_basesoc_sdram_bandwidth_nreads15;
  wire Mcount_basesoc_sdram_bandwidth_nreads16;
  wire Mcount_basesoc_sdram_bandwidth_nreads17;
  wire Mcount_basesoc_sdram_bandwidth_nreads18;
  wire Mcount_basesoc_sdram_bandwidth_nreads19;
  wire Mcount_basesoc_sdram_bandwidth_nreads20;
  wire Mcount_basesoc_sdram_bandwidth_nreads21;
  wire Mcount_basesoc_sdram_bandwidth_nreads22;
  wire Mcount_basesoc_sdram_bandwidth_nreads23;
  wire _n10839_inv;
  wire Mcount_basesoc_sdram_bandwidth_nwrites;
  wire Mcount_basesoc_sdram_bandwidth_nwrites1;
  wire Mcount_basesoc_sdram_bandwidth_nwrites2;
  wire Mcount_basesoc_sdram_bandwidth_nwrites3;
  wire Mcount_basesoc_sdram_bandwidth_nwrites4;
  wire Mcount_basesoc_sdram_bandwidth_nwrites5;
  wire Mcount_basesoc_sdram_bandwidth_nwrites6;
  wire Mcount_basesoc_sdram_bandwidth_nwrites7;
  wire Mcount_basesoc_sdram_bandwidth_nwrites8;
  wire Mcount_basesoc_sdram_bandwidth_nwrites9;
  wire Mcount_basesoc_sdram_bandwidth_nwrites10;
  wire Mcount_basesoc_sdram_bandwidth_nwrites11;
  wire Mcount_basesoc_sdram_bandwidth_nwrites12;
  wire Mcount_basesoc_sdram_bandwidth_nwrites13;
  wire Mcount_basesoc_sdram_bandwidth_nwrites14;
  wire Mcount_basesoc_sdram_bandwidth_nwrites15;
  wire Mcount_basesoc_sdram_bandwidth_nwrites16;
  wire Mcount_basesoc_sdram_bandwidth_nwrites17;
  wire Mcount_basesoc_sdram_bandwidth_nwrites18;
  wire Mcount_basesoc_sdram_bandwidth_nwrites19;
  wire Mcount_basesoc_sdram_bandwidth_nwrites20;
  wire Mcount_basesoc_sdram_bandwidth_nwrites21;
  wire Mcount_basesoc_sdram_bandwidth_nwrites22;
  wire Mcount_basesoc_sdram_bandwidth_nwrites23;
  wire basesoc_wait_inv_4134;
  wire Mcount_basesoc_count;
  wire Mcount_basesoc_count1;
  wire Mcount_basesoc_count2;
  wire Mcount_basesoc_count3;
  wire Mcount_basesoc_count4;
  wire Mcount_basesoc_count5;
  wire Mcount_basesoc_count6;
  wire Mcount_basesoc_count7;
  wire Mcount_basesoc_count8;
  wire Mcount_basesoc_count9;
  wire Mcount_basesoc_count10;
  wire Mcount_basesoc_count11;
  wire Mcount_basesoc_count12;
  wire Mcount_basesoc_count13;
  wire Mcount_basesoc_count14;
  wire Mcount_basesoc_count15;
  wire Mcount_basesoc_count16;
  wire Mcount_basesoc_count17;
  wire Mcount_basesoc_count18;
  wire Mcount_basesoc_count19;
  wire \refresher_state_FSM_FFd2-In ;
  wire \refresher_state_FSM_FFd1-In ;
  wire basesoc_sdram_max_time0_inv;
  wire \Result<3>18 ;
  wire \Result<4>5 ;
  wire basesoc_sdram_max_time1_inv;
  wire \Result<3>19 ;
  wire write_ctrl_4201;
  wire write_ctrl1_4202;
  wire write_ctrl2_4203;
  wire write_ctrl3_4204;
  wire write_ctrl4_4205;
  wire write_ctrl5_4206;
  wire write_ctrl6_4207;
  wire write_ctrl7_4208;
  wire write_ctrl8_4209;
  wire write_ctrl9_4210;
  wire write_ctrl10_4211;
  wire write_ctrl11_4212;
  wire write_ctrl12_4213;
  wire write_ctrl13_4214;
  wire write_ctrl14_4215;
  wire write_ctrl15_4216;
  wire write_ctrl16_4217;
  wire write_ctrl17_4218;
  wire write_ctrl18_4219;
  wire write_ctrl19_4220;
  wire write_ctrl20_4221;
  wire write_ctrl21_4222;
  wire write_ctrl22_4223;
  wire write_ctrl23_4224;
  wire write_ctrl24_4225;
  wire write_ctrl25_4226;
  wire write_ctrl26_4227;
  wire write_ctrl27_4228;
  wire write_ctrl28_4229;
  wire write_ctrl29_4230;
  wire write_ctrl30_4231;
  wire write_ctrl31_4232;
  wire write_ctrl32_4233;
  wire write_ctrl33_4234;
  wire write_ctrl34_4235;
  wire write_ctrl35_4236;
  wire write_ctrl36_4237;
  wire write_ctrl37_4238;
  wire write_ctrl38_4239;
  wire write_ctrl39_4240;
  wire write_ctrl40_4241;
  wire write_ctrl41_4242;
  wire write_ctrl42_4243;
  wire write_ctrl43_4244;
  wire write_ctrl44_4245;
  wire write_ctrl45_4246;
  wire write_ctrl46_4247;
  wire write_ctrl47_4248;
  wire write_ctrl48_4249;
  wire write_ctrl49_4250;
  wire write_ctrl50_4251;
  wire write_ctrl51_4252;
  wire write_ctrl52_4253;
  wire write_ctrl53_4254;
  wire write_ctrl54_4255;
  wire write_ctrl55_4256;
  wire write_ctrl56_4257;
  wire write_ctrl57_4258;
  wire write_ctrl58_4259;
  wire write_ctrl59_4260;
  wire write_ctrl60_4261;
  wire write_ctrl61_4262;
  wire write_ctrl62_4263;
  wire write_ctrl63_4264;
  wire N18;
  wire N19;
  wire N20;
  wire N21;
  wire N22;
  wire N23;
  wire N24;
  wire N25;
  wire N26;
  wire N27;
  wire N28;
  wire N29;
  wire N30;
  wire N31;
  wire N32;
  wire N33;
  wire N34;
  wire N35;
  wire N36;
  wire N37;
  wire N38;
  wire N39;
  wire N40;
  wire N41;
  wire N42;
  wire N43;
  wire N44;
  wire N45;
  wire N46;
  wire N47;
  wire N48;
  wire N49;
  wire N82;
  wire N83;
  wire N84;
  wire N85;
  wire N86;
  wire N87;
  wire N88;
  wire N89;
  wire N90;
  wire N91;
  wire N92;
  wire N93;
  wire N94;
  wire N95;
  wire N96;
  wire N97;
  wire N98;
  wire N99;
  wire N100;
  wire N101;
  wire N102;
  wire N103;
  wire N104;
  wire N105;
  wire N106;
  wire N107;
  wire N108;
  wire N109;
  wire N110;
  wire N111;
  wire N112;
  wire N113;
  wire N146;
  wire N147;
  wire N148;
  wire N149;
  wire N150;
  wire N151;
  wire N152;
  wire N153;
  wire N154;
  wire N155;
  wire N156;
  wire N157;
  wire N158;
  wire N159;
  wire N160;
  wire N161;
  wire N162;
  wire N163;
  wire N164;
  wire N165;
  wire N166;
  wire N167;
  wire N168;
  wire N169;
  wire N170;
  wire N171;
  wire N172;
  wire N173;
  wire N174;
  wire N175;
  wire N176;
  wire N177;
  wire N210;
  wire N211;
  wire N212;
  wire N213;
  wire N214;
  wire N215;
  wire N216;
  wire N217;
  wire N218;
  wire N219;
  wire N220;
  wire N221;
  wire N222;
  wire N223;
  wire N224;
  wire N225;
  wire N226;
  wire N227;
  wire N228;
  wire N229;
  wire N230;
  wire N231;
  wire N232;
  wire N233;
  wire N234;
  wire N235;
  wire N236;
  wire N237;
  wire N238;
  wire N239;
  wire N240;
  wire N241;
  wire N274;
  wire N275;
  wire N276;
  wire N277;
  wire N278;
  wire N279;
  wire N280;
  wire N281;
  wire N282;
  wire N283;
  wire N284;
  wire N285;
  wire N286;
  wire N287;
  wire N288;
  wire N289;
  wire N290;
  wire N291;
  wire N292;
  wire N293;
  wire N294;
  wire N295;
  wire N296;
  wire N297;
  wire N298;
  wire N299;
  wire N300;
  wire N301;
  wire N302;
  wire N303;
  wire N304;
  wire N305;
  wire N338;
  wire N339;
  wire N340;
  wire N341;
  wire N342;
  wire N343;
  wire N344;
  wire N345;
  wire N346;
  wire N347;
  wire N348;
  wire N349;
  wire N350;
  wire N351;
  wire N352;
  wire N353;
  wire N354;
  wire N355;
  wire N356;
  wire N357;
  wire N358;
  wire N359;
  wire N360;
  wire N361;
  wire N362;
  wire N363;
  wire N364;
  wire N365;
  wire N366;
  wire N367;
  wire N368;
  wire N369;
  wire N402;
  wire N403;
  wire N404;
  wire N405;
  wire N406;
  wire N407;
  wire N408;
  wire N409;
  wire N410;
  wire N411;
  wire N412;
  wire N413;
  wire N414;
  wire N415;
  wire N416;
  wire N417;
  wire N418;
  wire N419;
  wire N420;
  wire N421;
  wire N422;
  wire N423;
  wire N424;
  wire N425;
  wire N426;
  wire N427;
  wire N428;
  wire N429;
  wire N430;
  wire N431;
  wire N432;
  wire N433;
  wire N466;
  wire N467;
  wire N468;
  wire N469;
  wire N470;
  wire N471;
  wire N472;
  wire N473;
  wire N474;
  wire N475;
  wire N476;
  wire N477;
  wire N478;
  wire N479;
  wire N480;
  wire N481;
  wire N482;
  wire N483;
  wire N484;
  wire N485;
  wire N486;
  wire N487;
  wire N488;
  wire N489;
  wire N490;
  wire N491;
  wire N492;
  wire N493;
  wire N494;
  wire N495;
  wire N496;
  wire N497;
  wire N530;
  wire N531;
  wire N532;
  wire N533;
  wire N534;
  wire N535;
  wire N536;
  wire N537;
  wire N538;
  wire N539;
  wire N540;
  wire N541;
  wire N542;
  wire N543;
  wire N544;
  wire N545;
  wire N546;
  wire N547;
  wire N548;
  wire N549;
  wire N550;
  wire N551;
  wire N552;
  wire N553;
  wire N554;
  wire N555;
  wire N556;
  wire N557;
  wire N558;
  wire N559;
  wire N560;
  wire N561;
  wire N594;
  wire N595;
  wire N596;
  wire N597;
  wire N598;
  wire N599;
  wire N600;
  wire N601;
  wire N602;
  wire N603;
  wire N604;
  wire N605;
  wire N606;
  wire N607;
  wire N608;
  wire N609;
  wire N610;
  wire N611;
  wire N612;
  wire N613;
  wire N614;
  wire N615;
  wire N616;
  wire N617;
  wire N618;
  wire N619;
  wire N620;
  wire N621;
  wire N622;
  wire N623;
  wire N624;
  wire N625;
  wire N658;
  wire N659;
  wire N660;
  wire N661;
  wire N662;
  wire N663;
  wire N664;
  wire N665;
  wire N666;
  wire N667;
  wire N668;
  wire N669;
  wire N670;
  wire N671;
  wire N672;
  wire N673;
  wire N674;
  wire N675;
  wire N676;
  wire N677;
  wire N678;
  wire N679;
  wire N680;
  wire N681;
  wire N682;
  wire N683;
  wire N684;
  wire N685;
  wire N686;
  wire N687;
  wire N688;
  wire N689;
  wire N722;
  wire N723;
  wire N724;
  wire N725;
  wire N726;
  wire N727;
  wire N728;
  wire N729;
  wire N730;
  wire N731;
  wire N732;
  wire N733;
  wire N734;
  wire N735;
  wire N736;
  wire N737;
  wire N738;
  wire N739;
  wire N740;
  wire N741;
  wire N742;
  wire N743;
  wire N744;
  wire N745;
  wire N746;
  wire N747;
  wire N748;
  wire N749;
  wire N750;
  wire N751;
  wire N752;
  wire N753;
  wire N786;
  wire N787;
  wire N788;
  wire N789;
  wire N790;
  wire N791;
  wire N792;
  wire N793;
  wire N794;
  wire N795;
  wire N796;
  wire N797;
  wire N798;
  wire N799;
  wire N800;
  wire N801;
  wire N802;
  wire N803;
  wire N804;
  wire N805;
  wire N806;
  wire N807;
  wire N808;
  wire N809;
  wire N810;
  wire N811;
  wire N812;
  wire N813;
  wire N814;
  wire N815;
  wire N816;
  wire N817;
  wire N850;
  wire N851;
  wire N852;
  wire N853;
  wire N854;
  wire N855;
  wire N856;
  wire N857;
  wire N858;
  wire N859;
  wire N860;
  wire N861;
  wire N862;
  wire N863;
  wire N864;
  wire N865;
  wire N866;
  wire N867;
  wire N868;
  wire N869;
  wire N870;
  wire N871;
  wire N872;
  wire N873;
  wire N874;
  wire N875;
  wire N876;
  wire N877;
  wire N878;
  wire N879;
  wire N880;
  wire N881;
  wire N914;
  wire N915;
  wire N916;
  wire N917;
  wire N918;
  wire N919;
  wire N920;
  wire N921;
  wire N922;
  wire N923;
  wire N924;
  wire N925;
  wire N926;
  wire N927;
  wire N928;
  wire N929;
  wire N930;
  wire N931;
  wire N932;
  wire N933;
  wire N934;
  wire N935;
  wire N936;
  wire N937;
  wire N938;
  wire N939;
  wire N940;
  wire N941;
  wire N942;
  wire N943;
  wire N944;
  wire N945;
  wire N978;
  wire N979;
  wire N980;
  wire N981;
  wire N982;
  wire N983;
  wire N984;
  wire N985;
  wire N986;
  wire N987;
  wire N988;
  wire N989;
  wire N990;
  wire N991;
  wire N992;
  wire N993;
  wire N994;
  wire N995;
  wire N996;
  wire N997;
  wire N998;
  wire N999;
  wire N1000;
  wire N1001;
  wire N1002;
  wire N1003;
  wire N1004;
  wire N1005;
  wire N1006;
  wire N1007;
  wire N1008;
  wire N1009;
  wire inst_LPM_FF_3_4777;
  wire inst_LPM_FF_2_4778;
  wire inst_LPM_FF_1_4779;
  wire inst_LPM_FF_0_4780;
  wire Result2;
  wire \cache_state_FSM_FFd3-In ;
  wire \cache_state_FSM_FFd2-In ;
  wire \cache_state_FSM_FFd1-In ;
  wire cache_state_FSM_FFd3_4785;
  wire cache_state_FSM_FFd2_4786;
  wire \bankmachine1_state_FSM_FFd3-In ;
  wire \bankmachine1_state_FSM_FFd2-In ;
  wire \bankmachine1_state_FSM_FFd1-In ;
  wire bankmachine1_state_FSM_FFd3_4790;
  wire bankmachine1_state_FSM_FFd2_4791;
  wire \bankmachine0_state_FSM_FFd3-In ;
  wire \bankmachine0_state_FSM_FFd2-In ;
  wire \bankmachine0_state_FSM_FFd1-In ;
  wire bankmachine0_state_FSM_FFd3_4795;
  wire bankmachine0_state_FSM_FFd2_4796;
  wire \bankmachine2_state_FSM_FFd3-In ;
  wire \bankmachine2_state_FSM_FFd2-In ;
  wire \bankmachine2_state_FSM_FFd1-In ;
  wire bankmachine2_state_FSM_FFd3_4800;
  wire bankmachine2_state_FSM_FFd2_4801;
  wire \bankmachine3_state_FSM_FFd3-In ;
  wire \bankmachine3_state_FSM_FFd2-In ;
  wire \bankmachine3_state_FSM_FFd1-In ;
  wire bankmachine3_state_FSM_FFd3_4805;
  wire bankmachine3_state_FSM_FFd2_4806;
  wire \bankmachine4_state_FSM_FFd3-In ;
  wire \bankmachine4_state_FSM_FFd2-In ;
  wire \bankmachine4_state_FSM_FFd1-In ;
  wire bankmachine4_state_FSM_FFd3_4810;
  wire bankmachine4_state_FSM_FFd2_4811;
  wire \bankmachine5_state_FSM_FFd3-In ;
  wire \bankmachine5_state_FSM_FFd2-In ;
  wire \bankmachine5_state_FSM_FFd1-In ;
  wire bankmachine5_state_FSM_FFd3_4815;
  wire bankmachine5_state_FSM_FFd2_4816;
  wire \bankmachine6_state_FSM_FFd3-In ;
  wire \bankmachine6_state_FSM_FFd2-In ;
  wire \bankmachine6_state_FSM_FFd1-In ;
  wire bankmachine6_state_FSM_FFd3_4820;
  wire bankmachine6_state_FSM_FFd2_4821;
  wire \bankmachine7_state_FSM_FFd3-In ;
  wire \bankmachine7_state_FSM_FFd2-In ;
  wire \bankmachine7_state_FSM_FFd1-In ;
  wire bankmachine7_state_FSM_FFd3_4825;
  wire bankmachine7_state_FSM_FFd2_4826;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd8-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd7-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd6-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd5-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd4-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd3-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In ;
  wire opsis_i2c_slave_addr_re_0;
  wire half_rate_phy_phase_half_half_rate_phy_phase_sys_equal_1621_o1_4844;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<0>_4845 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<1> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<1>_4847 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<2> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<2>_4849 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<3> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<3>_4851 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<4> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<4>_4853 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<5> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<5>_4855 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<6> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<6>_4857 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<7> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<7>_4859 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<8> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<8>_4861 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<9> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<9>_4863 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<10> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<10>_4865 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<11> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<11>_4867 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<12> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<12>_4869 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<13> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<13>_4871 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<14> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<14>_4873 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<15> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<15>_4875 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<16> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<16>_4877 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<17> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<17>_4879 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<18> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<18>_4881 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<19> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<19>_4883 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<20> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<20>_4885 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<21> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<21>_4887 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<22> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<22>_4889 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<23> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<23>_4891 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<24> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<24>_4893 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<25> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<25>_4895 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<26> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<26>_4897 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<27> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<27>_4899 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<28> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<28>_4901 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<29> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<29>_4903 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<30> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<30>_4905 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<31> ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<0>_4997 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<0>_4998 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<1>_4999 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<1>_5000 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<2>_5001 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<2>_5002 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<3>_5003 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<3>_5004 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<4>_5005 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<0>_5006 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<0>_5007 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<1>_5008 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<1>_5009 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<2>_5010 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<2>_5011 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<3>_5012 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<3>_5013 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<4>_5014 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<0>_5015 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<0>_5016 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<1>_5017 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<1>_5018 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<2>_5019 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<2>_5020 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<3>_5021 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<3>_5022 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<4>_5023 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<0>_5024 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<0>_5025 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<1>_5026 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<1>_5027 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<2>_5028 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<2>_5029 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<3>_5030 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<3>_5031 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<4>_5032 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<0>_5033 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<0>_5034 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<1>_5035 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<1>_5036 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<2>_5037 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<2>_5038 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<3>_5039 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<3>_5040 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<4>_5041 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<0>_5042 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<0>_5043 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<1>_5044 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<1>_5045 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<2>_5046 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<2>_5047 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<3>_5048 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<3>_5049 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<4>_5050 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<0>_5051 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<0>_5052 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<1>_5053 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<1>_5054 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<2>_5055 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<2>_5056 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<3>_5057 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<3>_5058 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<4>_5059 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<0>_5060 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<0>_5061 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<1>_5062 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<1>_5063 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<2>_5064 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<2>_5065 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<3>_5066 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<3>_5067 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<4>_5068 ;
  wire \Madd_n6131_lut[2] ;
  wire \Madd_n6131_lut[4] ;
  wire \Madd_n6131_lut[5] ;
  wire \Madd_n6131_lut[7] ;
  wire \Madd_n6131_lut[9] ;
  wire \Madd_n6131_lut[10] ;
  wire \Madd_n6131_lut[11] ;
  wire \Madd_n6131_lut[12] ;
  wire \Madd_n6131_lut[13] ;
  wire \Madd_n6131_lut[14] ;
  wire \Madd_n6131_lut[15] ;
  wire \Madd_n6131_lut[17] ;
  wire \Madd_n6131_lut[18] ;
  wire \Madd_n6131_lut[20] ;
  wire \Madd_n6131_lut[23] ;
  wire \Madd_n6127_lut[2] ;
  wire \Madd_n6127_lut[4] ;
  wire \Madd_n6127_lut[5] ;
  wire \Madd_n6127_lut[7] ;
  wire \Madd_n6127_lut[9] ;
  wire \Madd_n6127_lut[10] ;
  wire \Madd_n6127_lut[11] ;
  wire \Madd_n6127_lut[12] ;
  wire \Madd_n6127_lut[13] ;
  wire \Madd_n6127_lut[14] ;
  wire \Madd_n6127_lut[15] ;
  wire \Madd_n6127_lut[17] ;
  wire \Madd_n6127_lut[18] ;
  wire \Madd_n6127_lut[20] ;
  wire \Madd_n6127_lut[23] ;
  wire Mmux__n10200_4_5159;
  wire Mmux__n10200_3_5160;
  wire basesoc_done_mmx_out31;
  wire basesoc_done_mmx_out30;
  wire basesoc_done_mmx_out29;
  wire basesoc_done_mmx_out28;
  wire basesoc_done_mmx_out27;
  wire basesoc_done_mmx_out26;
  wire basesoc_done_mmx_out25;
  wire basesoc_done_mmx_out24;
  wire basesoc_done_mmx_out23;
  wire basesoc_done_mmx_out22;
  wire basesoc_done_mmx_out21;
  wire basesoc_done_mmx_out20;
  wire basesoc_done_mmx_out19;
  wire basesoc_done_mmx_out18;
  wire basesoc_done_mmx_out17;
  wire basesoc_done_mmx_out16;
  wire basesoc_done_mmx_out15;
  wire basesoc_done_mmx_out14;
  wire basesoc_done_mmx_out13;
  wire basesoc_done_mmx_out12;
  wire basesoc_done_mmx_out11;
  wire basesoc_done_mmx_out10;
  wire basesoc_done_mmx_out9;
  wire basesoc_done_mmx_out8;
  wire basesoc_done_mmx_out7;
  wire basesoc_done_mmx_out6;
  wire basesoc_done_mmx_out5;
  wire basesoc_done_mmx_out4;
  wire basesoc_done_mmx_out3;
  wire basesoc_done_mmx_out2;
  wire basesoc_done_mmx_out1;
  wire basesoc_done_mmx_out;
  wire opsis_i2c_samp_carry_5193;
  wire spiflash_clk_5194;
  wire opsis_i2c_samp_count_1_5195;
  wire mux102_8_5222;
  wire mux102_133_5223;
  wire mux102_132_5224;
  wire mux102_125_5225;
  wire mux102_71_5226;
  wire mux102_131_5227;
  wire mux102_124_5228;
  wire mux102_123_5229;
  wire mux102_113_5230;
  wire mux102_7_5231;
  wire mux102_13_5232;
  wire mux102_122_5233;
  wire mux102_121_5234;
  wire mux102_112_5235;
  wire mux102_6_5236;
  wire mux102_12_5237;
  wire mux102_111_5238;
  wire mux102_11_5239;
  wire mux102_10_5240;
  wire mux100_8_5241;
  wire mux100_133_5242;
  wire mux100_132_5243;
  wire mux100_125_5244;
  wire mux100_71_5245;
  wire mux100_131_5246;
  wire mux100_124_5247;
  wire mux100_123_5248;
  wire mux100_113_5249;
  wire mux100_13_5250;
  wire mux100_122_5251;
  wire mux100_121_5252;
  wire mux100_112_5253;
  wire mux100_12_5254;
  wire mux100_111_5255;
  wire mux100_11_5256;
  wire mux100_10_5257;
  wire mux101_8_5258;
  wire mux101_133_5259;
  wire mux101_132_5260;
  wire mux101_125_5261;
  wire mux101_71_5262;
  wire mux101_131_5263;
  wire mux101_124_5264;
  wire mux101_123_5265;
  wire mux101_113_5266;
  wire mux101_7_5267;
  wire mux101_13_5268;
  wire mux101_122_5269;
  wire mux101_121_5270;
  wire mux101_112_5271;
  wire mux101_6_5272;
  wire mux101_12_5273;
  wire mux101_111_5274;
  wire mux101_11_5275;
  wire mux101_10_5276;
  wire mux103_8_5277;
  wire mux103_133_5278;
  wire mux103_132_5279;
  wire mux103_125_5280;
  wire mux103_71_5281;
  wire mux103_131_5282;
  wire mux103_124_5283;
  wire mux103_123_5284;
  wire mux103_113_5285;
  wire mux103_7_5286;
  wire mux103_13_5287;
  wire mux103_122_5288;
  wire mux103_121_5289;
  wire mux103_112_5290;
  wire mux103_6_5291;
  wire mux103_12_5292;
  wire mux103_111_5293;
  wire mux103_11_5294;
  wire mux103_10_5295;
  wire mux104_8_5296;
  wire mux104_133_5297;
  wire mux104_132_5298;
  wire mux104_125_5299;
  wire mux104_71_5300;
  wire mux104_131_5301;
  wire mux104_124_5302;
  wire mux104_123_5303;
  wire mux104_113_5304;
  wire mux104_7_5305;
  wire mux104_13_5306;
  wire mux104_122_5307;
  wire mux104_121_5308;
  wire mux104_112_5309;
  wire mux104_6_5310;
  wire mux104_12_5311;
  wire mux104_111_5312;
  wire mux104_11_5313;
  wire mux104_10_5314;
  wire mux107_133_5315;
  wire mux107_132_5316;
  wire mux107_125_5317;
  wire mux107_71_5318;
  wire mux107_131_5319;
  wire mux107_124_5320;
  wire mux107_123_5321;
  wire mux107_112_5322;
  wire mux107_13_5323;
  wire mux107_122_5324;
  wire mux107_121_5325;
  wire mux107_111_5326;
  wire mux107_6_5327;
  wire mux107_10_f7_5328;
  wire mux107_12_5329;
  wire mux107_11_5330;
  wire \basesoc_interface_adr<2>1 ;
  wire mux105_8_5332;
  wire mux105_133_5333;
  wire mux105_132_5334;
  wire mux105_125_5335;
  wire mux105_71_5336;
  wire mux105_131_5337;
  wire mux105_124_5338;
  wire mux105_123_5339;
  wire mux105_113_5340;
  wire mux105_7_5341;
  wire mux105_13_5342;
  wire mux105_122_5343;
  wire mux105_121_5344;
  wire mux105_112_5345;
  wire mux105_6_5346;
  wire mux105_12_5347;
  wire mux105_111_5348;
  wire mux105_11_5349;
  wire mux105_10_5350;
  wire mux106_133_5351;
  wire mux106_132_5352;
  wire mux106_125_5353;
  wire mux106_71_5354;
  wire mux106_131_5355;
  wire mux106_124_5356;
  wire mux106_123_5357;
  wire mux106_112_5358;
  wire mux106_13_5359;
  wire mux106_122_5360;
  wire mux106_121_5361;
  wire mux106_111_5362;
  wire mux106_6_5363;
  wire mux106_10_f7_5364;
  wire mux106_12_5365;
  wire mux106_11_5366;
  wire \basesoc_interface_adr<2>11_5367 ;
  wire inst_LPM_MUX_4_f7_5501;
  wire inst_LPM_MUX_6_5502;
  wire inst_LPM_MUX_51_5503;
  wire inst_LPM_MUX_3_f7_5504;
  wire inst_LPM_MUX_5_5505;
  wire inst_LPM_MUX_4_5506;
  wire inst_LPM_MUX1_4_f7_5508;
  wire inst_LPM_MUX1_6_5509;
  wire inst_LPM_MUX1_51_5510;
  wire inst_LPM_MUX1_3_f7_5511;
  wire inst_LPM_MUX1_5_5512;
  wire inst_LPM_MUX1_4_5513;
  wire inst_LPM_MUX2_4_f7_5514;
  wire inst_LPM_MUX2_6_5515;
  wire inst_LPM_MUX2_51_5516;
  wire inst_LPM_MUX2_3_f7_5517;
  wire inst_LPM_MUX2_5_5518;
  wire inst_LPM_MUX2_4_5519;
  wire inst_LPM_MUX5_4_f7_5520;
  wire inst_LPM_MUX5_6_5521;
  wire inst_LPM_MUX5_51_5522;
  wire inst_LPM_MUX5_3_f7_5523;
  wire inst_LPM_MUX5_5_5524;
  wire inst_LPM_MUX5_4_5525;
  wire inst_LPM_MUX3_4_f7_5526;
  wire inst_LPM_MUX3_6_5527;
  wire inst_LPM_MUX3_51_5528;
  wire inst_LPM_MUX3_3_f7_5529;
  wire inst_LPM_MUX3_5_5530;
  wire inst_LPM_MUX3_4_5531;
  wire inst_LPM_MUX4_4_f7_5532;
  wire inst_LPM_MUX4_6_5533;
  wire inst_LPM_MUX4_51_5534;
  wire inst_LPM_MUX4_3_f7_5535;
  wire inst_LPM_MUX4_5_5536;
  wire inst_LPM_MUX4_4_5537;
  wire inst_LPM_MUX6_4_f7_5538;
  wire inst_LPM_MUX6_6_5539;
  wire inst_LPM_MUX6_51_5540;
  wire inst_LPM_MUX6_3_f7_5541;
  wire inst_LPM_MUX6_5_5542;
  wire inst_LPM_MUX6_4_5543;
  wire inst_LPM_MUX7_4_f7_5544;
  wire inst_LPM_MUX7_6_5545;
  wire inst_LPM_MUX7_51_5546;
  wire inst_LPM_MUX7_3_f7_5547;
  wire inst_LPM_MUX7_5_5548;
  wire inst_LPM_MUX7_4_5549;
  wire inst_LPM_MUX10_4_f7_5550;
  wire inst_LPM_MUX10_6_5551;
  wire inst_LPM_MUX10_51_5552;
  wire inst_LPM_MUX10_3_f7_5553;
  wire inst_LPM_MUX10_5_5554;
  wire inst_LPM_MUX10_4_5555;
  wire inst_LPM_MUX8_4_f7_5556;
  wire inst_LPM_MUX8_6_5557;
  wire inst_LPM_MUX8_51_5558;
  wire inst_LPM_MUX8_3_f7_5559;
  wire inst_LPM_MUX8_5_5560;
  wire inst_LPM_MUX8_4_5561;
  wire inst_LPM_MUX9_4_f7_5562;
  wire inst_LPM_MUX9_6_5563;
  wire inst_LPM_MUX9_51_5564;
  wire inst_LPM_MUX9_3_f7_5565;
  wire inst_LPM_MUX9_5_5566;
  wire inst_LPM_MUX9_4_5567;
  wire inst_LPM_MUX11_4_f7_5568;
  wire inst_LPM_MUX11_6_5569;
  wire inst_LPM_MUX11_51_5570;
  wire inst_LPM_MUX11_3_f7_5571;
  wire inst_LPM_MUX11_5_5572;
  wire inst_LPM_MUX11_4_5573;
  wire inst_LPM_MUX12_4_f7_5574;
  wire inst_LPM_MUX12_6_5575;
  wire inst_LPM_MUX12_51_5576;
  wire inst_LPM_MUX12_3_f7_5577;
  wire inst_LPM_MUX12_5_5578;
  wire inst_LPM_MUX12_4_5579;
  wire inst_LPM_MUX15_4_f7_5580;
  wire inst_LPM_MUX15_6_5581;
  wire inst_LPM_MUX15_51_5582;
  wire inst_LPM_MUX15_3_f7_5583;
  wire inst_LPM_MUX15_5_5584;
  wire inst_LPM_MUX15_4_5585;
  wire inst_LPM_MUX13_4_f7_5586;
  wire inst_LPM_MUX13_6_5587;
  wire inst_LPM_MUX13_51_5588;
  wire inst_LPM_MUX13_3_f7_5589;
  wire inst_LPM_MUX13_5_5590;
  wire inst_LPM_MUX13_4_5591;
  wire inst_LPM_MUX14_4_f7_5592;
  wire inst_LPM_MUX14_6_5593;
  wire inst_LPM_MUX14_51_5594;
  wire inst_LPM_MUX14_3_f7_5595;
  wire inst_LPM_MUX14_5_5596;
  wire inst_LPM_MUX14_4_5597;
  wire inst_LPM_MUX16_4_f7_5598;
  wire inst_LPM_MUX16_6_5599;
  wire inst_LPM_MUX16_51_5600;
  wire inst_LPM_MUX16_3_f7_5601;
  wire inst_LPM_MUX16_5_5602;
  wire inst_LPM_MUX16_4_5603;
  wire inst_LPM_MUX17_4_f7_5604;
  wire inst_LPM_MUX17_6_5605;
  wire inst_LPM_MUX17_51_5606;
  wire inst_LPM_MUX17_3_f7_5607;
  wire inst_LPM_MUX17_5_5608;
  wire inst_LPM_MUX17_4_5609;
  wire inst_LPM_MUX20_4_f7_5610;
  wire inst_LPM_MUX20_6_5611;
  wire inst_LPM_MUX20_51_5612;
  wire inst_LPM_MUX20_3_f7_5613;
  wire inst_LPM_MUX20_5_5614;
  wire inst_LPM_MUX20_4_5615;
  wire inst_LPM_MUX18_4_f7_5616;
  wire inst_LPM_MUX18_6_5617;
  wire inst_LPM_MUX18_51_5618;
  wire inst_LPM_MUX18_3_f7_5619;
  wire inst_LPM_MUX18_5_5620;
  wire inst_LPM_MUX18_4_5621;
  wire inst_LPM_MUX19_4_f7_5622;
  wire inst_LPM_MUX19_6_5623;
  wire inst_LPM_MUX19_51_5624;
  wire inst_LPM_MUX19_3_f7_5625;
  wire inst_LPM_MUX19_5_5626;
  wire inst_LPM_MUX19_4_5627;
  wire inst_LPM_MUX21_4_f7_5628;
  wire inst_LPM_MUX21_6_5629;
  wire inst_LPM_MUX21_51_5630;
  wire inst_LPM_MUX21_3_f7_5631;
  wire inst_LPM_MUX21_5_5632;
  wire inst_LPM_MUX21_4_5633;
  wire inst_LPM_MUX22_4_f7_5634;
  wire inst_LPM_MUX22_6_5635;
  wire inst_LPM_MUX22_51_5636;
  wire inst_LPM_MUX22_3_f7_5637;
  wire inst_LPM_MUX22_5_5638;
  wire inst_LPM_MUX22_4_5639;
  wire inst_LPM_MUX25_4_f7_5640;
  wire inst_LPM_MUX25_6_5641;
  wire inst_LPM_MUX25_51_5642;
  wire inst_LPM_MUX25_3_f7_5643;
  wire inst_LPM_MUX25_5_5644;
  wire inst_LPM_MUX25_4_5645;
  wire inst_LPM_MUX23_4_f7_5646;
  wire inst_LPM_MUX23_6_5647;
  wire inst_LPM_MUX23_51_5648;
  wire inst_LPM_MUX23_3_f7_5649;
  wire inst_LPM_MUX23_5_5650;
  wire inst_LPM_MUX23_4_5651;
  wire inst_LPM_MUX24_4_f7_5652;
  wire inst_LPM_MUX24_6_5653;
  wire inst_LPM_MUX24_51_5654;
  wire inst_LPM_MUX24_3_f7_5655;
  wire inst_LPM_MUX24_5_5656;
  wire inst_LPM_MUX24_4_5657;
  wire inst_LPM_MUX26_4_f7_5658;
  wire inst_LPM_MUX26_6_5659;
  wire inst_LPM_MUX26_51_5660;
  wire inst_LPM_MUX26_3_f7_5661;
  wire inst_LPM_MUX26_5_5662;
  wire inst_LPM_MUX26_4_5663;
  wire inst_LPM_MUX27_4_f7_5664;
  wire inst_LPM_MUX27_6_5665;
  wire inst_LPM_MUX27_51_5666;
  wire inst_LPM_MUX27_3_f7_5667;
  wire inst_LPM_MUX27_5_5668;
  wire inst_LPM_MUX27_4_5669;
  wire inst_LPM_MUX30_4_f7_5670;
  wire inst_LPM_MUX30_6_5671;
  wire inst_LPM_MUX30_51_5672;
  wire inst_LPM_MUX30_3_f7_5673;
  wire inst_LPM_MUX30_5_5674;
  wire inst_LPM_MUX30_4_5675;
  wire inst_LPM_MUX28_4_f7_5676;
  wire inst_LPM_MUX28_6_5677;
  wire inst_LPM_MUX28_51_5678;
  wire inst_LPM_MUX28_3_f7_5679;
  wire inst_LPM_MUX28_5_5680;
  wire inst_LPM_MUX28_4_5681;
  wire inst_LPM_MUX29_4_f7_5682;
  wire inst_LPM_MUX29_6_5683;
  wire inst_LPM_MUX29_51_5684;
  wire inst_LPM_MUX29_3_f7_5685;
  wire inst_LPM_MUX29_5_5686;
  wire inst_LPM_MUX29_4_5687;
  wire inst_LPM_MUX31_4_f7_5688;
  wire inst_LPM_MUX31_6_5689;
  wire inst_LPM_MUX31_51_5690;
  wire inst_LPM_MUX31_3_f7_5691;
  wire inst_LPM_MUX31_5_5692;
  wire inst_LPM_MUX31_4_5693;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<0>_5694 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<0>_5695 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<1>_5696 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<1>_5697 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<2>_5698 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<2>_5699 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<3>_5700 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<3>_5701 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<4>_5702 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<4>_5703 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<5>_5704 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<5>_5705 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<6>_5706 ;
  wire basesoc_port_cmd_ready3_5707;
  wire Mmux_GND_1_o_GND_1_o_MUX_738_o11;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT16222 ;
  wire basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o1_5710;
  wire basesoc_zero_clear21_FRB_5711;
  wire basesoc_sdram_phaseinjector3_command_issue_re;
  wire basesoc_sdram_phaseinjector1_command_issue_re;
  wire _n1155911;
  wire n0197;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT211 ;
  wire \basesoc_csrbankarray_csrbank1_sel<13>1 ;
  wire basesoc_zero_trigger_INV_290_o;
  wire basesoc_csrbankarray_csrbank3_sel;
  wire \opsisi2c_state_FSM_FFd2-In2 ;
  wire \opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o ;
  wire \opsis_i2c_counter[3]_PWR_1_o_equal_1656_o ;
  wire \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT11 ;
  wire basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re;
  wire basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_610_o;
  wire basesoc_csrbankarray_csrbank0_sel;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT331 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1011 ;
  wire basesoc_csrbankarray_csrbank6_reload1_re11_FRB_5730;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT2212 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT19242 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1018 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT111 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT10 ;
  wire _n11541;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1014 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT223_5740 ;
  wire basesoc_csrbankarray_csrbank2_sel;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT112 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT122 ;
  wire _n11548;
  wire _n11555;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT16 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT111 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT110 ;
  wire _n11522;
  wire _n11528;
  wire _n11535;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT13122 ;
  wire basesoc_csrbankarray_csrbank6_sel;
  wire basesoc_csrbankarray_csrbank6_sel_basesoc_csrbankarray_interface6_bank_bus_we_AND_770_o;
  wire \basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ;
  wire basesoc_csrbankarray_csrbank4_sel_basesoc_csrbankarray_interface4_bank_bus_we_AND_680_o;
  wire basesoc_csrbankarray_csrbank7_sel;
  wire n0176;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ;
  wire \Madd_basesoc_sdram_generator_counter[5]_GND_1_o_add_1754_OUT_cy<3> ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_equal_1750_o<5>1_5769 ;
  wire basesoc_sdram_bankmachine7_cmd_ready;
  wire n1128;
  wire \Mmux_basesoc_data_port_dat_w<0>113 ;
  wire \Mmux_basesoc_data_port_dat_w<0>111_5855 ;
  wire basesoc_done;
  wire \Madd_spiflash_counter[7]_GND_1_o_add_1732_OUT_cy<5> ;
  wire \spiflash_counter[7]_PWR_1_o_equal_1731_o ;
  wire \spiflash_counter[7]_GND_1_o_equal_1726_o ;
  wire \spiflash_counter[7]_GND_1_o_equal_1724_o<7>1_5860 ;
  wire \spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ;
  wire \spiflash_counter[7]_GND_1_o_equal_1724_o ;
  wire \spiflash_i1[1]_PWR_1_o_equal_1719_o ;
  wire n0012;
  wire \basesoc_slave_sel<0><30>11_5865 ;
  wire \basesoc_slave_sel<0><30>1 ;
  wire rhs_array_muxed47;
  wire basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o;
  wire basesoc_write_from_slave;
  wire basesoc_ack;
  wire litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we11;
  wire basesoc_port_cmd_ready131;
  wire basesoc_port_cmd_ready;
  wire basesoc_port_cmd_ready32_5874;
  wire n0693;
  wire basesoc_port_cmd_ready14_5876;
  wire \n0865<3>1 ;
  wire basesoc_sdram_bankmachine5_req_lock;
  wire litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11;
  wire basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o;
  wire n0780;
  wire basesoc_port_cmd_ready2_5883;
  wire \n0778<3>1 ;
  wire basesoc_sdram_bankmachine2_req_lock;
  wire basesoc_port_cmd_ready12;
  wire basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank1_lock_OR_430_o_5887;
  wire basesoc_sdram_bankmachine7_req_lock;
  wire basesoc_sdram_bankmachine6_req_lock;
  wire basesoc_sdram_bankmachine6_cmd_ready;
  wire n1041;
  wire basesoc_sdram_bankmachine3_row_open;
  wire basesoc_sdram_bankmachine2_row_open;
  wire basesoc_sdram_bankmachine7_row_open;
  wire basesoc_sdram_bankmachine6_row_open;
  wire basesoc_sdram_bankmachine1_row_open;
  wire basesoc_sdram_bankmachine2_cmd_ready;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In51 ;
  wire basesoc_sdram_bankmachine5_cmd_ready;
  wire basesoc_sdram_bankmachine5_row_open;
  wire basesoc_sdram_bankmachine4_row_open;
  wire basesoc_sdram_bankmachine4_cmd_ready;
  wire basesoc_sdram_bankmachine1_cmd_ready;
  wire basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o1;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In51 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In11_5908 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In11_5909 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In31 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_5911 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In12 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1_5913 ;
  wire basesoc_sdram_choose_cmd_grant_SF2;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In11 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In12 ;
  wire basesoc_sdram_choose_cmd_ce;
  wire basesoc_sdram_bankmachine3_cmd_payload_ras;
  wire basesoc_sdram_bankmachine2_cmd_payload_ras;
  wire basesoc_sdram_bankmachine1_cmd_payload_ras;
  wire basesoc_sdram_bankmachine0_cmd_payload_ras;
  wire basesoc_sdram_bankmachine7_cmd_payload_ras;
  wire basesoc_sdram_bankmachine6_cmd_payload_ras;
  wire basesoc_sdram_bankmachine5_cmd_payload_ras;
  wire basesoc_sdram_bankmachine4_cmd_payload_ras;
  wire basesoc_sdram_bankmachine3_cmd_ready;
  wire basesoc_sdram_bankmachine0_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine6_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine5_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine4_cmd_payload_is_read;
  wire basesoc_sdram_max_time1;
  wire _n7064;
  wire _n7089;
  wire _n6994;
  wire _n7464;
  wire _n7238;
  wire _n7093;
  wire basesoc_sdram_read_available;
  wire \multiplexer_state_FSM_FFd1-In1 ;
  wire basesoc_sdram_write_available;
  wire basesoc_sdram_bankmachine6_cmd_valid;
  wire basesoc_sdram_bankmachine5_cmd_valid;
  wire basesoc_sdram_bankmachine4_cmd_valid;
  wire basesoc_sdram_bankmachine0_cmd_valid;
  wire rhs_array_muxed0;
  wire Mmux_basesoc_sdram_bankmachine3_cmd_payload_we11_5946;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ;
  wire Mmux_basesoc_sdram_bankmachine2_cmd_payload_we11_5948;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5949 ;
  wire Mmux_basesoc_sdram_bankmachine1_cmd_payload_we11_5950;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5951 ;
  wire Mmux_basesoc_sdram_bankmachine0_cmd_payload_we11_5952;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5953 ;
  wire Mmux_basesoc_sdram_bankmachine7_cmd_payload_we11_5954;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5955 ;
  wire Mmux_basesoc_sdram_bankmachine6_cmd_payload_we11_5956;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ;
  wire Mmux_basesoc_sdram_bankmachine5_cmd_payload_we11_5958;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ;
  wire Mmux_basesoc_sdram_bankmachine4_cmd_payload_we11_5960;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5961 ;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o;
  wire basesoc_sdram_choose_cmd_cmd_payload_we;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o;
  wire basesoc_sdram_choose_cmd_cmd_payload_ras;
  wire basesoc_sdram_choose_cmd_cmd_payload_cas;
  wire basesoc_sdram_cmd_valid_mmx_out5;
  wire _n7200;
  wire basesoc_sdram_cmd_valid_mmx_out2;
  wire _n7039;
  wire basesoc_sdram_cmd_valid_mmx_out7;
  wire _n6935;
  wire basesoc_sdram_cmd_valid_mmx_out3;
  wire _n6814;
  wire basesoc_sdram_cmd_valid_mmx_out6;
  wire _n6800;
  wire basesoc_sdram_cmd_valid_mmx_out1;
  wire _n6785;
  wire basesoc_sdram_cmd_valid_mmx_out;
  wire _n6778;
  wire basesoc_sdram_cmd_valid_mmx_out4;
  wire _n6543;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o;
  wire basesoc_sdram_bankmachine2_cmd_valid;
  wire basesoc_sdram_bankmachine2_cmd_payload_is_read;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In11_5986 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd3-In31 ;
  wire basesoc_sdram_bankmachine7_cmd_valid;
  wire basesoc_sdram_bankmachine7_cmd_payload_is_read;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In1_5990 ;
  wire basesoc_sdram_choose_req_grant_SF90;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd6-In11 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd6-In12 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd8-In12 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd8-In11_5995 ;
  wire basesoc_sdram_choose_req_ce;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd5-In4_5997 ;
  wire basesoc_sdram_bankmachine3_cmd_valid;
  wire basesoc_sdram_bankmachine3_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine7_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine6_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine5_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine4_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine3_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine2_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine0_cmd_payload_is_write;
  wire basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_246_o;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd3-In1_6010 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6011 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6012 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6013 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In3_6014 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd5-In1_6015 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ;
  wire basesoc_sdram_bankmachine1_cmd_valid;
  wire basesoc_sdram_bankmachine1_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine1_cmd_payload_is_read;
  wire array_muxed17_INV_395_o2;
  wire basesoc_sdram_bankmachine0_row_open;
  wire basesoc_sdram_cmd_valid;
  wire basesoc_sdram_bankmachine0_cmd_ready;
  wire n0518;
  wire basesoc_port_cmd_ready4;
  wire front_panel_done;
  wire GND_1_o_GND_1_o_MUX_749_o1;
  wire Mmux_half_rate_phy_dfi_p0_wrdata114;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>4 ;
  wire \picorv32/cpu_state[7]_irq_active_Select_510_o11 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_540_OUT<0>11 ;
  wire \picorv32/out81_6042 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>11 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6044 ;
  wire \picorv32/Mmux__n1176101_6045 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6046 ;
  wire \picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o<31>1_6047 ;
  wire \picorv32/cpu_state_FSM_FFd3-In21 ;
  wire \picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<0>21 ;
  wire \picorv32/cpu_state_FSM_FFd3-In5 ;
  wire \picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_1096_o1 ;
  wire \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1097_o1 ;
  wire \picorv32/mem_rdata_latched[6]_GND_2_o_equal_154_o<6>1 ;
  wire \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>2_6054 ;
  wire \picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2_6056 ;
  wire \picorv32/cpu_state[7]_latched_is_lb_Select_526_o2 ;
  wire \picorv32/Mmux_mem_rdata_word111 ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<1>1 ;
  wire \picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<0>1 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<10>1 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>1 ;
  wire \picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<5>1 ;
  wire \picorv32/Mmux_mem_rdata_word110 ;
  wire \picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ;
  wire \picorv32/_n1416<4>1_6066 ;
  wire \picorv32/Mmux__n1176110 ;
  wire \picorv32/Mcompar_alu_lts_lutdi14_6071 ;
  wire \picorv32/Mcompar_alu_lts_lutdi13_6074 ;
  wire \picorv32/Mcompar_alu_lts_lutdi12_6077 ;
  wire \picorv32/Mcompar_alu_lts_lutdi11_6080 ;
  wire \picorv32/Mcompar_alu_lts_lutdi10_6083 ;
  wire \picorv32/Mcompar_alu_lts_lutdi9_6086 ;
  wire \picorv32/Mcompar_alu_lts_lutdi8_6089 ;
  wire \picorv32/Mcompar_alu_lts_lutdi7_6092 ;
  wire \picorv32/Mcompar_alu_lts_lutdi6_6095 ;
  wire \picorv32/Mcompar_alu_lts_lutdi5_6098 ;
  wire \picorv32/Mcompar_alu_lts_lutdi4_6101 ;
  wire \picorv32/Mcompar_alu_lts_lutdi3_6104 ;
  wire \picorv32/Mcompar_alu_lts_lutdi2_6107 ;
  wire \picorv32/Mcompar_alu_lts_lutdi1_6110 ;
  wire \picorv32/Mcompar_alu_lts_lutdi_6113 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi14_6117 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi13_6120 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi12_6123 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi11_6126 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi10_6129 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi9_6132 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi8_6135 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi7_6138 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi6_6141 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi5_6144 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi4_6147 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi3_6150 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi2_6153 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi1_6156 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi_6159 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<30>_6211 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<29>_6212 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<28>_6213 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<27>_6214 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<26>_6215 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<25>_6216 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<24>_6217 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<23>_6218 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<22>_6219 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<21>_6220 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<20>_6221 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<19>_6222 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<18>_6223 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<17>_6224 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<16>_6225 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<15>_6226 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<14>_6227 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<13>_6228 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<12>_6229 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<11>_6230 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<10>_6231 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<9>_6232 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<8>_6233 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<7>_6234 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<6>_6235 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<5>_6236 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<4>_6237 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<3>_6238 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<2>_6239 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_lut<2> ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<31>_6304 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<30>_6305 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<30>_6306 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<29>_6307 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<29>_6308 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<28>_6309 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<28>_6310 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<27>_6311 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<27>_6312 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<26>_6313 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<26>_6314 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<25>_6315 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<25>_6316 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<24>_6317 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<24>_6318 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<23>_6319 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<23>_6320 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<22>_6321 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<22>_6322 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<21>_6323 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<21>_6324 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<20>_6325 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<20>_6326 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<19>_6327 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<19>_6328 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<18>_6329 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<18>_6330 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<17>_6331 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<17>_6332 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<16>_6333 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<16>_6334 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<15>_6335 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<15>_6336 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<14>_6337 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<14>_6338 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<13>_6339 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<13>_6340 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<12>_6341 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<12>_6342 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<11>_6343 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<11>_6344 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<10>_6345 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<10>_6346 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<9>_6347 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<9>_6348 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<8>_6349 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<8>_6350 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<7>_6351 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<7>_6352 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<6>_6353 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<6>_6354 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<5>_6355 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<5>_6356 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<4>_6357 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<4>_6358 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<3>_6359 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<3>_6360 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<2>_6361 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<2>_6362 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<1>_6363 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<1>_6364 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<0>_6365 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<0>_6366 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<31>_6367 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<30>_6368 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<30>_6369 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<29>_6370 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<29>_6371 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<28>_6372 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<28>_6373 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<27>_6374 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<27>_6375 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<26>_6376 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<26>_6377 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<25>_6378 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<25>_6379 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<24>_6380 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<24>_6381 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<23>_6382 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<23>_6383 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<22>_6384 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<22>_6385 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<21>_6386 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<21>_6387 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<20>_6388 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<20>_6389 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<19>_6390 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<19>_6391 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<18>_6392 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<18>_6393 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<17>_6394 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<17>_6395 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<16>_6396 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<16>_6397 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<15>_6398 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<15>_6399 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<14>_6400 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<14>_6401 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<13>_6402 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<13>_6403 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<12>_6404 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<12>_6405 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<11>_6406 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<11>_6407 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<10>_6408 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<10>_6409 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<9>_6410 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<9>_6411 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<8>_6412 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<8>_6413 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<7>_6414 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<7>_6415 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<6>_6416 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<6>_6417 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<5>_6418 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<5>_6419 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<4>_6420 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<4>_6421 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<3>_6422 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<3>_6423 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<2>_6424 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<2>_6425 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<31>_6426 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<30>_6427 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<30>_6428 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<29>_6429 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<29>_6430 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<28>_6431 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<28>_6432 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<27>_6433 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<27>_6434 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<26>_6435 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<26>_6436 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<25>_6437 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<25>_6438 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<24>_6439 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<24>_6440 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<23>_6441 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<23>_6442 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<22>_6443 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<22>_6444 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<21>_6445 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<21>_6446 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<20>_6447 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<20>_6448 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<19>_6449 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<19>_6450 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<18>_6451 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<18>_6452 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<17>_6453 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<17>_6454 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<16>_6455 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<16>_6456 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<15>_6457 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<15>_6458 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<14>_6459 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<14>_6460 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<13>_6461 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<13>_6462 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<12>_6463 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<12>_6464 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<11>_6465 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<11>_6466 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<10>_6467 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<10>_6468 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<9>_6469 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<9>_6470 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<8>_6471 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<8>_6472 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<7>_6473 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<7>_6474 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<6>_6475 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<6>_6476 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<5>_6477 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<5>_6478 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<4>_6479 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<4>_6480 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<3>_6481 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<3>_6482 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<2>_6483 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<2>_6484 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<1>_6485 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<1>_6486 ;
  wire \picorv32/Msub_GND_2_o_GND_2_o_sub_465_OUT<4:0>_cy<2> ;
  wire \picorv32/resetn_0 ;
  wire \picorv32/irq_state_FSM_FFd1-In ;
  wire \picorv32/irq_state_FSM_FFd2-In ;
  wire \picorv32/reg_op1_1_6492 ;
  wire \picorv32/reg_op1_0_6493 ;
  wire \picorv32/cpu_state_FSM_FFd1_6494 ;
  wire \picorv32/cpu_state_FSM_FFd2_6495 ;
  wire \picorv32/cpu_state_FSM_FFd3_6496 ;
  wire \picorv32/cpu_state_FSM_FFd3-In ;
  wire \picorv32/cpu_state_FSM_FFd2-In4 ;
  wire \picorv32/cpu_state_FSM_FFd1-In3 ;
  wire \picorv32/_n1284_inv_6500 ;
  wire \picorv32/resetn_trap_OR_574_o_inv ;
  wire \picorv32/_n1347_inv ;
  wire \picorv32/_n1221_inv ;
  wire \picorv32/Reset_OR_DriverANDClockEnable16 ;
  wire \picorv32/_n1343_inv ;
  wire \picorv32/Reset_OR_DriverANDClockEnable14 ;
  wire \picorv32/Reset_OR_DriverANDClockEnable12 ;
  wire \picorv32/Reset_OR_DriverANDClockEnable10 ;
  wire \picorv32/Reset_OR_DriverANDClockEnable ;
  wire \picorv32/_n1217_inv_6510 ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<5>_0_0 ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<4>_0_0 ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<3>_0_0 ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<2>_0_0 ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<1>_0_0 ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<0>_0_0 ;
  wire \picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_1125_o ;
  wire \picorv32/PWR_11_o_instr_jalr_equal_273_o ;
  wire \picorv32/instr_lbu_reduce_or_152_o ;
  wire \picorv32/instr_sltiu_reduce_or_151_o ;
  wire \picorv32/instr_slti_reduce_or_150_o ;
  wire \picorv32/PWR_11_o_instr_lui_equal_272_o ;
  wire \picorv32/instr_lui_reduce_or_148_o ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<0> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<1>_6556 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<2>_6557 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<3>_6558 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<4>_6559 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<5>_6560 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<6>_6561 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<7>_6562 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<8>_6563 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<9>_6564 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<10>_6565 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<11>_6566 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<12>_6567 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<13>_6568 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<14>_6569 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<15>_6570 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<16>_6571 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<17>_6572 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<18>_6573 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<19>_6574 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<20>_6575 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<21>_6576 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<22>_6577 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<23>_6578 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<24>_6579 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<25>_6580 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<26>_6581 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<27>_6582 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<28>_6583 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<29>_6584 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<30>_6585 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<31>_6586 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<0> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<1> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<2> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<3> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<4> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<5> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<6> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<7> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<8> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<9> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<11> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<12> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<13> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<14> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<15> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<16> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<17> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<18> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<19> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<20> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<21> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<22> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<23> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<24> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<25> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<26> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<27> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<28> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<29> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<30> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31> ;
  wire \picorv32/_n1155 ;
  wire \picorv32/GND_2_o_GND_2_o_equal_459_o ;
  wire \picorv32/cpu_state[7]_X_2_o_select_540_OUT<0> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_540_OUT<1> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_540_OUT<2> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_540_OUT<3> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_540_OUT<4> ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1156_o ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1157_o_6688 ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1158_o_6689 ;
  wire \picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_1127_o ;
  wire \picorv32/mem_rdata_q[14]_GND_2_o_equal_178_o ;
  wire \picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o ;
  wire \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1098_o ;
  wire \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1097_o ;
  wire \picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_1096_o ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<0> ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<1> ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<2> ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<3> ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<4> ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<5> ;
  wire \picorv32/alu_eq ;
  wire \picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_1123_o ;
  wire \picorv32/is_alu_reg_imm_mem_rdata_q[14]_AND_1163_o ;
  wire \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1112_o ;
  wire \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1111_o ;
  wire \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1110_o ;
  wire \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1109_o ;
  wire \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1108_o ;
  wire \picorv32/instr_jalr_is_alu_reg_imm_OR_667_o ;
  wire \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o ;
  wire \picorv32/mem_xfer_mem_state[1]_OR_564_o ;
  wire \picorv32/mem_state[1]_mem_valid_Mux_50_o ;
  wire \picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<0> ;
  wire \picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<1> ;
  wire \picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<2> ;
  wire \picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<3> ;
  wire \picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<4> ;
  wire \picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<5>_6751 ;
  wire \picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<0>_6752 ;
  wire \picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<1>_6753 ;
  wire \picorv32/reg_op2_0_6757 ;
  wire \picorv32/reg_op2_1_6758 ;
  wire \picorv32/reg_op2_2_6759 ;
  wire \picorv32/reg_op2_3_6760 ;
  wire \picorv32/reg_op2_4_6761 ;
  wire \picorv32/reg_op2_5_6762 ;
  wire \picorv32/reg_op2_6_6763 ;
  wire \picorv32/reg_op2_7_6764 ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<0> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<1> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<2> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<3> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<4> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<5> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<6> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<7> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<8> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<9> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<10> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<11> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<12>_6801 ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<13>_6802 ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<14>_6803 ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<15>_6804 ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<16>_6805 ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<17>_6806 ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<18>_6807 ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<19>_6808 ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<20> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<21> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<22> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<23> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<24> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<25> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<26> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<27> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<28> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<29> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<30> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<31> ;
  wire \picorv32/PWR_11_o_reduce_or_441_o ;
  wire \picorv32/mem_state[1]_mem_state[1]_wide_mux_49_OUT<0> ;
  wire \picorv32/mem_state[1]_mem_state[1]_wide_mux_49_OUT<1> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<0> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<1> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<2> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<3> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<4> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<5> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<6> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<7> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<8> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<9> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<10> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<11> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<12> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<13> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<14> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<15> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<16> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<17> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<18> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<19> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<20> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<21> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<22> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<23> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<24> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<25> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<26> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<27> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<28> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<29> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<30> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<31> ;
  wire \picorv32/cpu_state[7]_irq_active_Select_510_o ;
  wire \picorv32/cpu_state[7]_latched_is_lb_Select_526_o ;
  wire \picorv32/cpu_state[7]_latched_is_lh_Select_524_o ;
  wire \picorv32/cpu_state[7]_latched_is_lu_Select_522_o ;
  wire \picorv32/cpu_state[7]_latched_branch_Select_520_o ;
  wire \picorv32/cpu_state[7]_latched_stalu_Select_518_o ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<2> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<3> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<4> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<5> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<6> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<7> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<8> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<9> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<10> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<11> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<12> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<13> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<14> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<15> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<16> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<17> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<18> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<19> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<20> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<21> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<22> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<23> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<24> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<25> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<26> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<27> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<28> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<29> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<30> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<31> ;
  wire \picorv32/instr_trap_INV_478_o ;
  wire \picorv32/_n1800 ;
  wire \picorv32/is_beq_bne_blt_bge_bltu_bgeu_GND_2_o_MUX_1805_o ;
  wire \picorv32/alu_out_0_6926 ;
  wire \picorv32/n0496 ;
  wire \picorv32/mem_rdata_q[6]_GND_2_o_equal_240_o ;
  wire \picorv32/mem_rdata_q[31]_GND_2_o_equal_203_o ;
  wire \picorv32/mem_rdata_q[14]_GND_2_o_equal_179_o ;
  wire \picorv32/mem_rdata_q[14]_GND_2_o_equal_194_o ;
  wire \picorv32/mem_rdata_q[14]_GND_2_o_equal_186_o ;
  wire \picorv32/mem_rdata_q[14]_PWR_11_o_equal_183_o ;
  wire \picorv32/mem_rdata_q[14]_PWR_11_o_equal_182_o ;
  wire \picorv32/mem_rdata_q[14]_PWR_11_o_equal_181_o ;
  wire \picorv32/mem_rdata_q[14]_PWR_11_o_equal_180_o ;
  wire \picorv32/cpu_state[7]_irq_pending[31]_select_512_OUT<1> ;
  wire \picorv32/cpu_state[7]_irq_pending[31]_select_512_OUT<3> ;
  wire \picorv32/cpu_state[7]_irq_pending[31]_select_512_OUT<4> ;
  wire \picorv32/mem_rdata_latched[6]_GND_2_o_equal_164_o ;
  wire \picorv32/mem_rdata_latched[6]_GND_2_o_equal_166_o ;
  wire \picorv32/mem_rdata_latched[6]_GND_2_o_equal_155_o ;
  wire \picorv32/mem_rdata_latched[6]_GND_2_o_equal_167_o ;
  wire \picorv32/mem_rdata_latched[6]_GND_2_o_equal_165_o ;
  wire \picorv32/mem_rdata_latched[6]_GND_2_o_equal_154_o ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_equal_156_o ;
  wire \picorv32/mem_do_prefetch_mem_done_OR_795_o ;
  wire \picorv32/GND_2_o_GND_2_o_MUX_2275_o ;
  wire \picorv32/cpu_state[7]_mem_do_rinst_MUX_2273_o ;
  wire \picorv32/cpu_state[7]_latched_store_Select_516_o ;
  wire \picorv32/GND_2_o_GND_2_o_MUX_2248_o ;
  wire \picorv32/_n1595 ;
  wire \picorv32/mem_do_rinst_mem_done_AND_1095_o ;
  wire \picorv32/mem_do_prefetch_mem_do_rinst_OR_577_o ;
  wire \picorv32/PWR_11_o_instr_ori_equal_327_o ;
  wire \picorv32/PWR_11_o_instr_xori_equal_326_o ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<0> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<1> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<2> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<3> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<4> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<5> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<6> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<7> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<8> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<9> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<10> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<11> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<12> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<13> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<14> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<15> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<16> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<17> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<18> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<19> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<20> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<21> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<22> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<23> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<24> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<25> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<26> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<27> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<28> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<29> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<30> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<31> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<2> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<3> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<4> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<5> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<6> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<7> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<8> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<9> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<10> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<11> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<12> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<13> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<14> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<15> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<16> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<17> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<18> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<19> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<20> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<21> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<22> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<23> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<24> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<25> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<26> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<27> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<28> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<29> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<30> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<31> ;
  wire \picorv32/_n1425 ;
  wire \picorv32/PWR_11_o_instr_slli_equal_461_o ;
  wire \picorv32/decoded_rs2[5]_reduce_or_353_o ;
  wire \picorv32/decoded_rs1[5]_reduce_or_350_o ;
  wire \picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<2> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<3> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<4> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<5> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<6> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<7> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<8> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<9> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<10> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<11> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<12> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<13> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<14> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<15> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<16> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<17> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<18> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<19> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<20> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<21> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<22> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<23> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<24> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<25> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<26> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<27> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<28> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<29> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<30> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<31> ;
  wire \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1137_o ;
  wire \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1133_o ;
  wire \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1145_o ;
  wire \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1135_o ;
  wire \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1147_o ;
  wire \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1139_o ;
  wire \picorv32/is_alu_reg_reg_mem_rdata_q[14]_AND_1168_o ;
  wire \picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_1115_o ;
  wire \picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_1114_o ;
  wire \picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_1113_o ;
  wire \picorv32/_n1445 ;
  wire \picorv32/irq_pending[31]_reduce_or_392_o ;
  wire \picorv32/latched_store_latched_branch_AND_1175_o ;
  wire \picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<2> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<5> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<6> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<7> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<8> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<9> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<10> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<11> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<12> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<13> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<14> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<15> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<16> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<17> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<18> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<19> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<20> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<21> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<22> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<23> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<24> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<25> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<26> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<27> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<28> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<29> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<30> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<31> ;
  wire \picorv32/mem_xfer ;
  wire \picorv32/mem_la_write ;
  wire \picorv32/resetn_latched_rd[5]_AND_1178_o ;
  wire \picorv32/reg_op2_8_7229 ;
  wire \picorv32/reg_op2_9_7230 ;
  wire \picorv32/reg_op2_10_7231 ;
  wire \picorv32/reg_op2_11_7232 ;
  wire \picorv32/reg_op2_12_7233 ;
  wire \picorv32/reg_op2_13_7234 ;
  wire \picorv32/reg_op2_14_7235 ;
  wire \picorv32/reg_op2_15_7236 ;
  wire \picorv32/reg_op2_16_7237 ;
  wire \picorv32/reg_op2_17_7238 ;
  wire \picorv32/reg_op2_18_7239 ;
  wire \picorv32/reg_op2_19_7240 ;
  wire \picorv32/reg_op2_20_7241 ;
  wire \picorv32/reg_op2_21_7242 ;
  wire \picorv32/reg_op2_22_7243 ;
  wire \picorv32/reg_op2_23_7244 ;
  wire \picorv32/reg_op2_24_7245 ;
  wire \picorv32/reg_op2_25_7246 ;
  wire \picorv32/reg_op2_26_7247 ;
  wire \picorv32/reg_op2_27_7248 ;
  wire \picorv32/reg_op2_28_7249 ;
  wire \picorv32/reg_op2_29_7250 ;
  wire \picorv32/reg_op2_30_7251 ;
  wire \picorv32/reg_op2_31_7252 ;
  wire \picorv32/reg_op1_2_7253 ;
  wire \picorv32/reg_op1_3_7254 ;
  wire \picorv32/reg_op1_4_7255 ;
  wire \picorv32/reg_op1_5_7256 ;
  wire \picorv32/reg_op1_6_7257 ;
  wire \picorv32/reg_op1_7_7258 ;
  wire \picorv32/reg_op1_8_7259 ;
  wire \picorv32/reg_op1_9_7260 ;
  wire \picorv32/reg_op1_10_7261 ;
  wire \picorv32/reg_op1_11_7262 ;
  wire \picorv32/reg_op1_12_7263 ;
  wire \picorv32/reg_op1_13_7264 ;
  wire \picorv32/reg_op1_14_7265 ;
  wire \picorv32/reg_op1_15_7266 ;
  wire \picorv32/reg_op1_16_7267 ;
  wire \picorv32/reg_op1_17_7268 ;
  wire \picorv32/reg_op1_18_7269 ;
  wire \picorv32/reg_op1_19_7270 ;
  wire \picorv32/reg_op1_20_7271 ;
  wire \picorv32/reg_op1_21_7272 ;
  wire \picorv32/reg_op1_22_7273 ;
  wire \picorv32/reg_op1_23_7274 ;
  wire \picorv32/reg_op1_24_7275 ;
  wire \picorv32/reg_op1_25_7276 ;
  wire \picorv32/reg_op1_26_7277 ;
  wire \picorv32/reg_op1_27_7278 ;
  wire \picorv32/reg_op1_28_7279 ;
  wire \picorv32/reg_op1_29_7280 ;
  wire \picorv32/reg_op1_30_7281 ;
  wire \picorv32/reg_op1_31_7282 ;
  wire \picorv32/is_alu_reg_imm_7283 ;
  wire \picorv32/is_lb_lh_lw_lbu_lhu_7284 ;
  wire \picorv32/instr_jalr_7285 ;
  wire \picorv32/instr_lw_7286 ;
  wire \picorv32/instr_lhu_7287 ;
  wire \picorv32/instr_lbu_7288 ;
  wire \picorv32/instr_sltu_7289 ;
  wire \picorv32/instr_bltu_7290 ;
  wire \picorv32/instr_sltiu_7291 ;
  wire \picorv32/instr_slt_7292 ;
  wire \picorv32/instr_blt_7293 ;
  wire \picorv32/instr_slti_7294 ;
  wire \picorv32/instr_jal_7295 ;
  wire \picorv32/instr_auipc_7296 ;
  wire \picorv32/instr_lui_7297 ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<0> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<1> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<2> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<3> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<4> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<5> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<6> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<7> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<8> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<9> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<10> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<11> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<12> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<13> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<14> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<15> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<16> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<17> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<18> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<19> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<20> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<21> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<22> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<23> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<24> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<25> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<26> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<27> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<28> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<29> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<30> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<31> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<0> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<1> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<2> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<3> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<4> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<5> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<6> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<7> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<8> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<9> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<10> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<11> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<12> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<13> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<14> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<15> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<16> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<17> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<18> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<19> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<20> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<21> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<22> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<23> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<24> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<25> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<26> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<27> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<28> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<29> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<30> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<31> ;
  wire \picorv32/cpu_state[7]_GND_2_o_equal_505_o ;
  wire \picorv32/cpu_state[7]_GND_2_o_equal_503_o ;
  wire \picorv32/cpu_state[7]_PWR_11_o_equal_498_o ;
  wire \picorv32/mem_do_rinst_7365 ;
  wire \picorv32/mem_do_prefetch_7398 ;
  wire \picorv32/irq_delay_7399 ;
  wire \picorv32/instr_and_7400 ;
  wire \picorv32/instr_or_7401 ;
  wire \picorv32/instr_sra_7402 ;
  wire \picorv32/instr_srl_7403 ;
  wire \picorv32/instr_xor_7404 ;
  wire \picorv32/instr_sll_7405 ;
  wire \picorv32/instr_sub_7406 ;
  wire \picorv32/instr_add_7407 ;
  wire \picorv32/instr_andi_7408 ;
  wire \picorv32/instr_ori_7409 ;
  wire \picorv32/instr_xori_7410 ;
  wire \picorv32/instr_addi_7411 ;
  wire \picorv32/instr_bgeu_7412 ;
  wire \picorv32/instr_bge_7413 ;
  wire \picorv32/instr_bne_7414 ;
  wire \picorv32/instr_beq_7415 ;
  wire \picorv32/is_beq_bne_blt_bge_bltu_bgeu_7416 ;
  wire \picorv32/is_sll_srl_sra_7454 ;
  wire \picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ;
  wire \picorv32/is_slli_srli_srai_7456 ;
  wire \picorv32/instr_maskirq_7457 ;
  wire \picorv32/instr_setq_7458 ;
  wire \picorv32/instr_getq_7459 ;
  wire \picorv32/instr_srai_7460 ;
  wire \picorv32/instr_srli_7461 ;
  wire \picorv32/instr_slli_7462 ;
  wire \picorv32/instr_sw_7463 ;
  wire \picorv32/instr_sh_7464 ;
  wire \picorv32/instr_sb_7465 ;
  wire \picorv32/instr_lh_7466 ;
  wire \picorv32/instr_lb_7467 ;
  wire \picorv32/is_alu_reg_reg_7499 ;
  wire \picorv32/is_sb_sh_sw_7500 ;
  wire \picorv32/instr_waitirq_7501 ;
  wire \picorv32/instr_retirq_7502 ;
  wire \picorv32/irq_state_FSM_FFd1_7503 ;
  wire \picorv32/irq_state_FSM_FFd2_7504 ;
  wire \picorv32/mem_do_wdata_7505 ;
  wire \picorv32/mem_do_rdata_7506 ;
  wire \picorv32/irq_pending[1] ;
  wire \picorv32/irq_pending[3] ;
  wire \picorv32/irq_pending[4] ;
  wire \picorv32/irq_active_7510 ;
  wire \picorv32/latched_is_lb_7511 ;
  wire \picorv32/latched_is_lh_7512 ;
  wire \picorv32/latched_is_lu_7513 ;
  wire \picorv32/latched_branch_7514 ;
  wire \picorv32/latched_stalu_7515 ;
  wire \picorv32/latched_store_7516 ;
  wire \picorv32/reg_next_pc_2_7517 ;
  wire \picorv32/reg_next_pc_3_7518 ;
  wire \picorv32/reg_next_pc_4_7519 ;
  wire \picorv32/reg_next_pc_5_7520 ;
  wire \picorv32/reg_next_pc_6_7521 ;
  wire \picorv32/reg_next_pc_7_7522 ;
  wire \picorv32/reg_next_pc_8_7523 ;
  wire \picorv32/reg_next_pc_9_7524 ;
  wire \picorv32/reg_next_pc_10_7525 ;
  wire \picorv32/reg_next_pc_11_7526 ;
  wire \picorv32/reg_next_pc_12_7527 ;
  wire \picorv32/reg_next_pc_13_7528 ;
  wire \picorv32/reg_next_pc_14_7529 ;
  wire \picorv32/reg_next_pc_15_7530 ;
  wire \picorv32/reg_next_pc_16_7531 ;
  wire \picorv32/reg_next_pc_17_7532 ;
  wire \picorv32/reg_next_pc_18_7533 ;
  wire \picorv32/reg_next_pc_19_7534 ;
  wire \picorv32/reg_next_pc_20_7535 ;
  wire \picorv32/reg_next_pc_21_7536 ;
  wire \picorv32/reg_next_pc_22_7537 ;
  wire \picorv32/reg_next_pc_23_7538 ;
  wire \picorv32/reg_next_pc_24_7539 ;
  wire \picorv32/reg_next_pc_25_7540 ;
  wire \picorv32/reg_next_pc_26_7541 ;
  wire \picorv32/reg_next_pc_27_7542 ;
  wire \picorv32/reg_next_pc_28_7543 ;
  wire \picorv32/reg_next_pc_29_7544 ;
  wire \picorv32/reg_next_pc_30_7545 ;
  wire \picorv32/reg_next_pc_31_7546 ;
  wire \picorv32/reg_pc_2_7547 ;
  wire \picorv32/reg_pc_3_7548 ;
  wire \picorv32/reg_pc_4_7549 ;
  wire \picorv32/reg_pc_5_7550 ;
  wire \picorv32/reg_pc_6_7551 ;
  wire \picorv32/reg_pc_7_7552 ;
  wire \picorv32/reg_pc_8_7553 ;
  wire \picorv32/reg_pc_9_7554 ;
  wire \picorv32/reg_pc_10_7555 ;
  wire \picorv32/reg_pc_11_7556 ;
  wire \picorv32/reg_pc_12_7557 ;
  wire \picorv32/reg_pc_13_7558 ;
  wire \picorv32/reg_pc_14_7559 ;
  wire \picorv32/reg_pc_15_7560 ;
  wire \picorv32/reg_pc_16_7561 ;
  wire \picorv32/reg_pc_17_7562 ;
  wire \picorv32/reg_pc_18_7563 ;
  wire \picorv32/reg_pc_19_7564 ;
  wire \picorv32/reg_pc_20_7565 ;
  wire \picorv32/reg_pc_21_7566 ;
  wire \picorv32/reg_pc_22_7567 ;
  wire \picorv32/reg_pc_23_7568 ;
  wire \picorv32/reg_pc_24_7569 ;
  wire \picorv32/reg_pc_25_7570 ;
  wire \picorv32/reg_pc_26_7571 ;
  wire \picorv32/reg_pc_27_7572 ;
  wire \picorv32/reg_pc_28_7573 ;
  wire \picorv32/reg_pc_29_7574 ;
  wire \picorv32/reg_pc_30_7575 ;
  wire \picorv32/reg_pc_31_7576 ;
  wire \picorv32/do_waitirq_7577 ;
  wire \picorv32/decoder_pseudo_trigger_7578 ;
  wire \picorv32/trap_7579 ;
  wire \picorv32/is_compare_7580 ;
  wire \picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7581 ;
  wire \picorv32/decoder_trigger_7582 ;
  wire \picorv32/is_lbu_lhu_lw_7651 ;
  wire \picorv32/is_sltiu_bltu_sltu_7652 ;
  wire \picorv32/is_slti_blt_slt_7653 ;
  wire \picorv32/is_lui_auipc_jal_7654 ;
  wire \picorv32/mem_rdata_word[7] ;
  wire \picorv32/mem_rdata_word[15] ;
  wire xilinxasyncresetsynchronizerimpl11_7721;
  wire xilinxasyncresetsynchronizerimpl12_7722;
  wire N0;
  wire N243;
  wire N435;
  wire N61;
  wire \basesoc_csrcon_dat_r<1>1_7727 ;
  wire \basesoc_csrcon_dat_r<1>2_7728 ;
  wire N81;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re_SW0_FRB_7730;
  wire N121;
  wire N141;
  wire N1610;
  wire N181;
  wire N201;
  wire N2210;
  wire N242;
  wire N261;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT82 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT83_7740 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT72 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT73_7742 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT61_7744 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT62_7745 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT63_7746 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT51_7748 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT52_7749 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT53_7750 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT41_7752 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT42_7753 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT43_7754 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT31_7756 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT32_7757 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT33_7758 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT21_7760 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT22_7761 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT23_7762 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT1 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT11_7764 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT12_7765 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT13_7766 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT1 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT11_7768 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT12_7769 ;
  wire \basesoc_zero_trigger_INV_290_o<31>1_7771 ;
  wire \basesoc_zero_trigger_INV_290_o<31>2_7772 ;
  wire \basesoc_zero_trigger_INV_290_o<31>3_7773 ;
  wire \basesoc_zero_trigger_INV_290_o<31>4_7774 ;
  wire \basesoc_zero_trigger_INV_290_o<31>5_7775 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT8 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT81_7777 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT84 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT85_7779 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT7 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT71_7781 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT74 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT75_7783 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT61_7785 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT62_7786 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT63_7787 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT64_7788 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT65_7789 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT51_7791 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT52_7792 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT53_7793 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT54_7794 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT55_7795 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT41_7797 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT42_7798 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT43_7799 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT44_7800 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT45_7801 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT31_7803 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT32_7804 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT33_7805 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT34_7806 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT35_7807 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT21_7809 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT22_7810 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT23_7811 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT24_7812 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT25_7813 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT12 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT13_7815 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT14_7816 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT15_7817 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT16_7818 ;
  wire \opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o7 ;
  wire \opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o71_7820 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT221 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT222_7822 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT224_7823 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT225_7824 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT226_7825 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT227_7826 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT228_7827 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT19 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT191_7829 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT192_7830 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT193_7831 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT194_7832 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT195_7833 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT196_7834 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT101_7835 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT102_7836 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT103_7837 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT105_7838 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT106_7839 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT107_7840 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT15 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT151_7842 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT61_7844 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT24_7845 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT241_7846 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT21_7848 ;
  wire N2810;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In2_7850 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In3_7851 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<3>1_7853 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<3>1_7855 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<4>1_7857 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<4>1_7859 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<5>1_7861 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<5>1_7863 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<6>1_7865 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<6>1_7867 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<7>1_7869 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<7>1_7871 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<8>1_7873 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<8>1_7875 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<9>1_7877 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<9>1_7879 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>1_7881 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>2_7882 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>3_7883 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>1_7885 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>2_7886 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>3_7887 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>1_7889 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>2_7890 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>3_7891 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>1_7893 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>2_7894 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>3_7895 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>1_7897 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>2_7898 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>3_7899 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>1_7901 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>2_7902 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>3_7903 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>1_7905 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>2_7906 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>3_7907 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>1_7909 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>2_7910 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>3_7911 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>1_7913 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>2_7914 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>3_7915 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>1_7917 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>2_7918 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>3_7919 ;
  wire basesoc_done1;
  wire basesoc_done2;
  wire basesoc_done11;
  wire basesoc_done12;
  wire basesoc_done21;
  wire basesoc_done22;
  wire basesoc_done23;
  wire basesoc_done3;
  wire basesoc_done31;
  wire basesoc_done32_7929;
  wire basesoc_done4;
  wire basesoc_done41_7931;
  wire basesoc_done42_7932;
  wire basesoc_done5;
  wire basesoc_done51_7934;
  wire basesoc_done52_7935;
  wire basesoc_done6;
  wire basesoc_done61_7937;
  wire basesoc_done62_7938;
  wire basesoc_done7;
  wire basesoc_done71_7940;
  wire basesoc_done8;
  wire basesoc_done81_7942;
  wire basesoc_done9;
  wire basesoc_done91_7944;
  wire basesoc_done10;
  wire basesoc_done101_7946;
  wire basesoc_done111_7947;
  wire basesoc_done112_7948;
  wire basesoc_done121_7949;
  wire basesoc_done122_7950;
  wire basesoc_done13;
  wire basesoc_done131_7952;
  wire basesoc_done14;
  wire basesoc_done141_7954;
  wire basesoc_done15;
  wire basesoc_done151_7956;
  wire basesoc_done16;
  wire basesoc_done161_7958;
  wire basesoc_done17;
  wire basesoc_done171_7960;
  wire basesoc_done18;
  wire basesoc_done181_7962;
  wire basesoc_done19;
  wire basesoc_done191_7964;
  wire basesoc_done192_7965;
  wire basesoc_done20;
  wire basesoc_done201_7967;
  wire basesoc_done211_7968;
  wire basesoc_done212_7969;
  wire basesoc_done221_7970;
  wire basesoc_done222_7971;
  wire basesoc_done231_7972;
  wire basesoc_done232_7973;
  wire basesoc_done24;
  wire basesoc_done241_7975;
  wire basesoc_done25;
  wire basesoc_done251_7977;
  wire basesoc_done26;
  wire basesoc_done261_7979;
  wire basesoc_done27;
  wire basesoc_done271_7981;
  wire basesoc_done272_7982;
  wire basesoc_done28;
  wire basesoc_done281_7984;
  wire basesoc_done29;
  wire basesoc_done291_7986;
  wire basesoc_done30;
  wire basesoc_done301_7988;
  wire basesoc_done311_7989;
  wire basesoc_done312_7990;
  wire basesoc_done313_7991;
  wire _n10576_inv1_7992;
  wire _n10576_inv2_7993;
  wire _n10576_inv3_7994;
  wire _n10576_inv4_7995;
  wire _n10576_inv5_7996;
  wire _n10576_inv6_7997;
  wire \basesoc_done<19>1_7999 ;
  wire \basesoc_done<19>2_8000 ;
  wire \basesoc_slave_sel<0><30>12_8001 ;
  wire \basesoc_slave_sel<0><30>13_8002 ;
  wire \cache_state_FSM_FFd3-In1_8003 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>1_8005 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>2_8006 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>3_8007 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>1_8009 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>2_8010 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>3_8011 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd5-In2 ;
  wire N306;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In4 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In5 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<10>1_8017 ;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed10;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed101_8019;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o2_8020;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o3_8021;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o4_8022;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o1_8023;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o2_8024;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o3_8025;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o4_8026;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o5_8027;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o6_8028;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o7_8029;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o8_8030;
  wire basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o11_8031;
  wire basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o12_8032;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed9;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed91_8034;
  wire N3410;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In4 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In2_8037 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_8038 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In2 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In2_8040 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In1_8041 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In2_8042 ;
  wire basesoc_sdram_choose_cmd_grant_rhs_array_muxed0;
  wire basesoc_sdram_choose_cmd_grant_rhs_array_muxed01_8044;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1_8046;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas2_8047;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas3_8048;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas4_8049;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas5_8050;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas6_8051;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas7_8052;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras1_8054;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras2_8055;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras3_8056;
  wire basesoc_sdram_read_available1_8057;
  wire basesoc_sdram_read_available2_8058;
  wire basesoc_sdram_write_available1_8059;
  wire basesoc_sdram_write_available2_8060;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we1_8062;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we2_8063;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we3_8064;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we4_8065;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we5_8066;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we6_8067;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we7_8068;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o1_8069;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o2_8070;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o3_8071;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o4_8072;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o5_8073;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o6_8074;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o7_8075;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o8_8076;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd3-In2_8077 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd3-In3_8078 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd7-In2_8079 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd7-In3_8080 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd7-In4_8081 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd6-In1_8082 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd6-In2_8083 ;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed6;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed61_8085;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<10>1_8087 ;
  wire \front_panel_done<25>1_8089 ;
  wire \front_panel_done<25>2_8090 ;
  wire \front_panel_done<25>3_8091 ;
  wire N3610;
  wire N381;
  wire Mmux_half_rate_phy_dfi_p1_wrdata9;
  wire Mmux_half_rate_phy_dfi_p1_wrdata8;
  wire Mmux_half_rate_phy_dfi_p1_wrdata7;
  wire Mmux_half_rate_phy_dfi_p1_wrdata6;
  wire Mmux_half_rate_phy_dfi_p1_wrdata5;
  wire Mmux_half_rate_phy_dfi_p1_wrdata4;
  wire Mmux_half_rate_phy_dfi_p1_wrdata32_8100;
  wire Mmux_half_rate_phy_dfi_p1_wrdata31_8101;
  wire Mmux_half_rate_phy_dfi_p1_wrdata30;
  wire Mmux_half_rate_phy_dfi_p1_wrdata3;
  wire Mmux_half_rate_phy_dfi_p1_wrdata29;
  wire Mmux_half_rate_phy_dfi_p1_wrdata28;
  wire Mmux_half_rate_phy_dfi_p1_wrdata27;
  wire Mmux_half_rate_phy_dfi_p1_wrdata26;
  wire Mmux_half_rate_phy_dfi_p1_wrdata25;
  wire Mmux_half_rate_phy_dfi_p1_wrdata24;
  wire Mmux_half_rate_phy_dfi_p1_wrdata23;
  wire Mmux_half_rate_phy_dfi_p1_wrdata22_8111;
  wire Mmux_half_rate_phy_dfi_p1_wrdata21_8112;
  wire Mmux_half_rate_phy_dfi_p1_wrdata20;
  wire Mmux_half_rate_phy_dfi_p1_wrdata2;
  wire Mmux_half_rate_phy_dfi_p1_wrdata19;
  wire Mmux_half_rate_phy_dfi_p1_wrdata18;
  wire Mmux_half_rate_phy_dfi_p1_wrdata17;
  wire Mmux_half_rate_phy_dfi_p1_wrdata16;
  wire Mmux_half_rate_phy_dfi_p1_wrdata15;
  wire Mmux_half_rate_phy_dfi_p1_wrdata14;
  wire Mmux_half_rate_phy_dfi_p1_wrdata13;
  wire Mmux_half_rate_phy_dfi_p1_wrdata12_8122;
  wire Mmux_half_rate_phy_dfi_p1_wrdata11_8123;
  wire Mmux_half_rate_phy_dfi_p1_wrdata10;
  wire Mmux_half_rate_phy_dfi_p1_wrdata1;
  wire Mmux_half_rate_phy_dfi_p0_wrdata9;
  wire Mmux_half_rate_phy_dfi_p0_wrdata8;
  wire Mmux_half_rate_phy_dfi_p0_wrdata7;
  wire Mmux_half_rate_phy_dfi_p0_wrdata6;
  wire Mmux_half_rate_phy_dfi_p0_wrdata5;
  wire Mmux_half_rate_phy_dfi_p0_wrdata4;
  wire Mmux_half_rate_phy_dfi_p0_wrdata32_8132;
  wire Mmux_half_rate_phy_dfi_p0_wrdata31_8133;
  wire Mmux_half_rate_phy_dfi_p0_wrdata30;
  wire Mmux_half_rate_phy_dfi_p0_wrdata3;
  wire Mmux_half_rate_phy_dfi_p0_wrdata29;
  wire Mmux_half_rate_phy_dfi_p0_wrdata28;
  wire Mmux_half_rate_phy_dfi_p0_wrdata27;
  wire Mmux_half_rate_phy_dfi_p0_wrdata26;
  wire Mmux_half_rate_phy_dfi_p0_wrdata25;
  wire Mmux_half_rate_phy_dfi_p0_wrdata24;
  wire Mmux_half_rate_phy_dfi_p0_wrdata23;
  wire Mmux_half_rate_phy_dfi_p0_wrdata22_8143;
  wire Mmux_half_rate_phy_dfi_p0_wrdata21_8144;
  wire Mmux_half_rate_phy_dfi_p0_wrdata20;
  wire Mmux_half_rate_phy_dfi_p0_wrdata2;
  wire Mmux_half_rate_phy_dfi_p0_wrdata19;
  wire Mmux_half_rate_phy_dfi_p0_wrdata18;
  wire Mmux_half_rate_phy_dfi_p0_wrdata17;
  wire Mmux_half_rate_phy_dfi_p0_wrdata16;
  wire Mmux_half_rate_phy_dfi_p0_wrdata15;
  wire Mmux_half_rate_phy_dfi_p0_wrdata14;
  wire Mmux_half_rate_phy_dfi_p0_wrdata13;
  wire Mmux_half_rate_phy_dfi_p0_wrdata12_8154;
  wire Mmux_half_rate_phy_dfi_p0_wrdata11_8155;
  wire Mmux_half_rate_phy_dfi_p0_wrdata10;
  wire Mmux_half_rate_phy_dfi_p0_wrdata1;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT4 ;
  wire \opsisi2c_state_FSM_FFd4-In11_8159 ;
  wire \opsisi2c_state_FSM_FFd4-In12_8160 ;
  wire \opsisi2c_state_FSM_FFd4-In13_8161 ;
  wire \opsisi2c_state_FSM_FFd1-In31_8162 ;
  wire \opsisi2c_state_FSM_FFd1-In32_8163 ;
  wire \opsisi2c_state_FSM_FFd1-In33_8164 ;
  wire \opsisi2c_state_FSM_FFd1-In34_8165 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT7 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT3 ;
  wire \opsisi2c_state_FSM_FFd2-In51_8172 ;
  wire \opsisi2c_state_FSM_FFd2-In52_8173 ;
  wire \opsisi2c_state_FSM_FFd2-In53_8174 ;
  wire \opsisi2c_state_FSM_FFd2-In54_8175 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT41_8176 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT42_8177 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT43_8178 ;
  wire basesoc_port_cmd_ready1_8179;
  wire basesoc_port_cmd_ready5_8180;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In1_8181 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In2_8182 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd8-In1_8183 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd8-In2_8184 ;
  wire N401;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In1_8186 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In2_8187 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In3_8188 ;
  wire N4210;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd4-In1_8190 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd4-In2_8191 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd4-In3_8192 ;
  wire \multiplexer_state_FSM_FFd2-In1_8193 ;
  wire \multiplexer_state_FSM_FFd2-In2_8194 ;
  wire \multiplexer_state_FSM_FFd2-In3_8195 ;
  wire \multiplexer_state_FSM_FFd2-In5_8196 ;
  wire \multiplexer_state_FSM_FFd1-In11_8197 ;
  wire \multiplexer_state_FSM_FFd1-In12_8198 ;
  wire \multiplexer_state_FSM_FFd1-In13_8199 ;
  wire \opsisi2c_state_FSM_FFd3-In31_8200 ;
  wire \opsisi2c_state_FSM_FFd3-In32_8201 ;
  wire N441;
  wire N461;
  wire N4810;
  wire roundrobin0_grant_roundrobin7_grant_OR_551_o1_8205;
  wire roundrobin0_grant_roundrobin7_grant_OR_551_o2_8206;
  wire roundrobin0_grant_roundrobin7_grant_OR_551_o3_8207;
  wire roundrobin0_grant_roundrobin7_grant_OR_551_o4_8208;
  wire roundrobin0_grant_roundrobin7_grant_OR_551_o5_8209;
  wire roundrobin0_grant_roundrobin7_grant_OR_551_o6_8210;
  wire roundrobin0_grant_roundrobin7_grant_OR_551_o7_8211;
  wire roundrobin0_grant_roundrobin7_grant_OR_551_o8_8212;
  wire roundrobin0_grant_roundrobin7_grant_OR_551_o9_8213;
  wire \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_cy<2>1 ;
  wire N50;
  wire N52;
  wire N56;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT23_8219 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT1 ;
  wire \basesoc_csrcon_dat_r<0>1_8221 ;
  wire \basesoc_csrcon_dat_r<0>2_8222 ;
  wire N60;
  wire N62;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT13 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT131_8226 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT132_8227 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT134 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT135_8229 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT7 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT72 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT163_8232 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT164_8233 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT165_8234 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT25 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT251_8236 ;
  wire N64;
  wire N66;
  wire N68;
  wire N70;
  wire N74;
  wire \bankmachine0_state_FSM_FFd3-In1_8242 ;
  wire N76;
  wire \bankmachine0_state_FSM_FFd1-In1_8244 ;
  wire N78;
  wire \bankmachine1_state_FSM_FFd3-In1_8246 ;
  wire N80;
  wire \bankmachine1_state_FSM_FFd1-In1_8248 ;
  wire N821;
  wire \bankmachine2_state_FSM_FFd3-In1_8250 ;
  wire N841;
  wire \bankmachine2_state_FSM_FFd1-In1_8252 ;
  wire N8610;
  wire \bankmachine3_state_FSM_FFd3-In1_8254 ;
  wire N882;
  wire \bankmachine3_state_FSM_FFd1-In1_8256 ;
  wire N901;
  wire \bankmachine4_state_FSM_FFd3-In1_8258 ;
  wire N9210;
  wire \bankmachine4_state_FSM_FFd1-In1_8260 ;
  wire N946;
  wire \bankmachine5_state_FSM_FFd3-In1_8262 ;
  wire N961;
  wire \bankmachine5_state_FSM_FFd1-In1_8264 ;
  wire N9810;
  wire \bankmachine6_state_FSM_FFd3-In1_8266 ;
  wire N10010;
  wire \bankmachine6_state_FSM_FFd1-In1_8268 ;
  wire N1021;
  wire \bankmachine7_state_FSM_FFd3-In1_8270 ;
  wire N1041;
  wire \bankmachine7_state_FSM_FFd1-In1_8272 ;
  wire N1061;
  wire N1121;
  wire N116;
  wire basesoc_port_cmd_ready41_8276;
  wire basesoc_port_cmd_ready42_8277;
  wire N118;
  wire N120;
  wire Mmux_array_muxed211;
  wire Mmux_array_muxed2111_8281;
  wire Mmux_array_muxed2112_8282;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In3_8283 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In4_8284 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In5_8285 ;
  wire N122;
  wire N124;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<9>2_8288 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<8>2_8289 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<14>2_8290 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<13>2_8291 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<12>2_8292 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<11>2_8293 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<10>3 ;
  wire \picorv32/cpu_state[7]_latched_store_Select_516_o1_8295 ;
  wire \picorv32/cpu_state[7]_latched_store_Select_516_o2_8296 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<6>2_8297 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<6>4_8298 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<5>2_8299 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<5>4_8300 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<2>2_8301 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<2>4_8302 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>3 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>4_8304 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>5_8305 ;
  wire N134;
  wire N136;
  wire \picorv32/cpu_state[7]_X_2_o_select_540_OUT<2>1_8308 ;
  wire N140;
  wire \picorv32/cpuregs_wrdata<4>1_8310 ;
  wire \picorv32/cpuregs_wrdata<4>2_8311 ;
  wire \picorv32/cpuregs_wrdata<3>1_8312 ;
  wire \picorv32/cpuregs_wrdata<3>2_8313 ;
  wire N142;
  wire \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0> ;
  wire \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>1_8316 ;
  wire \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>3_8317 ;
  wire \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>4_8318 ;
  wire \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>5_8319 ;
  wire \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>6_8320 ;
  wire \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>7_8321 ;
  wire \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>8_8322 ;
  wire N1461;
  wire N1501;
  wire N1521;
  wire \picorv32/cpu_state[7]_latched_branch_Select_520_o2_8326 ;
  wire \picorv32/cpu_state_FSM_FFd2-In41_8327 ;
  wire \picorv32/cpu_state_FSM_FFd2-In42_8328 ;
  wire \picorv32/cpu_state_FSM_FFd2-In43_8329 ;
  wire \picorv32/cpu_state_FSM_FFd2-In44_8330 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_540_OUT<4>1_8331 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_540_OUT<3>1_8332 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_540_OUT<1>1_8333 ;
  wire \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1097_o11_8334 ;
  wire \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1097_o12_8335 ;
  wire \picorv32/cpu_state_FSM_FFd3-In1_8336 ;
  wire \picorv32/cpu_state_FSM_FFd3-In2_8337 ;
  wire \picorv32/cpu_state_FSM_FFd3-In3_8338 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<17>1_8339 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<17>2_8340 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<18>1_8341 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<18>2_8342 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<19>1_8343 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<19>2_8344 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<20>1_8345 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<20>2_8346 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<21>1_8347 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<21>2_8348 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<22>1_8349 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<22>2_8350 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<23>1_8351 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<23>2_8352 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<24>1_8353 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<24>2_8354 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<25>1_8355 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<25>2_8356 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<26>1_8357 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<26>2_8358 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<27>1_8359 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<27>2_8360 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<28>1_8361 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<28>2_8362 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<29>1_8363 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<29>2_8364 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<30>1_8365 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<30>2_8366 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<31>1_8367 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<31>2_8368 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>3_8369 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>5 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<4>1_8371 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<4>2_8372 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<4>3_8373 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<4>4_8374 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<3>1_8375 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<3>2_8376 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<3>3_8377 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<3>4_8378 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<1>1_8379 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<1>2_8380 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<1>3_8381 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<1>4_8382 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<0>2_8383 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<15>1_8384 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<15>2_8385 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<7>1_8386 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<7>2_8387 ;
  wire \picorv32/Mmux_mem_rdata_word30 ;
  wire \picorv32/cpu_state_FSM_FFd1-In32_8389 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<9>1_8390 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<9>2_8391 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<9>3_8392 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<8>1_8393 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<8>2_8394 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<8>3_8395 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<7>1_8396 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<7>2_8397 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<7>3_8398 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<6>1_8399 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<6>2_8400 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<6>3_8401 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<5>1_8402 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<5>2_8403 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<5>3_8404 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<4>1_8405 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<4>2_8406 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<4>3_8407 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<3>1_8408 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<3>2_8409 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<3>3_8410 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<30>1_8411 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<30>2_8412 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<30>3_8413 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<2>1_8414 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<2>2_8415 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<2>3_8416 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<29>1_8417 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<29>2_8418 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<29>3_8419 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<28>1_8420 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<28>2_8421 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<28>3_8422 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<27>1_8423 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<27>2_8424 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<27>3_8425 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<26>1_8426 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<26>2_8427 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<26>3_8428 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<25>1_8429 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<25>2_8430 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<25>3_8431 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<24>1_8432 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<24>2_8433 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<24>3_8434 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<23>1_8435 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<23>2_8436 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<23>3_8437 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<22>1_8438 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<22>2_8439 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<22>3_8440 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<21>1_8441 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<21>2_8442 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<21>3_8443 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<20>1_8444 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<20>2_8445 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<20>3_8446 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<19>1_8447 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<19>2_8448 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<19>3_8449 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<18>1_8450 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<18>2_8451 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<18>3_8452 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<17>1_8453 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<17>2_8454 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<17>3_8455 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<16>1_8456 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<16>2_8457 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<16>3_8458 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<15>1_8459 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<15>2_8460 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<15>3_8461 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<14>1_8462 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<14>2_8463 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<14>3_8464 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<13>1_8465 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<13>2_8466 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<13>3_8467 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<12>1_8468 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<12>2_8469 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<12>3_8470 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<11>1_8471 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<11>2_8472 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<11>3_8473 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>1_8474 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>4_8475 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>5 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>1_8477 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>2_8478 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>3_8479 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>4_8480 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<1>1_8481 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<1>2_8482 ;
  wire \picorv32/out8 ;
  wire \picorv32/out82_8484 ;
  wire \picorv32/out83_8485 ;
  wire \picorv32/out84_8486 ;
  wire \picorv32/out85_8487 ;
  wire \picorv32/out86_8488 ;
  wire N208;
  wire N2101;
  wire N2121;
  wire N2141;
  wire N2161;
  wire N2181;
  wire N2201;
  wire N2221;
  wire N2241;
  wire N2261;
  wire N2281;
  wire N2301;
  wire N2321;
  wire N2341;
  wire N2361;
  wire N2381;
  wire N2401;
  wire N2421;
  wire N244;
  wire N246;
  wire N248;
  wire N250;
  wire N252;
  wire N254;
  wire N256;
  wire N258;
  wire N260;
  wire N262;
  wire N264;
  wire N266;
  wire N268;
  wire N270;
  wire \picorv32/Mmux__n11768 ;
  wire \picorv32/Mmux__n117660 ;
  wire \picorv32/Mmux__n11766 ;
  wire \picorv32/Mmux__n117658 ;
  wire \picorv32/Mmux__n117656 ;
  wire \picorv32/Mmux__n117654 ;
  wire \picorv32/Mmux__n117652 ;
  wire \picorv32/Mmux__n117650 ;
  wire \picorv32/Mmux__n117648 ;
  wire \picorv32/Mmux__n117646 ;
  wire \picorv32/Mmux__n117644 ;
  wire \picorv32/Mmux__n117642_8532 ;
  wire \picorv32/Mmux__n117640 ;
  wire \picorv32/Mmux__n11764 ;
  wire \picorv32/Mmux__n117638 ;
  wire \picorv32/Mmux__n117636 ;
  wire \picorv32/Mmux__n117634 ;
  wire \picorv32/Mmux__n117632 ;
  wire \picorv32/Mmux__n117630 ;
  wire \picorv32/Mmux__n117628 ;
  wire \picorv32/Mmux__n117626 ;
  wire \picorv32/Mmux__n117624 ;
  wire \picorv32/Mmux__n117622_8543 ;
  wire \picorv32/Mmux__n117620 ;
  wire \picorv32/Mmux__n11762 ;
  wire \picorv32/Mmux__n117618 ;
  wire \picorv32/Mmux__n117616 ;
  wire \picorv32/Mmux__n117614 ;
  wire \picorv32/Mmux__n117612 ;
  wire \picorv32/Mmux__n117610 ;
  wire N2741;
  wire N2761;
  wire \picorv32/resetn_latched_rd[5]_AND_1178_o1_8553 ;
  wire \picorv32/resetn_latched_rd[5]_AND_1178_o2_8554 ;
  wire N2961;
  wire N2981;
  wire base50_clk;
  wire N3001;
  wire N3011;
  wire N3021;
  wire N3031;
  wire N3041;
  wire N3051;
  wire basesoc_sdram_cmd_payload_ras_glue_set_8598;
  wire basesoc_zero_pending_glue_set_8599;
  wire opsis_i2c_data_drv_glue_set_8600;
  wire suart_rx_busy_glue_set_8601;
  wire suart_tx_busy_glue_set_8602;
  wire suart_tx_pending_glue_set_8603;
  wire suart_rx_pending_glue_set_8604;
  wire spiflash_cs_n_glue_rst_8605;
  wire suart_rx_fifo_readable_glue_set_8606;
  wire spiflash_dq_oe_glue_set_8607;
  wire spiflash_bus_ack_glue_set_8608;
  wire basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst_8609;
  wire basesoc_sdram_bankmachine0_trccon_ready_glue_rst_8610;
  wire basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst_8611;
  wire basesoc_sdram_bankmachine0_trascon_ready_glue_rst_8612;
  wire basesoc_sdram_bankmachine1_trccon_ready_glue_rst_8613;
  wire basesoc_sdram_bankmachine1_trascon_ready_glue_rst_8614;
  wire basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst_8615;
  wire basesoc_sdram_bankmachine2_trccon_ready_glue_rst_8616;
  wire basesoc_sdram_bankmachine2_trascon_ready_glue_rst_8617;
  wire basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst_8618;
  wire basesoc_sdram_bankmachine3_trccon_ready_glue_rst_8619;
  wire basesoc_sdram_bankmachine3_trascon_ready_glue_rst_8620;
  wire basesoc_sdram_bankmachine4_trascon_ready_glue_rst_8621;
  wire basesoc_sdram_bankmachine4_twtpcon_ready_glue_rst_8622;
  wire basesoc_sdram_bankmachine4_trccon_ready_glue_rst_8623;
  wire basesoc_sdram_bankmachine5_trccon_ready_glue_rst_8624;
  wire basesoc_sdram_bankmachine5_twtpcon_ready_glue_rst_8625;
  wire basesoc_sdram_bankmachine6_twtpcon_ready_glue_rst_8626;
  wire basesoc_sdram_bankmachine5_trascon_ready_glue_rst_8627;
  wire basesoc_sdram_bankmachine6_trccon_ready_glue_rst_8628;
  wire basesoc_sdram_bankmachine6_trascon_ready_glue_rst_8629;
  wire basesoc_sdram_bankmachine7_twtpcon_ready_glue_rst_8630;
  wire basesoc_sdram_trrdcon_ready_glue_rst_8631;
  wire basesoc_sdram_bankmachine7_trccon_ready_glue_rst_8632;
  wire basesoc_sdram_bankmachine7_trascon_ready_glue_rst_8633;
  wire basesoc_sdram_twtrcon_ready_glue_rst_8634;
  wire basesoc_grant_glue_set_8635;
  wire suart_tx_fifo_readable_glue_set_8636;
  wire opsis_i2c_sda_drv_reg_glue_set_8637;
  wire suart_tx_glue_rst_8638;
  wire basesoc_sdram_bankmachine0_row_opened_glue_set_8639;
  wire basesoc_sdram_bankmachine1_row_opened_glue_set_8640;
  wire basesoc_sdram_bankmachine2_row_opened_glue_set_8641;
  wire basesoc_sdram_bankmachine3_row_opened_glue_set_8642;
  wire basesoc_sdram_bankmachine4_row_opened_glue_set_8643;
  wire basesoc_sdram_bankmachine5_row_opened_glue_set_8644;
  wire basesoc_sdram_bankmachine6_row_opened_glue_set_8645;
  wire basesoc_sdram_bankmachine7_row_opened_glue_set_8646;
  wire basesoc_sdram_bankmachine0_trccon_count_0_glue_set_8647;
  wire basesoc_sdram_bankmachine0_trccon_count_1_glue_set_8648;
  wire basesoc_sdram_bankmachine1_trccon_count_0_glue_set_8649;
  wire basesoc_sdram_bankmachine1_trccon_count_1_glue_set_8650;
  wire basesoc_sdram_bankmachine3_trccon_count_0_glue_set_8651;
  wire basesoc_sdram_bankmachine3_trccon_count_1_glue_set_8652;
  wire basesoc_sdram_bankmachine2_trccon_count_0_glue_set_8653;
  wire basesoc_sdram_bankmachine2_trccon_count_1_glue_set_8654;
  wire basesoc_sdram_bankmachine5_trccon_count_0_glue_set_8655;
  wire basesoc_sdram_bankmachine5_trccon_count_1_glue_set_8656;
  wire basesoc_sdram_bankmachine4_trccon_count_0_glue_set_8657;
  wire basesoc_sdram_bankmachine4_trccon_count_1_glue_set_8658;
  wire basesoc_sdram_bankmachine6_trccon_count_0_glue_set_8659;
  wire basesoc_sdram_bankmachine6_trccon_count_1_glue_set_8660;
  wire basesoc_sdram_trrdcon_count_glue_set_8661;
  wire basesoc_sdram_bankmachine7_trccon_count_0_glue_set_8662;
  wire basesoc_sdram_bankmachine7_trccon_count_1_glue_set_8663;
  wire basesoc_sdram_time1_0_glue_set_8664;
  wire basesoc_sdram_time1_1_glue_set_8665;
  wire basesoc_sdram_time1_2_glue_set_8666;
  wire basesoc_sdram_time1_3_glue_set_8667;
  wire basesoc_sdram_time0_0_glue_set_8668;
  wire basesoc_sdram_time0_1_glue_set_8669;
  wire basesoc_sdram_time0_2_glue_set_8670;
  wire basesoc_sdram_time0_3_glue_set_8671;
  wire basesoc_sdram_time0_4_glue_set_8672;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<0>_rt_8673 ;
  wire \Madd_n6131_cy<3>_rt_8674 ;
  wire \Madd_n6131_cy<6>_rt_8675 ;
  wire \Madd_n6131_cy<8>_rt_8676 ;
  wire \Madd_n6131_cy<16>_rt_8677 ;
  wire \Madd_n6131_cy<19>_rt_8678 ;
  wire \Madd_n6131_cy<21>_rt_8679 ;
  wire \Madd_n6131_cy<22>_rt_8680 ;
  wire \Madd_n6131_cy<24>_rt_8681 ;
  wire \Madd_n6131_cy<25>_rt_8682 ;
  wire \Madd_n6131_cy<26>_rt_8683 ;
  wire \Madd_n6131_cy<27>_rt_8684 ;
  wire \Madd_n6131_cy<28>_rt_8685 ;
  wire \Madd_n6131_cy<29>_rt_8686 ;
  wire \Madd_n6131_cy<30>_rt_8687 ;
  wire \Madd_n6131_cy<31>_rt_8688 ;
  wire \Madd_n6127_cy<3>_rt_8689 ;
  wire \Madd_n6127_cy<6>_rt_8690 ;
  wire \Madd_n6127_cy<8>_rt_8691 ;
  wire \Madd_n6127_cy<16>_rt_8692 ;
  wire \Madd_n6127_cy<19>_rt_8693 ;
  wire \Madd_n6127_cy<21>_rt_8694 ;
  wire \Madd_n6127_cy<22>_rt_8695 ;
  wire \Madd_n6127_cy<24>_rt_8696 ;
  wire \Madd_n6127_cy<25>_rt_8697 ;
  wire \Madd_n6127_cy<26>_rt_8698 ;
  wire \Madd_n6127_cy<27>_rt_8699 ;
  wire \Madd_n6127_cy<28>_rt_8700 ;
  wire \Madd_n6127_cy<29>_rt_8701 ;
  wire \Madd_n6127_cy<30>_rt_8702 ;
  wire \Madd_n6127_cy<31>_rt_8703 ;
  wire \Madd_n6203_cy<1>_rt_8704 ;
  wire \Madd_n6203_cy<2>_rt_8705 ;
  wire \Madd_n6203_cy<3>_rt_8706 ;
  wire \Madd_n6203_cy<4>_rt_8707 ;
  wire \Madd_n6203_cy<5>_rt_8708 ;
  wire \Madd_n6203_cy<6>_rt_8709 ;
  wire \Madd_n6203_cy<7>_rt_8710 ;
  wire \Madd_n6203_cy<8>_rt_8711 ;
  wire \Madd_n6203_cy<9>_rt_8712 ;
  wire \Madd_n6203_cy<10>_rt_8713 ;
  wire \Madd_n6203_cy<11>_rt_8714 ;
  wire \Madd_n6203_cy<12>_rt_8715 ;
  wire \Madd_n6203_cy<13>_rt_8716 ;
  wire \Madd_n6203_cy<14>_rt_8717 ;
  wire \Madd_n6203_cy<15>_rt_8718 ;
  wire \Madd_n6203_cy<16>_rt_8719 ;
  wire \Madd_n6203_cy<17>_rt_8720 ;
  wire \Madd_n6203_cy<18>_rt_8721 ;
  wire \Madd_n6203_cy<19>_rt_8722 ;
  wire \Madd_n6203_cy<20>_rt_8723 ;
  wire \Madd_n6203_cy<21>_rt_8724 ;
  wire \Madd_n6203_cy<22>_rt_8725 ;
  wire \Madd_n6203_cy<23>_rt_8726 ;
  wire \Mcount_crg_por_cy<0>_rt_8727 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_8728 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_8729 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_8730 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_8731 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_8732 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_8733 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_8734 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_8735 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_8736 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_8737 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_8738 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_8739 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_8740 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_8741 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_8742 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_8743 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_8744 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_8745 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_8746 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_8747 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_8748 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_8749 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_8750 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_8751 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_8752 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_8753 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_8754 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_8755 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_8756 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_8757 ;
  wire \picorv32/_n1416<30>1_8758 ;
  wire \picorv32/_n1416<29>1_8759 ;
  wire \picorv32/_n1416<28>1_8760 ;
  wire \picorv32/_n1416<27>1_8761 ;
  wire \picorv32/_n1416<26>1_8762 ;
  wire \picorv32/_n1416<25>1_8763 ;
  wire \picorv32/_n1416<24>1_8764 ;
  wire \picorv32/_n1416<23>1_8765 ;
  wire \picorv32/_n1416<22>1_8766 ;
  wire \picorv32/_n1416<21>1_8767 ;
  wire \picorv32/_n1416<20>1_8768 ;
  wire \picorv32/_n1416<19>1_8769 ;
  wire \picorv32/_n1416<18>1_8770 ;
  wire \picorv32/_n1416<17>1_8771 ;
  wire \picorv32/_n1416<16>1_8772 ;
  wire \picorv32/_n1416<15>1_8773 ;
  wire \picorv32/_n1416<14>1_8774 ;
  wire \picorv32/_n1416<13>1_8775 ;
  wire \picorv32/_n1416<12>1_8776 ;
  wire \picorv32/_n1416<11>1_8777 ;
  wire \picorv32/_n1416<10>1_8778 ;
  wire \picorv32/_n1416<9>1_8779 ;
  wire \picorv32/_n1416<8>1_8780 ;
  wire \picorv32/_n1416<7>1_8781 ;
  wire \picorv32/_n1416<6>1_8782 ;
  wire \picorv32/_n1416<5>1_8783 ;
  wire \picorv32/_n1416<4>2 ;
  wire \picorv32/_n1416<3>1_8785 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<30>_rt_8786 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<29>_rt_8787 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<28>_rt_8788 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<27>_rt_8789 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<26>_rt_8790 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<25>_rt_8791 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<24>_rt_8792 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<23>_rt_8793 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<22>_rt_8794 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<21>_rt_8795 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<20>_rt_8796 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<19>_rt_8797 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<18>_rt_8798 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<17>_rt_8799 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<16>_rt_8800 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<15>_rt_8801 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<14>_rt_8802 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<13>_rt_8803 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<12>_rt_8804 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<11>_rt_8805 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<10>_rt_8806 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<9>_rt_8807 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<8>_rt_8808 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<7>_rt_8809 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<6>_rt_8810 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<5>_rt_8811 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<4>_rt_8812 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<3>_rt_8813 ;
  wire \Mcount_basesoc_ctrl_bus_errors_xor<31>_rt_8814 ;
  wire \picorv32/_n1416<31>1_8815 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<31>_rt_8816 ;
  wire spiflash_clk_rstpot_8817;
  wire basesoc_bus_wishbone_ack_rstpot_8818;
  wire opsis_i2c_fx2_reset_storage_full_rstpot_8819;
  wire opsisi2c_storage_full_rstpot_8820;
  wire spiflash_bitbang_en_storage_full_rstpot_8821;
  wire basesoc_en_storage_full_rstpot_8822;
  wire basesoc_eventmanager_storage_full_rstpot_8823;
  wire opsis_i2c_is_read_rstpot_8824;
  wire opsis_i2c_data_bit_rstpot_8825;
  wire \picorv32/irq_delay_rstpot_8826 ;
  wire \picorv32/is_beq_bne_blt_bge_bltu_bgeu_rstpot_8827 ;
  wire basesoc_sram_bus_ack_rstpot_8828;
  wire basesoc_sdram_cmd_payload_we_rstpot_8829;
  wire opsis_i2c_slave_addr_re_rstpot_8830;
  wire basesoc_interface_we_rstpot_8831;
  wire \picorv32/is_lui_auipc_jal_jalr_addi_add_sub_rstpot_8832 ;
  wire \picorv32/mem_do_rinst_rstpot_8833 ;
  wire \picorv32/mem_do_wdata_rstpot_8834 ;
  wire \picorv32/mem_do_rdata_rstpot_8835 ;
  wire \picorv32/mem_valid_rstpot1_8836 ;
  wire \picorv32/mem_do_prefetch_rstpot1_8837 ;
  wire \picorv32/mem_instr_rstpot1_8838 ;
  wire N329;
  wire N330;
  wire N331;
  wire N332;
  wire N333;
  wire N335;
  wire N337;
  wire N3391;
  wire N3401;
  wire N3411;
  wire N3431;
  wire N3441;
  wire N3451;
  wire N3471;
  wire N3481;
  wire N3491;
  wire N3511;
  wire N3531;
  wire N3551;
  wire N3571;
  wire half_rate_phy_record0_ras_n_BRB0_8859;
  wire half_rate_phy_record0_ras_n_BRB1_8860;
  wire half_rate_phy_record0_ras_n_BRB2_8861;
  wire half_rate_phy_record0_ras_n_BRB3_8862;
  wire half_rate_phy_record0_ras_n_BRB4_8863;
  wire half_rate_phy_record0_ras_n_BRB5_8864;
  wire half_rate_phy_record0_cas_n_BRB1_8865;
  wire half_rate_phy_record0_cas_n_BRB3_8866;
  wire half_rate_phy_record0_we_n_BRB1_8867;
  wire half_rate_phy_record0_we_n_BRB3_8868;
  wire half_rate_phy_record1_cas_n_BRB1_8869;
  wire half_rate_phy_record1_cas_n_BRB2_8870;
  wire half_rate_phy_record1_cas_n_BRB3_8871;
  wire half_rate_phy_record1_cas_n_BRB4_8872;
  wire half_rate_phy_record1_cas_n_BRB5_8873;
  wire half_rate_phy_record1_ras_n_BRB2_8874;
  wire half_rate_phy_record1_ras_n_BRB4_8875;
  wire half_rate_phy_record1_ras_n_BRB5_8876;
  wire half_rate_phy_record1_we_n_BRB2_8877;
  wire half_rate_phy_record1_we_n_BRB4_8878;
  wire half_rate_phy_record1_we_n_BRB5_8879;
  wire half_rate_phy_record0_odt_BRB0_8880;
  wire half_rate_phy_record0_odt_BRB1_8881;
  wire half_rate_phy_record0_reset_n_BRB0_8882;
  wire half_rate_phy_record0_cke_BRB0_8883;
  wire ddram_cas_n_BRB0_8884;
  wire ddram_cas_n_BRB1_8885;
  wire ddram_cas_n_BRB2_8886;
  wire ddram_ras_n_BRB1_8887;
  wire ddram_ras_n_BRB2_8888;
  wire ddram_we_n_BRB1_8889;
  wire ddram_we_n_BRB2_8890;
  wire ddram_ba_0_BRB1_8891;
  wire ddram_ba_0_BRB2_8892;
  wire ddram_ba_1_BRB1_8893;
  wire ddram_ba_1_BRB2_8894;
  wire ddram_ba_2_BRB1_8895;
  wire ddram_ba_2_BRB2_8896;
  wire ddram_a_0_BRB1_8897;
  wire ddram_a_0_BRB2_8898;
  wire ddram_a_1_BRB1_8899;
  wire ddram_a_1_BRB2_8900;
  wire ddram_a_2_BRB1_8901;
  wire ddram_a_2_BRB2_8902;
  wire ddram_a_3_BRB1_8903;
  wire ddram_a_3_BRB2_8904;
  wire ddram_a_4_BRB1_8905;
  wire ddram_a_4_BRB2_8906;
  wire ddram_a_5_BRB1_8907;
  wire ddram_a_5_BRB2_8908;
  wire ddram_a_6_BRB1_8909;
  wire ddram_a_6_BRB2_8910;
  wire ddram_a_7_BRB1_8911;
  wire ddram_a_7_BRB2_8912;
  wire ddram_a_8_BRB1_8913;
  wire ddram_a_8_BRB2_8914;
  wire ddram_a_9_BRB1_8915;
  wire ddram_a_9_BRB2_8916;
  wire ddram_a_10_BRB1_8917;
  wire ddram_a_10_BRB2_8918;
  wire ddram_a_11_BRB1_8919;
  wire ddram_a_11_BRB2_8920;
  wire ddram_a_12_BRB1_8921;
  wire ddram_a_12_BRB2_8922;
  wire ddram_a_13_BRB1_8923;
  wire ddram_a_13_BRB2_8924;
  wire half_rate_phy_phase_sel_BRB0_8925;
  wire half_rate_phy_phase_sel_BRB1_8926;
  wire new_master_wdata_ready0_BRB0_8927;
  wire new_master_wdata_ready0_BRB1_8928;
  wire new_master_wdata_ready0_BRB2_8929;
  wire new_master_wdata_ready0_BRB3_8930;
  wire new_master_wdata_ready0_BRB4_8931;
  wire new_master_wdata_ready0_BRB5_8932;
  wire half_rate_phy_record0_bank_0_BRB0_8933;
  wire half_rate_phy_record0_bank_0_BRB1_8934;
  wire half_rate_phy_record0_bank_0_BRB3_8935;
  wire half_rate_phy_record0_bank_0_BRB4_8936;
  wire half_rate_phy_record0_bank_1_BRB1_8937;
  wire half_rate_phy_record0_bank_1_BRB3_8938;
  wire half_rate_phy_record0_bank_1_BRB4_8939;
  wire half_rate_phy_record0_bank_2_BRB1_8940;
  wire half_rate_phy_record0_bank_2_BRB3_8941;
  wire half_rate_phy_record0_bank_2_BRB4_8942;
  wire half_rate_phy_record1_bank_0_BRB1_8943;
  wire half_rate_phy_record1_bank_0_BRB3_8944;
  wire half_rate_phy_record1_bank_0_BRB4_8945;
  wire half_rate_phy_record1_bank_1_BRB1_8946;
  wire half_rate_phy_record1_bank_1_BRB3_8947;
  wire half_rate_phy_record1_bank_1_BRB4_8948;
  wire half_rate_phy_record1_bank_2_BRB1_8949;
  wire half_rate_phy_record1_bank_2_BRB3_8950;
  wire half_rate_phy_record1_bank_2_BRB4_8951;
  wire half_rate_phy_record0_address_0_BRB0_8952;
  wire half_rate_phy_record0_address_0_BRB2_8953;
  wire half_rate_phy_record0_address_0_BRB3_8954;
  wire half_rate_phy_record0_address_0_BRB4_8955;
  wire half_rate_phy_record0_address_1_BRB2_8956;
  wire half_rate_phy_record0_address_1_BRB3_8957;
  wire half_rate_phy_record0_address_1_BRB4_8958;
  wire half_rate_phy_record0_address_2_BRB2_8959;
  wire half_rate_phy_record0_address_2_BRB3_8960;
  wire half_rate_phy_record0_address_2_BRB4_8961;
  wire half_rate_phy_record0_address_3_BRB2_8962;
  wire half_rate_phy_record0_address_3_BRB3_8963;
  wire half_rate_phy_record0_address_3_BRB4_8964;
  wire half_rate_phy_record0_address_4_BRB2_8965;
  wire half_rate_phy_record0_address_4_BRB3_8966;
  wire half_rate_phy_record0_address_4_BRB4_8967;
  wire half_rate_phy_record0_address_5_BRB2_8968;
  wire half_rate_phy_record0_address_5_BRB3_8969;
  wire half_rate_phy_record0_address_5_BRB4_8970;
  wire half_rate_phy_record0_address_6_BRB2_8971;
  wire half_rate_phy_record0_address_6_BRB3_8972;
  wire half_rate_phy_record0_address_6_BRB4_8973;
  wire half_rate_phy_record0_address_7_BRB2_8974;
  wire half_rate_phy_record0_address_7_BRB3_8975;
  wire half_rate_phy_record0_address_7_BRB4_8976;
  wire half_rate_phy_record0_address_8_BRB2_8977;
  wire half_rate_phy_record0_address_8_BRB3_8978;
  wire half_rate_phy_record0_address_8_BRB4_8979;
  wire half_rate_phy_record0_address_9_BRB2_8980;
  wire half_rate_phy_record0_address_9_BRB3_8981;
  wire half_rate_phy_record0_address_9_BRB4_8982;
  wire half_rate_phy_record0_address_10_BRB2_8983;
  wire half_rate_phy_record0_address_10_BRB3_8984;
  wire half_rate_phy_record0_address_10_BRB4_8985;
  wire half_rate_phy_record0_address_11_BRB2_8986;
  wire half_rate_phy_record0_address_11_BRB3_8987;
  wire half_rate_phy_record0_address_11_BRB4_8988;
  wire half_rate_phy_record0_address_12_BRB2_8989;
  wire half_rate_phy_record0_address_12_BRB3_8990;
  wire half_rate_phy_record0_address_12_BRB4_8991;
  wire half_rate_phy_record0_address_13_BRB2_8992;
  wire half_rate_phy_record0_address_13_BRB3_8993;
  wire half_rate_phy_record0_address_13_BRB4_8994;
  wire half_rate_phy_record1_address_0_BRB2_8995;
  wire half_rate_phy_record1_address_0_BRB3_8996;
  wire half_rate_phy_record1_address_0_BRB4_8997;
  wire half_rate_phy_record1_address_1_BRB2_8998;
  wire half_rate_phy_record1_address_1_BRB3_8999;
  wire half_rate_phy_record1_address_1_BRB4_9000;
  wire half_rate_phy_record1_address_2_BRB2_9001;
  wire half_rate_phy_record1_address_2_BRB3_9002;
  wire half_rate_phy_record1_address_2_BRB4_9003;
  wire half_rate_phy_record1_address_3_BRB2_9004;
  wire half_rate_phy_record1_address_3_BRB3_9005;
  wire half_rate_phy_record1_address_3_BRB4_9006;
  wire half_rate_phy_record1_address_4_BRB2_9007;
  wire half_rate_phy_record1_address_4_BRB3_9008;
  wire half_rate_phy_record1_address_4_BRB4_9009;
  wire half_rate_phy_record1_address_5_BRB2_9010;
  wire half_rate_phy_record1_address_5_BRB3_9011;
  wire half_rate_phy_record1_address_5_BRB4_9012;
  wire half_rate_phy_record1_address_6_BRB2_9013;
  wire half_rate_phy_record1_address_6_BRB3_9014;
  wire half_rate_phy_record1_address_6_BRB4_9015;
  wire half_rate_phy_record1_address_7_BRB2_9016;
  wire half_rate_phy_record1_address_7_BRB3_9017;
  wire half_rate_phy_record1_address_7_BRB4_9018;
  wire half_rate_phy_record1_address_8_BRB2_9019;
  wire half_rate_phy_record1_address_8_BRB3_9020;
  wire half_rate_phy_record1_address_8_BRB4_9021;
  wire half_rate_phy_record1_address_9_BRB2_9022;
  wire half_rate_phy_record1_address_9_BRB3_9023;
  wire half_rate_phy_record1_address_9_BRB4_9024;
  wire half_rate_phy_record1_address_10_BRB2_9025;
  wire half_rate_phy_record1_address_10_BRB3_9026;
  wire half_rate_phy_record1_address_10_BRB4_9027;
  wire half_rate_phy_record1_address_11_BRB2_9028;
  wire half_rate_phy_record1_address_11_BRB3_9029;
  wire half_rate_phy_record1_address_11_BRB4_9030;
  wire half_rate_phy_record1_address_12_BRB2_9031;
  wire half_rate_phy_record1_address_12_BRB3_9032;
  wire half_rate_phy_record1_address_12_BRB4_9033;
  wire half_rate_phy_record1_address_13_BRB2_9034;
  wire half_rate_phy_record1_address_13_BRB3_9035;
  wire half_rate_phy_record1_address_13_BRB4_9036;
  wire new_master_rdata_valid1_BRB0_9037;
  wire new_master_rdata_valid2_BRB0_9038;
  wire N707;
  wire N708;
  wire N709;
  wire N710;
  wire N711;
  wire N716;
  wire N717;
  wire N718;
  wire N719;
  wire N7241;
  wire N7251;
  wire new_master_rdata_valid3_BRB0_9050;
  wire new_master_rdata_valid3_BRB1_9051;
  wire new_master_rdata_valid3_BRB2_9052;
  wire new_master_rdata_valid3_BRB3_9053;
  wire new_master_rdata_valid3_BRB4_9054;
  wire new_master_rdata_valid3_BRB5_9055;
  wire N7921;
  wire new_master_rdata_valid2_BRB6_9057;
  wire new_master_rdata_valid2_BRB7_9058;
  wire new_master_rdata_valid2_BRB8_9059;
  wire new_master_rdata_valid2_BRB9_9060;
  wire half_rate_phy_rddata_sr_1_BRB0_9061;
  wire half_rate_phy_rddata_sr_1_BRB1_9062;
  wire half_rate_phy_rddata_sr_1_BRB2_9063;
  wire half_rate_phy_rddata_sr_1_BRB3_9064;
  wire half_rate_phy_rddata_sr_1_BRB4_9065;
  wire half_rate_phy_rddata_sr_1_BRB5_9066;
  wire half_rate_phy_rddata_sr_3_BRB12_9067;
  wire new_master_rdata_valid2_BRB4_9068;
  wire new_master_rdata_valid2_BRB10_9069;
  wire new_master_rdata_valid2_BRB11_9070;
  wire new_master_rdata_valid2_BRB12_9071;
  wire new_master_rdata_valid2_BRB13_9072;
  wire new_master_rdata_valid2_BRB14_9073;
  wire new_master_rdata_valid2_BRB1_9074;
  wire new_master_rdata_valid2_BRB15_9075;
  wire new_master_rdata_valid2_BRB16_9076;
  wire new_master_rdata_valid2_BRB17_9077;
  wire new_master_rdata_valid2_BRB18_9078;
  wire new_master_rdata_valid2_BRB19_9079;
  wire new_master_rdata_valid2_BRB2_9080;
  wire new_master_rdata_valid2_BRB20_9081;
  wire new_master_rdata_valid2_BRB21_9082;
  wire new_master_rdata_valid2_BRB22_9083;
  wire new_master_rdata_valid2_BRB23_9084;
  wire new_master_rdata_valid2_BRB24_9085;
  wire new_master_rdata_valid2_BRB3_9086;
  wire new_master_rdata_valid2_BRB25_9087;
  wire new_master_rdata_valid2_BRB26_9088;
  wire new_master_rdata_valid2_BRB27_9089;
  wire new_master_rdata_valid2_BRB28_9090;
  wire new_master_rdata_valid2_BRB29_9091;
  wire half_rate_phy_rddata_sr_2_BRB6_9092;
  wire half_rate_phy_rddata_sr_2_BRB7_9093;
  wire half_rate_phy_rddata_sr_2_BRB8_9094;
  wire half_rate_phy_rddata_sr_2_BRB9_9095;
  wire new_master_rdata_valid1_BRB5_9096;
  wire new_master_rdata_valid1_BRB30_9097;
  wire new_master_rdata_valid1_BRB31_9098;
  wire new_master_rdata_valid1_BRB32_9099;
  wire new_master_rdata_valid1_BRB33_9100;
  wire new_master_rdata_valid1_BRB34_9101;
  wire new_master_rdata_valid1_BRB6_9102;
  wire new_master_rdata_valid1_BRB35_9103;
  wire new_master_rdata_valid1_BRB36_9104;
  wire new_master_rdata_valid1_BRB37_9105;
  wire new_master_rdata_valid1_BRB38_9106;
  wire new_master_rdata_valid1_BRB39_9107;
  wire new_master_rdata_valid1_BRB7_9108;
  wire new_master_rdata_valid1_BRB40_9109;
  wire new_master_rdata_valid1_BRB41_9110;
  wire new_master_rdata_valid1_BRB42_9111;
  wire new_master_rdata_valid1_BRB43_9112;
  wire new_master_rdata_valid1_BRB44_9113;
  wire new_master_rdata_valid1_BRB8_9114;
  wire new_master_rdata_valid1_BRB45_9115;
  wire new_master_rdata_valid1_BRB46_9116;
  wire new_master_rdata_valid1_BRB47_9117;
  wire new_master_rdata_valid1_BRB48_9118;
  wire new_master_rdata_valid1_BRB49_9119;
  wire half_rate_phy_rddata_sr_2_BRB5_9120;
  wire half_rate_phy_rddata_sr_2_BRB10_9121;
  wire half_rate_phy_rddata_sr_2_BRB11_9122;
  wire half_rate_phy_rddata_sr_2_BRB12_9123;
  wire half_rate_phy_rddata_sr_2_BRB13_9124;
  wire half_rate_phy_rddata_sr_2_BRB14_9125;
  wire half_rate_phy_rddata_sr_3_BRB4_9126;
  wire half_rate_phy_rddata_sr_3_BRB15_9127;
  wire half_rate_phy_rddata_sr_3_BRB16_9128;
  wire half_rate_phy_rddata_sr_3_BRB18_9129;
  wire half_rate_phy_rddata_sr_3_BRB19_9130;
  wire wr_data_en_d_rstpot_9131;
  wire \picorv32/_n1416<31>11_9132 ;
  wire N884;
  wire N886;
  wire N888;
  wire N890;
  wire N892;
  wire N894;
  wire N896;
  wire N898;
  wire N900;
  wire N902;
  wire N904;
  wire N906;
  wire N908;
  wire N910;
  wire N912;
  wire N9141;
  wire N9161;
  wire N9181;
  wire N9201;
  wire N9221;
  wire N9241;
  wire N9261;
  wire N9281;
  wire N9301;
  wire N9321;
  wire N9341;
  wire N9361;
  wire N9381;
  wire N9401;
  wire N9421;
  wire N9441;
  wire N948;
  wire N950;
  wire N952;
  wire N954;
  wire N956;
  wire N958;
  wire N960;
  wire N962;
  wire N964;
  wire N966;
  wire N968;
  wire N970;
  wire N972;
  wire N974;
  wire N976;
  wire N9781;
  wire N9801;
  wire N9821;
  wire N9841;
  wire N9861;
  wire N9881;
  wire N9901;
  wire N9921;
  wire N9941;
  wire N9961;
  wire N9981;
  wire N10001;
  wire N10021;
  wire N10041;
  wire N10061;
  wire N10081;
  wire N10101;
  wire N1012;
  wire N1014;
  wire N1016;
  wire N1018;
  wire N1020;
  wire N1022;
  wire N1024;
  wire N1026;
  wire N1028;
  wire N1030;
  wire N1032;
  wire N1034;
  wire N1036;
  wire N1038;
  wire N1040;
  wire N1042;
  wire N1044;
  wire basesoc_interface_adr_1_1_9213;
  wire basesoc_interface_adr_2_1_9214;
  wire half_rate_phy_record0_bank_0_BRB4_rstpot_9215;
  wire half_rate_phy_record0_bank_1_BRB4_rstpot_9216;
  wire half_rate_phy_record0_bank_2_BRB4_rstpot_9217;
  wire half_rate_phy_record1_bank_0_BRB4_rstpot_9218;
  wire half_rate_phy_record1_bank_1_BRB4_rstpot_9219;
  wire half_rate_phy_record1_bank_2_BRB4_rstpot_9220;
  wire basesoc_sdram_storage_full_0_1_9221;
  wire basesoc_interface_adr_5_1_9222;
  wire basesoc_interface_we_1_9223;
  wire \basesoc_csrbankarray_csrbank4_sel<13>1_FRB_1_9224 ;
  wire basesoc_interface_adr_1_2_9225;
  wire basesoc_interface_adr_0_1_9226;
  wire phase_sel_1_9227;
  wire basesoc_interface_adr_2_2_9228;
  wire basesoc_interface_adr_3_1_9229;
  wire basesoc_sdram_storage_full_0_2_9230;
  wire phase_sel_2_9231;
  wire basesoc_interface_adr_4_1_9232;
  wire basesoc_interface_adr_5_2_9233;
  wire basesoc_sdram_storage_full_0_3_9234;
  wire phase_sel_3_9235;
  wire basesoc_interface_adr_4_2_9236;
  wire basesoc_interface_we_2_9237;
  wire N1046;
  wire N1047;
  wire N1048;
  wire N1049;
  wire N1050;
  wire N1051;
  wire N1052;
  wire N1053;
  wire N1054;
  wire N1055;
  wire N1056;
  wire N1057;
  wire N1058;
  wire N1059;
  wire N1060;
  wire N10611;
  wire N1062;
  wire N1063;
  wire N1064;
  wire N1065;
  wire N1066;
  wire N1067;
  wire N1068;
  wire N1069;
  wire N1070;
  wire N1071;
  wire N1072;
  wire N1073;
  wire N1074;
  wire N1075;
  wire Mshreg_half_rate_phy_rddata_sr_1_BRB0_9268;
  wire half_rate_phy_rddata_sr_1_BRB01_9269;
  wire Mshreg_half_rate_phy_r_drive_dq_3_9270;
  wire Mshreg_half_rate_phy_r_dfi_wrdata_en_5_9271;
  wire Mshreg_half_rate_phy_rddata_sr_1_BRB1_9272;
  wire half_rate_phy_rddata_sr_1_BRB11_9273;
  wire Mshreg_half_rate_phy_rddata_sr_1_BRB2_9274;
  wire Mshreg_half_rate_phy_rddata_sr_1_BRB3_9275;
  wire Mshreg_half_rate_phy_rddata_sr_3_BRB12_9276;
  wire Mshreg_new_master_rdata_valid2_BRB4_9277;
  wire Mshreg_new_master_rdata_valid2_BRB10_9278;
  wire Mshreg_new_master_rdata_valid2_BRB11_9279;
  wire Mshreg_new_master_rdata_valid2_BRB12_9280;
  wire Mshreg_new_master_rdata_valid2_BRB13_9281;
  wire Mshreg_new_master_rdata_valid2_BRB14_9282;
  wire Mshreg_new_master_rdata_valid2_BRB1_9283;
  wire Mshreg_new_master_rdata_valid2_BRB15_9284;
  wire Mshreg_new_master_rdata_valid2_BRB16_9285;
  wire Mshreg_new_master_rdata_valid2_BRB17_9286;
  wire Mshreg_new_master_rdata_valid2_BRB2_9287;
  wire Mshreg_new_master_rdata_valid2_BRB18_9288;
  wire Mshreg_new_master_rdata_valid2_BRB19_9289;
  wire Mshreg_new_master_rdata_valid2_BRB20_9290;
  wire Mshreg_new_master_rdata_valid2_BRB21_9291;
  wire Mshreg_new_master_rdata_valid2_BRB22_9292;
  wire Mshreg_new_master_rdata_valid2_BRB23_9293;
  wire Mshreg_new_master_rdata_valid2_BRB24_9294;
  wire Mshreg_new_master_rdata_valid2_BRB3_9295;
  wire Mshreg_new_master_rdata_valid2_BRB25_9296;
  wire Mshreg_new_master_rdata_valid2_BRB26_9297;
  wire Mshreg_new_master_rdata_valid2_BRB27_9298;
  wire Mshreg_new_master_rdata_valid2_BRB28_9299;
  wire Mshreg_new_master_rdata_valid2_BRB29_9300;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB7_9301;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB8_9302;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB9_9303;
  wire Mshreg_new_master_rdata_valid1_BRB31_9304;
  wire Mshreg_new_master_rdata_valid1_BRB5_9305;
  wire Mshreg_new_master_rdata_valid1_BRB30_9306;
  wire Mshreg_new_master_rdata_valid1_BRB32_9307;
  wire Mshreg_new_master_rdata_valid1_BRB33_9308;
  wire Mshreg_new_master_rdata_valid1_BRB34_9309;
  wire Mshreg_new_master_rdata_valid1_BRB6_9310;
  wire Mshreg_new_master_rdata_valid1_BRB35_9311;
  wire Mshreg_new_master_rdata_valid1_BRB36_9312;
  wire Mshreg_new_master_rdata_valid1_BRB37_9313;
  wire Mshreg_new_master_rdata_valid1_BRB38_9314;
  wire Mshreg_new_master_rdata_valid1_BRB39_9315;
  wire Mshreg_new_master_rdata_valid1_BRB7_9316;
  wire Mshreg_new_master_rdata_valid1_BRB40_9317;
  wire Mshreg_new_master_rdata_valid1_BRB41_9318;
  wire Mshreg_new_master_rdata_valid1_BRB42_9319;
  wire Mshreg_new_master_rdata_valid1_BRB43_9320;
  wire Mshreg_new_master_rdata_valid1_BRB45_9321;
  wire Mshreg_new_master_rdata_valid1_BRB44_9322;
  wire Mshreg_new_master_rdata_valid1_BRB8_9323;
  wire Mshreg_new_master_rdata_valid1_BRB46_9324;
  wire Mshreg_new_master_rdata_valid1_BRB47_9325;
  wire Mshreg_new_master_rdata_valid1_BRB48_9326;
  wire Mshreg_new_master_rdata_valid1_BRB49_9327;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB5_9328;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB10_9329;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB11_9330;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB13_9331;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB14_9332;
  wire Mshreg_half_rate_phy_rddata_sr_3_BRB4_9333;
  wire Mshreg_half_rate_phy_rddata_sr_3_BRB15_9334;
  wire Mshreg_half_rate_phy_rddata_sr_3_BRB16_9335;
  wire Mshreg_half_rate_phy_rddata_sr_3_BRB18_9336;
  wire Mshreg_half_rate_phy_rddata_sr_3_BRB19_9337;
  wire sys2x_rst_shift1_9338;
  wire sys2x_rst_shift2_9339;
  wire sys2x_rst_shift3_9340;
  wire sys2x_rst_shift4_9341;
  wire half_rate_phy_rddata_sr_1_BRB011_9342;
  wire half_rate_phy_rddata_sr_1_BRB111_9343;
  wire NLW_FDPE_7_Q_UNCONNECTED;
  wire NLW_FDPE_9_Q_UNCONNECTED;
  wire NLW_Mram_storage1_SPO_UNCONNECTED;
  wire NLW_Mram_storage2_SPO_UNCONNECTED;
  wire NLW_Mram_storage3_SPO_UNCONNECTED;
  wire NLW_Mram_storage4_SPO_UNCONNECTED;
  wire NLW_Mram_storage5_SPO_UNCONNECTED;
  wire NLW_Mram_storage6_SPO_UNCONNECTED;
  wire NLW_Mram_storage7_SPO_UNCONNECTED;
  wire NLW_Mram_storage8_SPO_UNCONNECTED;
  wire NLW_Mram_storage_11_SPO_UNCONNECTED;
  wire NLW_Mram_storage_12_SPO_UNCONNECTED;
  wire NLW_Mram_storage_13_SPO_UNCONNECTED;
  wire NLW_Mram_storage_14_SPO_UNCONNECTED;
  wire NLW_Mram_storage_15_SPO_UNCONNECTED;
  wire NLW_Mram_storage_16_SPO_UNCONNECTED;
  wire NLW_Mram_storage_17_SPO_UNCONNECTED;
  wire NLW_Mram_storage_18_SPO_UNCONNECTED;
  wire NLW_Mram_storage_21_SPO_UNCONNECTED;
  wire NLW_Mram_storage_22_SPO_UNCONNECTED;
  wire NLW_Mram_storage_23_SPO_UNCONNECTED;
  wire NLW_Mram_storage_24_SPO_UNCONNECTED;
  wire NLW_Mram_storage_25_SPO_UNCONNECTED;
  wire NLW_Mram_storage_26_SPO_UNCONNECTED;
  wire NLW_Mram_storage_27_SPO_UNCONNECTED;
  wire NLW_Mram_storage_28_SPO_UNCONNECTED;
  wire NLW_Mram_storage_29_SPO_UNCONNECTED;
  wire NLW_Mram_storage_210_SPO_UNCONNECTED;
  wire NLW_Mram_storage_211_SPO_UNCONNECTED;
  wire NLW_Mram_storage_212_SPO_UNCONNECTED;
  wire NLW_Mram_storage_213_SPO_UNCONNECTED;
  wire NLW_Mram_storage_214_SPO_UNCONNECTED;
  wire NLW_Mram_storage_215_SPO_UNCONNECTED;
  wire NLW_Mram_storage_216_SPO_UNCONNECTED;
  wire NLW_Mram_storage_217_SPO_UNCONNECTED;
  wire NLW_Mram_storage_218_SPO_UNCONNECTED;
  wire NLW_Mram_storage_219_SPO_UNCONNECTED;
  wire NLW_Mram_storage_220_SPO_UNCONNECTED;
  wire NLW_Mram_storage_221_SPO_UNCONNECTED;
  wire NLW_Mram_storage_222_SPO_UNCONNECTED;
  wire NLW_Mram_storage_31_SPO_UNCONNECTED;
  wire NLW_Mram_storage_32_SPO_UNCONNECTED;
  wire NLW_Mram_storage_33_SPO_UNCONNECTED;
  wire NLW_Mram_storage_34_SPO_UNCONNECTED;
  wire NLW_Mram_storage_35_SPO_UNCONNECTED;
  wire NLW_Mram_storage_36_SPO_UNCONNECTED;
  wire NLW_Mram_storage_37_SPO_UNCONNECTED;
  wire NLW_Mram_storage_38_SPO_UNCONNECTED;
  wire NLW_Mram_storage_39_SPO_UNCONNECTED;
  wire NLW_Mram_storage_310_SPO_UNCONNECTED;
  wire NLW_Mram_storage_311_SPO_UNCONNECTED;
  wire NLW_Mram_storage_312_SPO_UNCONNECTED;
  wire NLW_Mram_storage_313_SPO_UNCONNECTED;
  wire NLW_Mram_storage_314_SPO_UNCONNECTED;
  wire NLW_Mram_storage_315_SPO_UNCONNECTED;
  wire NLW_Mram_storage_316_SPO_UNCONNECTED;
  wire NLW_Mram_storage_317_SPO_UNCONNECTED;
  wire NLW_Mram_storage_318_SPO_UNCONNECTED;
  wire NLW_Mram_storage_319_SPO_UNCONNECTED;
  wire NLW_Mram_storage_320_SPO_UNCONNECTED;
  wire NLW_Mram_storage_321_SPO_UNCONNECTED;
  wire NLW_Mram_storage_322_SPO_UNCONNECTED;
  wire NLW_Mram_storage_41_SPO_UNCONNECTED;
  wire NLW_Mram_storage_42_SPO_UNCONNECTED;
  wire NLW_Mram_storage_43_SPO_UNCONNECTED;
  wire NLW_Mram_storage_44_SPO_UNCONNECTED;
  wire NLW_Mram_storage_45_SPO_UNCONNECTED;
  wire NLW_Mram_storage_46_SPO_UNCONNECTED;
  wire NLW_Mram_storage_47_SPO_UNCONNECTED;
  wire NLW_Mram_storage_48_SPO_UNCONNECTED;
  wire NLW_Mram_storage_49_SPO_UNCONNECTED;
  wire NLW_Mram_storage_410_SPO_UNCONNECTED;
  wire NLW_Mram_storage_411_SPO_UNCONNECTED;
  wire NLW_Mram_storage_412_SPO_UNCONNECTED;
  wire NLW_Mram_storage_413_SPO_UNCONNECTED;
  wire NLW_Mram_storage_414_SPO_UNCONNECTED;
  wire NLW_Mram_storage_415_SPO_UNCONNECTED;
  wire NLW_Mram_storage_416_SPO_UNCONNECTED;
  wire NLW_Mram_storage_417_SPO_UNCONNECTED;
  wire NLW_Mram_storage_418_SPO_UNCONNECTED;
  wire NLW_Mram_storage_419_SPO_UNCONNECTED;
  wire NLW_Mram_storage_420_SPO_UNCONNECTED;
  wire NLW_Mram_storage_421_SPO_UNCONNECTED;
  wire NLW_Mram_storage_422_SPO_UNCONNECTED;
  wire NLW_Mram_storage_71_SPO_UNCONNECTED;
  wire NLW_Mram_storage_72_SPO_UNCONNECTED;
  wire NLW_Mram_storage_73_SPO_UNCONNECTED;
  wire NLW_Mram_storage_74_SPO_UNCONNECTED;
  wire NLW_Mram_storage_75_SPO_UNCONNECTED;
  wire NLW_Mram_storage_76_SPO_UNCONNECTED;
  wire NLW_Mram_storage_77_SPO_UNCONNECTED;
  wire NLW_Mram_storage_78_SPO_UNCONNECTED;
  wire NLW_Mram_storage_79_SPO_UNCONNECTED;
  wire NLW_Mram_storage_710_SPO_UNCONNECTED;
  wire NLW_Mram_storage_711_SPO_UNCONNECTED;
  wire NLW_Mram_storage_712_SPO_UNCONNECTED;
  wire NLW_Mram_storage_713_SPO_UNCONNECTED;
  wire NLW_Mram_storage_714_SPO_UNCONNECTED;
  wire NLW_Mram_storage_715_SPO_UNCONNECTED;
  wire NLW_Mram_storage_716_SPO_UNCONNECTED;
  wire NLW_Mram_storage_717_SPO_UNCONNECTED;
  wire NLW_Mram_storage_718_SPO_UNCONNECTED;
  wire NLW_Mram_storage_719_SPO_UNCONNECTED;
  wire NLW_Mram_storage_720_SPO_UNCONNECTED;
  wire NLW_Mram_storage_721_SPO_UNCONNECTED;
  wire NLW_Mram_storage_722_SPO_UNCONNECTED;
  wire NLW_Mram_storage_51_SPO_UNCONNECTED;
  wire NLW_Mram_storage_52_SPO_UNCONNECTED;
  wire NLW_Mram_storage_53_SPO_UNCONNECTED;
  wire NLW_Mram_storage_54_SPO_UNCONNECTED;
  wire NLW_Mram_storage_55_SPO_UNCONNECTED;
  wire NLW_Mram_storage_56_SPO_UNCONNECTED;
  wire NLW_Mram_storage_57_SPO_UNCONNECTED;
  wire NLW_Mram_storage_58_SPO_UNCONNECTED;
  wire NLW_Mram_storage_59_SPO_UNCONNECTED;
  wire NLW_Mram_storage_510_SPO_UNCONNECTED;
  wire NLW_Mram_storage_511_SPO_UNCONNECTED;
  wire NLW_Mram_storage_514_SPO_UNCONNECTED;
  wire NLW_Mram_storage_512_SPO_UNCONNECTED;
  wire NLW_Mram_storage_513_SPO_UNCONNECTED;
  wire NLW_Mram_storage_515_SPO_UNCONNECTED;
  wire NLW_Mram_storage_516_SPO_UNCONNECTED;
  wire NLW_Mram_storage_517_SPO_UNCONNECTED;
  wire NLW_Mram_storage_518_SPO_UNCONNECTED;
  wire NLW_Mram_storage_519_SPO_UNCONNECTED;
  wire NLW_Mram_storage_520_SPO_UNCONNECTED;
  wire NLW_Mram_storage_521_SPO_UNCONNECTED;
  wire NLW_Mram_storage_522_SPO_UNCONNECTED;
  wire NLW_Mram_storage_61_SPO_UNCONNECTED;
  wire NLW_Mram_storage_62_SPO_UNCONNECTED;
  wire NLW_Mram_storage_63_SPO_UNCONNECTED;
  wire NLW_Mram_storage_64_SPO_UNCONNECTED;
  wire NLW_Mram_storage_65_SPO_UNCONNECTED;
  wire NLW_Mram_storage_66_SPO_UNCONNECTED;
  wire NLW_Mram_storage_67_SPO_UNCONNECTED;
  wire NLW_Mram_storage_68_SPO_UNCONNECTED;
  wire NLW_Mram_storage_69_SPO_UNCONNECTED;
  wire NLW_Mram_storage_610_SPO_UNCONNECTED;
  wire NLW_Mram_storage_611_SPO_UNCONNECTED;
  wire NLW_Mram_storage_612_SPO_UNCONNECTED;
  wire NLW_Mram_storage_613_SPO_UNCONNECTED;
  wire NLW_Mram_storage_614_SPO_UNCONNECTED;
  wire NLW_Mram_storage_615_SPO_UNCONNECTED;
  wire NLW_Mram_storage_616_SPO_UNCONNECTED;
  wire NLW_Mram_storage_617_SPO_UNCONNECTED;
  wire NLW_Mram_storage_618_SPO_UNCONNECTED;
  wire NLW_Mram_storage_619_SPO_UNCONNECTED;
  wire NLW_Mram_storage_620_SPO_UNCONNECTED;
  wire NLW_Mram_storage_621_SPO_UNCONNECTED;
  wire NLW_Mram_storage_622_SPO_UNCONNECTED;
  wire NLW_Mram_storage_81_SPO_UNCONNECTED;
  wire NLW_Mram_storage_82_SPO_UNCONNECTED;
  wire NLW_Mram_storage_83_SPO_UNCONNECTED;
  wire NLW_Mram_storage_84_SPO_UNCONNECTED;
  wire NLW_Mram_storage_85_SPO_UNCONNECTED;
  wire NLW_Mram_storage_86_SPO_UNCONNECTED;
  wire NLW_Mram_storage_87_SPO_UNCONNECTED;
  wire NLW_Mram_storage_88_SPO_UNCONNECTED;
  wire NLW_Mram_storage_89_SPO_UNCONNECTED;
  wire NLW_Mram_storage_810_SPO_UNCONNECTED;
  wire NLW_Mram_storage_811_SPO_UNCONNECTED;
  wire NLW_Mram_storage_812_SPO_UNCONNECTED;
  wire NLW_Mram_storage_813_SPO_UNCONNECTED;
  wire NLW_Mram_storage_814_SPO_UNCONNECTED;
  wire NLW_Mram_storage_815_SPO_UNCONNECTED;
  wire NLW_Mram_storage_816_SPO_UNCONNECTED;
  wire NLW_Mram_storage_817_SPO_UNCONNECTED;
  wire NLW_Mram_storage_818_SPO_UNCONNECTED;
  wire NLW_Mram_storage_819_SPO_UNCONNECTED;
  wire NLW_Mram_storage_820_SPO_UNCONNECTED;
  wire NLW_Mram_storage_821_SPO_UNCONNECTED;
  wire NLW_Mram_storage_822_SPO_UNCONNECTED;
  wire NLW_Mram_storage_91_SPO_UNCONNECTED;
  wire NLW_Mram_storage_92_SPO_UNCONNECTED;
  wire NLW_Mram_storage_93_SPO_UNCONNECTED;
  wire NLW_Mram_storage_94_SPO_UNCONNECTED;
  wire NLW_Mram_storage_95_SPO_UNCONNECTED;
  wire NLW_Mram_storage_96_SPO_UNCONNECTED;
  wire NLW_Mram_storage_97_SPO_UNCONNECTED;
  wire NLW_Mram_storage_98_SPO_UNCONNECTED;
  wire NLW_Mram_storage_99_SPO_UNCONNECTED;
  wire NLW_Mram_storage_910_SPO_UNCONNECTED;
  wire NLW_Mram_storage_911_SPO_UNCONNECTED;
  wire NLW_Mram_storage_912_SPO_UNCONNECTED;
  wire NLW_Mram_storage_913_SPO_UNCONNECTED;
  wire NLW_Mram_storage_914_SPO_UNCONNECTED;
  wire NLW_Mram_storage_915_SPO_UNCONNECTED;
  wire NLW_Mram_storage_916_SPO_UNCONNECTED;
  wire NLW_Mram_storage_917_SPO_UNCONNECTED;
  wire NLW_Mram_storage_918_SPO_UNCONNECTED;
  wire NLW_Mram_storage_919_SPO_UNCONNECTED;
  wire NLW_Mram_storage_920_SPO_UNCONNECTED;
  wire NLW_Mram_storage_921_SPO_UNCONNECTED;
  wire NLW_Mram_storage_922_SPO_UNCONNECTED;
  wire NLW_BUFIO2_IOCLK_UNCONNECTED;
  wire NLW_BUFIO2_SERDESSTROBE_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_CLKFX180_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGDATA_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGEN_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGDONE_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_CLKFXDV_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGCLK_UNCONNECTED;
  wire \NLW_crg_periph_dcm_clkgen_STATUS<2>_UNCONNECTED ;
  wire \NLW_crg_periph_dcm_clkgen_STATUS<1>_UNCONNECTED ;
  wire NLW_crg_pll_adv_CLKOUTDCM3_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM4_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM2_UNCONNECTED;
  wire NLW_crg_pll_adv_DRDY_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM1_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM5_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKFBDCM_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM0_UNCONNECTED;
  wire \NLW_crg_pll_adv_DO<15>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<14>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<13>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<12>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<11>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<10>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<9>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<8>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<7>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<6>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<5>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<4>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<3>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<2>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<1>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<0>_UNCONNECTED ;
  wire NLW_sdram_full_bufpll_LOCK_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_16_TQ_UNCONNECTED;
  wire NLW_OSERDES2_16_T4_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_16_T1_UNCONNECTED;
  wire NLW_OSERDES2_16_T3_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_16_T2_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_17_TQ_UNCONNECTED;
  wire NLW_OSERDES2_17_T4_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_17_T1_UNCONNECTED;
  wire NLW_OSERDES2_17_T3_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_17_T2_UNCONNECTED;
  wire NLW_ISERDES2_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_DFB_UNCONNECTED;
  wire NLW_ISERDES2_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_VALID_UNCONNECTED;
  wire NLW_ISERDES2_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_1_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_1_DFB_UNCONNECTED;
  wire NLW_ISERDES2_1_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_1_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_1_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_1_VALID_UNCONNECTED;
  wire NLW_ISERDES2_1_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_1_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_2_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_2_DFB_UNCONNECTED;
  wire NLW_ISERDES2_2_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_2_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_2_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_2_VALID_UNCONNECTED;
  wire NLW_ISERDES2_2_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_2_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_3_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_3_DFB_UNCONNECTED;
  wire NLW_ISERDES2_3_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_3_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_3_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_3_VALID_UNCONNECTED;
  wire NLW_ISERDES2_3_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_3_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_4_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_4_DFB_UNCONNECTED;
  wire NLW_ISERDES2_4_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_4_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_4_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_4_VALID_UNCONNECTED;
  wire NLW_ISERDES2_4_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_4_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_5_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_5_DFB_UNCONNECTED;
  wire NLW_ISERDES2_5_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_5_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_5_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_5_VALID_UNCONNECTED;
  wire NLW_ISERDES2_5_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_5_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_6_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_6_DFB_UNCONNECTED;
  wire NLW_ISERDES2_6_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_6_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_6_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_6_VALID_UNCONNECTED;
  wire NLW_ISERDES2_6_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_6_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_7_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_7_DFB_UNCONNECTED;
  wire NLW_ISERDES2_7_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_7_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_7_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_7_VALID_UNCONNECTED;
  wire NLW_ISERDES2_7_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_7_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_8_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_8_DFB_UNCONNECTED;
  wire NLW_ISERDES2_8_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_8_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_8_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_8_VALID_UNCONNECTED;
  wire NLW_ISERDES2_8_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_8_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_9_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_9_DFB_UNCONNECTED;
  wire NLW_ISERDES2_9_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_9_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_9_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_9_VALID_UNCONNECTED;
  wire NLW_ISERDES2_9_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_9_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_10_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_10_DFB_UNCONNECTED;
  wire NLW_ISERDES2_10_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_10_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_10_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_10_VALID_UNCONNECTED;
  wire NLW_ISERDES2_10_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_10_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_11_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_11_DFB_UNCONNECTED;
  wire NLW_ISERDES2_11_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_11_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_11_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_11_VALID_UNCONNECTED;
  wire NLW_ISERDES2_11_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_11_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_12_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_12_DFB_UNCONNECTED;
  wire NLW_ISERDES2_12_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_12_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_12_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_12_VALID_UNCONNECTED;
  wire NLW_ISERDES2_12_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_12_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_13_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_13_DFB_UNCONNECTED;
  wire NLW_ISERDES2_13_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_13_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_13_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_13_VALID_UNCONNECTED;
  wire NLW_ISERDES2_13_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_13_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_14_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_14_DFB_UNCONNECTED;
  wire NLW_ISERDES2_14_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_14_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_14_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_14_VALID_UNCONNECTED;
  wire NLW_ISERDES2_14_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_14_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_15_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_15_DFB_UNCONNECTED;
  wire NLW_ISERDES2_15_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_15_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_15_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_15_VALID_UNCONNECTED;
  wire NLW_ISERDES2_15_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_15_SHIFTOUT_UNCONNECTED;
  wire \NLW_picorv32/Mram_cpuregs132_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs130_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs129_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs131_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs127_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs126_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs128_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs124_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs123_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs125_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs121_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs120_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs122_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs118_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs117_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs119_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs115_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs114_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs116_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs113_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs112_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs111_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs110_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs18_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs17_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs19_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs15_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs14_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs16_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs12_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs11_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs13_SPO_UNCONNECTED ;
  wire NLW_Mram_tag_mem_ENB_UNCONNECTED;
  wire NLW_Mram_tag_mem_RSTB_UNCONNECTED;
  wire NLW_Mram_tag_mem_CLKB_UNCONNECTED;
  wire NLW_Mram_tag_mem_REGCEB_UNCONNECTED;
  wire \NLW_Mram_tag_mem_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_11_ENB_UNCONNECTED;
  wire NLW_Mram_mem_11_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_11_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_11_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_11_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_12_ENB_UNCONNECTED;
  wire NLW_Mram_mem_12_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_12_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_12_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_12_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_13_ENB_UNCONNECTED;
  wire NLW_Mram_mem_13_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_13_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_13_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_13_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_14_ENB_UNCONNECTED;
  wire NLW_Mram_mem_14_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_14_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_14_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_14_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_15_ENB_UNCONNECTED;
  wire NLW_Mram_mem_15_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_15_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_15_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_15_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_16_ENB_UNCONNECTED;
  wire NLW_Mram_mem_16_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_16_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_16_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_16_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_17_ENB_UNCONNECTED;
  wire NLW_Mram_mem_17_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_17_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_17_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_17_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_18_ENB_UNCONNECTED;
  wire NLW_Mram_mem_18_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_18_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_18_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_18_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_19_ENB_UNCONNECTED;
  wire NLW_Mram_mem_19_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_19_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_19_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_19_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_110_ENB_UNCONNECTED;
  wire NLW_Mram_mem_110_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_110_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_110_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_110_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_111_ENB_UNCONNECTED;
  wire NLW_Mram_mem_111_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_111_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_111_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_111_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_112_ENB_UNCONNECTED;
  wire NLW_Mram_mem_112_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_112_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_112_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_112_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_113_ENB_UNCONNECTED;
  wire NLW_Mram_mem_113_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_113_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_113_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_113_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_114_ENB_UNCONNECTED;
  wire NLW_Mram_mem_114_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_114_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_114_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_114_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_115_ENB_UNCONNECTED;
  wire NLW_Mram_mem_115_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_115_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_115_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_115_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_116_ENB_UNCONNECTED;
  wire NLW_Mram_mem_116_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_116_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_116_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_116_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem1_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem2_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem2_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem2_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem2_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem2_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem3_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem3_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem3_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem3_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem3_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem4_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem4_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem4_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem4_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem4_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<0>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<4>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<3>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<2>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<1>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<4>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<3>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DIPADIP<0>_UNCONNECTED ;
  wire NLW_Mram_mem16_ENB_UNCONNECTED;
  wire NLW_Mram_mem16_RSTB_UNCONNECTED;
  wire NLW_Mram_mem16_CLKB_UNCONNECTED;
  wire NLW_Mram_mem16_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem16_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem15_ENB_UNCONNECTED;
  wire NLW_Mram_mem15_RSTB_UNCONNECTED;
  wire NLW_Mram_mem15_CLKB_UNCONNECTED;
  wire NLW_Mram_mem15_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem15_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem14_ENB_UNCONNECTED;
  wire NLW_Mram_mem14_RSTB_UNCONNECTED;
  wire NLW_Mram_mem14_CLKB_UNCONNECTED;
  wire NLW_Mram_mem14_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem14_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem13_ENB_UNCONNECTED;
  wire NLW_Mram_mem13_RSTB_UNCONNECTED;
  wire NLW_Mram_mem13_CLKB_UNCONNECTED;
  wire NLW_Mram_mem13_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem13_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem12_ENB_UNCONNECTED;
  wire NLW_Mram_mem12_RSTB_UNCONNECTED;
  wire NLW_Mram_mem12_CLKB_UNCONNECTED;
  wire NLW_Mram_mem12_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem12_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem11_ENB_UNCONNECTED;
  wire NLW_Mram_mem11_RSTB_UNCONNECTED;
  wire NLW_Mram_mem11_CLKB_UNCONNECTED;
  wire NLW_Mram_mem11_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem11_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem10_ENB_UNCONNECTED;
  wire NLW_Mram_mem10_RSTB_UNCONNECTED;
  wire NLW_Mram_mem10_CLKB_UNCONNECTED;
  wire NLW_Mram_mem10_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem10_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem9_ENB_UNCONNECTED;
  wire NLW_Mram_mem9_RSTB_UNCONNECTED;
  wire NLW_Mram_mem9_CLKB_UNCONNECTED;
  wire NLW_Mram_mem9_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem9_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem8_ENB_UNCONNECTED;
  wire NLW_Mram_mem8_RSTB_UNCONNECTED;
  wire NLW_Mram_mem8_CLKB_UNCONNECTED;
  wire NLW_Mram_mem8_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem8_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem7_ENB_UNCONNECTED;
  wire NLW_Mram_mem7_RSTB_UNCONNECTED;
  wire NLW_Mram_mem7_CLKB_UNCONNECTED;
  wire NLW_Mram_mem7_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem7_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem6_ENB_UNCONNECTED;
  wire NLW_Mram_mem6_RSTB_UNCONNECTED;
  wire NLW_Mram_mem6_CLKB_UNCONNECTED;
  wire NLW_Mram_mem6_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem6_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem5_ENB_UNCONNECTED;
  wire NLW_Mram_mem5_RSTB_UNCONNECTED;
  wire NLW_Mram_mem5_CLKB_UNCONNECTED;
  wire NLW_Mram_mem5_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem5_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem4_ENB_UNCONNECTED;
  wire NLW_Mram_mem4_RSTB_UNCONNECTED;
  wire NLW_Mram_mem4_CLKB_UNCONNECTED;
  wire NLW_Mram_mem4_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem4_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem3_ENB_UNCONNECTED;
  wire NLW_Mram_mem3_RSTB_UNCONNECTED;
  wire NLW_Mram_mem3_CLKB_UNCONNECTED;
  wire NLW_Mram_mem3_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem3_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem2_ENB_UNCONNECTED;
  wire NLW_Mram_mem2_RSTB_UNCONNECTED;
  wire NLW_Mram_mem2_CLKB_UNCONNECTED;
  wire NLW_Mram_mem2_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem2_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem1_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<2>_UNCONNECTED ;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB0_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_r_drive_dq_3_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_r_dfi_wrdata_en_5_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB1_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB2_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB3_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB12_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB4_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB10_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB11_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB12_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB13_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB14_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB1_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB15_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB16_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB17_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB2_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB18_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB19_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB20_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB21_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB22_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB23_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB24_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB3_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB25_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB26_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB27_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB28_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB29_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB7_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB8_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB9_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB31_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB5_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB30_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB32_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB33_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB34_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB6_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB35_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB36_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB37_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB38_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB39_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB7_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB40_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB41_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB42_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB43_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB45_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB44_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB8_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB46_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB47_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB48_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB49_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB5_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB10_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB11_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB13_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB14_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB4_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB15_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB16_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB18_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB19_Q15_UNCONNECTED;
  wire [25 : 0] front_panel_count;
  wire [10 : 0] crg_por;
  wire [7 : 0] suart_rx_reg;
  wire [15 : 0] half_rate_phy_dq_o;
  wire [15 : 0] half_rate_phy_dq_t;
  wire [31 : 0] half_rate_phy_record0_rddata;
  wire [31 : 0] half_rate_phy_record1_rddata;
  wire [1 : 0] half_rate_phy_dqs_o;
  wire [1 : 0] half_rate_phy_dqs_t;
  wire [13 : 0] half_rate_phy_record0_address;
  wire [13 : 0] half_rate_phy_record1_address;
  wire [5 : 5] half_rate_phy_r_dfi_wrdata_en;
  wire [2 : 0] half_rate_phy_record0_bank;
  wire [2 : 0] half_rate_phy_record1_bank;
  wire [0 : 0] rddata_valid;
  wire [31 : 0] rddata0;
  wire [31 : 0] rddata1;
  wire [31 : 0] half_rate_phy_record2_wrdata;
  wire [0 : 0] half_rate_phy_record2_wrdata_mask;
  wire [31 : 0] half_rate_phy_record3_wrdata;
  wire [1 : 0] half_rate_phy_rddata_sr;
  wire [31 : 2] \picorv32/mem_addr ;
  wire [31 : 0] \picorv32/mem_wdata ;
  wire [3 : 0] \picorv32/mem_wstrb ;
  wire [31 : 0] basesoc_sram_bus_dat_r;
  wire [7 : 0] _n6384;
  wire [7 : 0] _n6385;
  wire [21 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
  wire [21 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
  wire [21 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
  wire [21 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
  wire [21 : 0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout;
  wire [21 : 0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout;
  wire [21 : 0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout;
  wire [21 : 0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout;
  wire [127 : 0] basesoc_dat_w;
  wire [23 : 0] _n6525;
  wire [2 : 0] memadr_2;
  wire [7 : 0] basesoc_interface_dat_w;
  wire [7 : 0] basesoc_bus_wishbone_dat_r;
  wire [31 : 0] basesoc_value;
  wire [31 : 2] suart_phase_accumulator_tx;
  wire [31 : 2] suart_phase_accumulator_rx;
  wire [31 : 0] spiflash_sr;
  wire [31 : 0] dfi_dfi_p0_rddata;
  wire [31 : 0] dfi_dfi_p1_rddata;
  wire [31 : 0] dfi_dfi_p2_rddata;
  wire [31 : 0] dfi_dfi_p3_rddata;
  wire [10 : 10] basesoc_sdram_cmd_payload_a;
  wire [2 : 0] basesoc_sdram_dfi_p0_bank;
  wire [13 : 0] basesoc_sdram_dfi_p0_address;
  wire [2 : 0] basesoc_sdram_dfi_p1_bank;
  wire [13 : 0] basesoc_sdram_dfi_p1_address;
  wire [4 : 0] basesoc_slave_sel_r;
  wire [7 : 0] basesoc_csrbankarray_interface0_bank_bus_dat_r;
  wire [1 : 0] basesoc_csrbankarray_interface1_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface2_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface3_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface4_bank_bus_dat_r;
  wire [3 : 0] basesoc_csrbankarray_interface5_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface6_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface7_bank_bus_dat_r;
  wire [8 : 0] basesoc_sdram_timer_count;
  wire [7 : 0] memdat_1;
  wire [7 : 0] memdat_3;
  wire [31 : 0] basesoc_ctrl_bus_errors;
  wire [31 : 0] basesoc_value_status;
  wire [56 : 0] dna_status;
  wire [7 : 0] opsis_i2c_din;
  wire [7 : 0] suart_tx_reg;
  wire [3 : 0] suart_tx_bitcount;
  wire [3 : 0] suart_rx_bitcount;
  wire [7 : 0] suart_source_payload_data;
  wire [4 : 0] suart_tx_fifo_level0;
  wire [4 : 0] suart_rx_fifo_level0;
  wire [3 : 0] spiflash_dqi;
  wire [31 : 0] basesoc_sdram_phaseinjector0_status;
  wire [31 : 0] basesoc_sdram_phaseinjector1_status;
  wire [31 : 0] basesoc_sdram_phaseinjector2_status;
  wire [31 : 0] basesoc_sdram_phaseinjector3_status;
  wire [13 : 0] basesoc_sdram_bankmachine0_row;
  wire [3 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine0_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine0_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine1_row;
  wire [3 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine1_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine1_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine2_row;
  wire [3 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine2_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine2_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine3_row;
  wire [3 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine3_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine3_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine4_row;
  wire [3 : 0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine4_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine4_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine5_row;
  wire [3 : 0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine5_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine5_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine6_row;
  wire [3 : 0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine6_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine6_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine7_row;
  wire [3 : 0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine7_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine7_trascon_count;
  wire [2 : 0] basesoc_sdram_twtrcon_count;
  wire [23 : 0] basesoc_sdram_bandwidth_nreads_r;
  wire [23 : 0] basesoc_sdram_bandwidth_nwrites_r;
  wire [23 : 0] basesoc_sdram_bandwidth_nreads;
  wire [23 : 0] basesoc_sdram_bandwidth_nwrites;
  wire [23 : 0] basesoc_sdram_bandwidth_nreads_status;
  wire [23 : 0] basesoc_sdram_bandwidth_nwrites_status;
  wire [1 : 0] front_panel_leds_storage_full;
  wire [7 : 0] opsis_i2c_shift_reg_storage_full;
  wire [6 : 0] opsis_i2c_slave_addr_storage_full;
  wire [3 : 0] basesoc_sdram_storage_full;
  wire [5 : 0] basesoc_sdram_phaseinjector0_command_storage_full;
  wire [2 : 0] basesoc_sdram_phaseinjector0_baddress_storage_full;
  wire [5 : 0] basesoc_sdram_phaseinjector1_command_storage_full;
  wire [2 : 0] basesoc_sdram_phaseinjector1_baddress_storage_full;
  wire [5 : 0] basesoc_sdram_phaseinjector2_command_storage_full;
  wire [2 : 0] basesoc_sdram_phaseinjector2_baddress_storage_full;
  wire [5 : 0] basesoc_sdram_phaseinjector3_command_storage_full;
  wire [2 : 0] basesoc_sdram_phaseinjector3_baddress_storage_full;
  wire [3 : 0] spiflash_bitbang_storage_full;
  wire [1 : 0] suart_eventmanager_storage_full;
  wire [1 : 0] basesoc_sdram_bankmachine0_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine1_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine2_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine3_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine4_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine5_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine6_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine7_trccon_count;
  wire [4 : 0] basesoc_sdram_time0;
  wire [3 : 0] basesoc_sdram_time1;
  wire [19 : 0] basesoc_count;
  wire [7 : 0] opsis_i2c_master_storage_full;
  wire [1 : 0] opsis_i2c_status_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector0_address_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector0_wrdata_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector1_address_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector1_wrdata_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector2_address_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector2_wrdata_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector3_address_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector3_wrdata_storage_full;
  wire [7 : 0] basesoc_load_storage_full;
  wire [7 : 0] basesoc_reload_storage_full;
  wire [15 : 0] half_rate_phy_dq_i;
  wire [31 : 0] basesoc_rom_bus_dat_r;
  wire [31 : 0] basesoc_sdram_inti_p0_rddata;
  wire [31 : 0] basesoc_sdram_inti_p1_rddata;
  wire [31 : 0] basesoc_sdram_inti_p2_rddata;
  wire [31 : 0] basesoc_sdram_inti_p3_rddata;
  wire [13 : 0] array_muxed9;
  wire [13 : 0] array_muxed16;
  wire [7 : 0] basesoc_csrcon_dat_r;
  wire [2 : 0] array_muxed15;
  wire [2 : 0] array_muxed8;
  wire [3 : 0] spiflash_o;
  wire [31 : 0] half_rate_phy_dfi_p0_wrdata;
  wire [31 : 0] half_rate_phy_dfi_p1_wrdata;
  wire [4 : 0] basesoc_slave_sel;
  wire [127 : 0] basesoc_data_port_dat_w;
  wire [3 : 0] basesoc_sram_we;
  wire [31 : 2] n6127;
  wire [31 : 2] n6131;
  wire [15 : 0] basesoc_data_port_we;
  wire [0 : 0] half_rate_phy_dfi_p0_wrdata_mask;
  wire [2 : 2] n6121;
  wire [23 : 3] n6203;
  wire [25 : 0] Mcount_front_panel_count_lut;
  wire [24 : 0] Mcount_front_panel_count_cy;
  wire [31 : 0] Result_11;
  wire [8 : 0] Mcount_basesoc_sdram_timer_count_lut;
  wire [7 : 0] Mcount_basesoc_sdram_timer_count_cy;
  wire [0 : 0] Mcount_spiflash_i1_cy;
  wire [1 : 0] basesoc_counter;
  wire [23 : 0] Mcount_basesoc_sdram_bandwidth_nreads_lut;
  wire [22 : 0] Mcount_basesoc_sdram_bandwidth_nreads_cy;
  wire [23 : 0] Mcount_basesoc_sdram_bandwidth_nwrites_lut;
  wire [22 : 0] Mcount_basesoc_sdram_bandwidth_nwrites_cy;
  wire [19 : 0] Mcount_basesoc_count_lut;
  wire [18 : 0] Mcount_basesoc_count_cy;
  wire [3 : 0] opsis_i2c_counter;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine0_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine0_row_hit_cy;
  wire [7 : 0] spiflash_counter;
  wire [5 : 0] basesoc_sdram_generator_counter;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine1_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine1_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine2_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine2_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine3_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine3_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine4_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine4_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine5_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine5_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine6_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine6_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine7_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine7_row_hit_cy;
  wire [31 : 2] Madd_n6131_cy;
  wire [31 : 2] Madd_n6127_cy;
  wire [2 : 2] Madd_n6121_cy;
  wire [0 : 0] Madd_n6203_lut;
  wire [23 : 0] Madd_n6203_cy;
  wire [0 : 0] Mcount_half_rate_phy_bitslip_cnt_cy;
  wire [9 : 0] Mcount_crg_por_cy;
  wire [10 : 1] Mcount_crg_por_lut;
  wire [3 : 0] suart_tx_fifo_produce;
  wire [6 : 0] dna_cnt;
  wire [0 : 0] Mcount_basesoc_ctrl_bus_errors_lut;
  wire [30 : 0] Mcount_basesoc_ctrl_bus_errors_cy;
  wire [3 : 0] suart_tx_fifo_consume;
  wire [2 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume;
  wire [3 : 0] suart_rx_fifo_produce;
  wire [3 : 0] suart_rx_fifo_consume;
  wire [2 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume;
  wire [2 : 2] Mcount_suart_rx_fifo_level0_cy;
  wire [3 : 3] Mcount_suart_tx_fifo_level0_lut;
  wire [2 : 2] Mcount_suart_tx_fifo_level0_cy;
  wire [2 : 0] rhs_array_muxed8;
  wire [2 : 0] rhs_array_muxed2;
  wire [13 : 0] rhs_array_muxed7;
  wire [13 : 0] rhs_array_muxed1;
  wire [10 : 3] basesoc_sdram_bankmachine2_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine1_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine0_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine7_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine6_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine5_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine4_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine3_cmd_payload_a;
  wire [2 : 2] Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_cy;
  wire [2 : 2] Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_cy;
  wire [2 : 2] Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_cy;
  wire [15 : 0] \picorv32/Mcompar_alu_lts_cy ;
  wire [14 : 0] \picorv32/Mcompar_alu_lts_lut ;
  wire [15 : 0] \picorv32/Mcompar_alu_ltu_cy ;
  wire [14 : 0] \picorv32/Mcompar_alu_ltu_lut ;
  wire [10 : 0] \picorv32/Mcompar_alu_eq_lut ;
  wire [9 : 0] \picorv32/Mcompar_alu_eq_cy ;
  wire [30 : 2] \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy ;
  wire [2 : 2] \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_lut ;
  wire [31 : 0] \picorv32/Maddsub_alu_add_sub_lut ;
  wire [30 : 0] \picorv32/Maddsub_alu_add_sub_cy ;
  wire [4 : 0] \picorv32/reg_sh ;
  wire [31 : 1] \picorv32/_n1799 ;
  wire [30 : 2] \picorv32/_n1416 ;
  wire [31 : 0] \picorv32/cpuregs_wrdata ;
  wire [0 : 0] \picorv32/_n1371 ;
  wire [31 : 2] \picorv32/mem_la_addr ;
  wire [0 : 0] \picorv32/_n1373 ;
  wire [3 : 1] \picorv32/mem_la_wstrb ;
  wire [31 : 8] \picorv32/mem_la_wdata ;
  wire [0 : 0] \picorv32/_n1375 ;
  wire [31 : 2] \picorv32/PWR_11_o_GND_2_o_add_397_OUT ;
  wire [31 : 0] \picorv32/cpuregs_rs1 ;
  wire [31 : 2] \picorv32/_n1176 ;
  wire [31 : 2] \picorv32/_n1175 ;
  wire [31 : 0] \picorv32/alu_add_sub ;
  wire [5 : 0] \picorv32/latched_rd ;
  wire [20 : 20] \picorv32/_n1367 ;
  wire [31 : 0] \picorv32/irq_mask ;
  wire [1 : 0] \picorv32/mem_state ;
  wire [1 : 0] \picorv32/mem_wordsize ;
  wire [31 : 0] \picorv32/decoded_imm ;
  wire [5 : 0] \picorv32/decoded_rs1 ;
  wire [4 : 0] \picorv32/decoded_rd ;
  wire [20 : 1] \picorv32/decoded_imm_uj ;
  wire [31 : 0] \picorv32/alu_out_q ;
  wire [31 : 0] \picorv32/reg_out ;
  wire [31 : 0] \picorv32/mem_rdata_q ;
  wire [31 : 0] \picorv32/mem_rdata_latched_noshuffle ;
  wire [31 : 31] basesoc_zero_trigger_INV_290_o_12;
  wire [13 : 0] basesoc_sdram_choose_req_grant_rhs_array_muxed7;
  wire [13 : 0] basesoc_sdram_choose_cmd_grant_rhs_array_muxed1;
  wire [19 : 19] basesoc_done_13;
  wire [25 : 25] front_panel_done_14;
  VCC   XST_VCC (
    .P(basesoc_sdram_tfawcon_ready)
  );
  GND   XST_GND (
    .G(Mcount_half_rate_phy_bitslip_cnt_cy[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl2_regs0 (
    .C(sys_clk),
    .D(fx2_serial_rx_IBUF_2),
    .Q(xilinxmultiregimpl2_regs0_4)
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl3_regs0 (
    .C(sys_clk),
    .D(front_panel_switches),
    .Q(xilinxmultiregimpl3_regs0_11)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_r_drive_dq_0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_wrdata_en),
    .Q(\half_rate_phy_r_drive_dq[0] )
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl2_regs1 (
    .C(sys_clk),
    .D(xilinxmultiregimpl2_regs0_4),
    .Q(xilinxmultiregimpl2_regs1_10)
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl3_regs1 (
    .C(sys_clk),
    .D(xilinxmultiregimpl3_regs0_11),
    .Q(xilinxmultiregimpl3_regs1_24)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_rx_r (
    .C(sys_clk),
    .D(xilinxmultiregimpl2_regs1_10),
    .R(sys_rst),
    .Q(suart_rx_r_23)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_0 (
    .C(sys_clk),
    .CE(_n10639_inv),
    .D(suart_rx_reg[1]),
    .R(sys_rst),
    .Q(suart_rx_reg[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_1 (
    .C(sys_clk),
    .CE(_n10639_inv),
    .D(suart_rx_reg[2]),
    .R(sys_rst),
    .Q(suart_rx_reg[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_2 (
    .C(sys_clk),
    .CE(_n10639_inv),
    .D(suart_rx_reg[3]),
    .R(sys_rst),
    .Q(suart_rx_reg[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_3 (
    .C(sys_clk),
    .CE(_n10639_inv),
    .D(suart_rx_reg[4]),
    .R(sys_rst),
    .Q(suart_rx_reg[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_4 (
    .C(sys_clk),
    .CE(_n10639_inv),
    .D(suart_rx_reg[5]),
    .R(sys_rst),
    .Q(suart_rx_reg[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_5 (
    .C(sys_clk),
    .CE(_n10639_inv),
    .D(suart_rx_reg[6]),
    .R(sys_rst),
    .Q(suart_rx_reg[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_6 (
    .C(sys_clk),
    .CE(_n10639_inv),
    .D(suart_rx_reg[7]),
    .R(sys_rst),
    .Q(suart_rx_reg[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_7 (
    .C(sys_clk),
    .CE(_n10639_inv),
    .D(xilinxmultiregimpl2_regs1_10),
    .R(sys_rst),
    .Q(suart_rx_reg[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sys2x (
    .C(sys2x_clk),
    .D(phase_sel_INV_38_o),
    .R(sys2x_rst),
    .Q(phase_sys2x_259)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_phase_sys (
    .C(sys2x_clk),
    .D(half_rate_phy_phase_half_182),
    .R(sys2x_rst),
    .Q(half_rate_phy_phase_sys_326)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_wrdata_en_d (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata_en),
    .R(sys2x_rst),
    .Q(half_rate_phy_wrdata_en_d_393)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_drive_dq_n1 (
    .C(sys2x_clk),
    .D(half_rate_phy_drive_dq_n01_FRB_3034),
    .R(sys2x_rst),
    .Q(half_rate_phy_drive_dq_n1_392)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_rddata_sr_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_rddata_sr[1]),
    .R(sys2x_rst),
    .Q(half_rate_phy_rddata_sr[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_0 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [0]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_1 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [1]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_2 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [2]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_3 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [3]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_4 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [4]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_5 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [5]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_6 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [6]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_7 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [7]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_rom_bus_ack (
    .C(sys_clk),
    .D(basesoc_rom_bus_cyc_basesoc_rom_bus_ack_AND_983_o),
    .R(sys_rst),
    .Q(basesoc_rom_bus_ack_847)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_0 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [2]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[0] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_1 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [3]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[1] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_2 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [4]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[2] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_3 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [5]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[3] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_4 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [6]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[4] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_5 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [7]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[5] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_9 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [11]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[9] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_10 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [12]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[10] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_11 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [13]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[11] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_12 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [14]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[12] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_13 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [15]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[13] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_0 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[0]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_1 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[1]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_2 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[2]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_3 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[3]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_4 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[4]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_5 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[5]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_6 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[6]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_7 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[7]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_zero_old_trigger (
    .C(sys_clk),
    .D(basesoc_zero_trigger),
    .R(sys_rst),
    .Q(basesoc_zero_old_trigger_906)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_sink_ready (
    .C(sys_clk),
    .D(GND_1_o_GND_1_o_MUX_738_o),
    .R(sys_rst),
    .Q(suart_sink_ready_910)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_tx_old_trigger (
    .C(sys_clk),
    .D(suart_tx_trigger),
    .R(sys_rst),
    .Q(suart_tx_old_trigger_974)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_rx_old_trigger (
    .C(sys_clk),
    .D(suart_rx_trigger),
    .R(sys_rst),
    .Q(suart_rx_old_trigger_975)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_a_10 (
    .C(sys_clk),
    .D(basesoc_sdram_tfawcon_ready),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_a[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_cas (
    .C(sys_clk),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1751_o ),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_cas_1140)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_done (
    .C(sys_clk),
    .D(\basesoc_sdram_generator_counter[5]_PWR_1_o_equal_1752_o ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_done_1142)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_ready (
    .C(sys_clk),
    .D(_n7032),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_ready_1181)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_0 (
    .C(sys_clk),
    .D(basesoc_slave_sel[0]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_1 (
    .C(sys_clk),
    .D(basesoc_slave_sel[1]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_2 (
    .C(sys_clk),
    .D(basesoc_slave_sel[2]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_3 (
    .C(sys_clk),
    .D(basesoc_slave_sel[3]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_4 (
    .C(sys_clk),
    .D(basesoc_slave_sel[4]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_sel_r (
    .C(sys_clk),
    .D(basesoc_csrbankarray_sel),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_sel_r_1205)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p0_we_n (
    .C(sys_clk),
    .D(array_muxed12_INV_394_o_3415),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p0_we_n_1255)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p0_cas_n (
    .C(sys_clk),
    .D(array_muxed10_INV_392_o_3413),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p0_cas_n_1253)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p0_ras_n (
    .C(sys_clk),
    .D(array_muxed11_INV_393_o_3414),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p0_ras_n_1254)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p1_we_n (
    .C(sys_clk),
    .D(array_muxed19_INV_397_o),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p1_we_n_1258)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p1_cas_n (
    .C(sys_clk),
    .D(array_muxed17_INV_395_o),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p1_cas_n_1256)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p1_ras_n (
    .C(sys_clk),
    .D(array_muxed18_INV_396_o),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p1_ras_n_1257)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_counter_0 (
    .C(sys_clk),
    .CE(_n10594_inv_3605),
    .D(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT<0> ),
    .R(sys_rst),
    .Q(opsis_i2c_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_counter_1 (
    .C(sys_clk),
    .CE(_n10594_inv_3605),
    .D(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT<1> ),
    .R(sys_rst),
    .Q(opsis_i2c_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_counter_2 (
    .C(sys_clk),
    .CE(_n10594_inv_3605),
    .D(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT<2> ),
    .R(sys_rst),
    .Q(opsis_i2c_counter[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_counter_3 (
    .C(sys_clk),
    .CE(_n10594_inv_3605),
    .D(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT<3> ),
    .R(sys_rst),
    .Q(opsis_i2c_counter[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_0 (
    .C(sys_clk),
    .CE(_n10667_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<0> ),
    .R(sys_rst),
    .Q(spiflash_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_1 (
    .C(sys_clk),
    .CE(_n10667_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<1> ),
    .R(sys_rst),
    .Q(spiflash_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_2 (
    .C(sys_clk),
    .CE(_n10667_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<2> ),
    .R(sys_rst),
    .Q(spiflash_counter[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_3 (
    .C(sys_clk),
    .CE(_n10667_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<3> ),
    .R(sys_rst),
    .Q(spiflash_counter[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_4 (
    .C(sys_clk),
    .CE(_n10667_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<4> ),
    .R(sys_rst),
    .Q(spiflash_counter[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_5 (
    .C(sys_clk),
    .CE(_n10667_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<5> ),
    .R(sys_rst),
    .Q(spiflash_counter[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_6 (
    .C(sys_clk),
    .CE(_n10667_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<6> ),
    .R(sys_rst),
    .Q(spiflash_counter[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_7 (
    .C(sys_clk),
    .CE(_n10667_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<7> ),
    .R(sys_rst),
    .Q(spiflash_counter[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_0 (
    .C(sys_clk),
    .CE(_n10679_inv_3607),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_1 (
    .C(sys_clk),
    .CE(_n10679_inv_3607),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_2 (
    .C(sys_clk),
    .CE(_n10679_inv_3607),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_3 (
    .C(sys_clk),
    .CE(_n10679_inv_3607),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_4 (
    .C(sys_clk),
    .CE(_n10679_inv_3607),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_5 (
    .C(sys_clk),
    .CE(_n10679_inv_3607),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1650)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1696)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1742)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1788)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1834)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1880)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1926)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1972)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_samp_carry (
    .C(sys_clk),
    .D(Madd_n6203_lut[0]),
    .R(sys_rst),
    .Q(opsis_i2c_samp_carry_5193)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_samp_count_1 (
    .C(sys_clk),
    .D(n6121[2]),
    .R(sys_rst),
    .Q(opsis_i2c_samp_count_1_5195)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_samp_count_2 (
    .C(sys_clk),
    .D(Madd_n6121_cy[2]),
    .R(sys_rst),
    .Q(opsis_i2c_samp_count_2_2364)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_2 (
    .C(sys_clk),
    .D(n6203[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_2_2385)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_3 (
    .C(sys_clk),
    .D(n6203[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_3_2384)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_4 (
    .C(sys_clk),
    .D(n6203[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_4_2383)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_5 (
    .C(sys_clk),
    .D(n6203[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_5_2382)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_6 (
    .C(sys_clk),
    .D(n6203[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_6_2381)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_7 (
    .C(sys_clk),
    .D(n6203[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_7_2380)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_8 (
    .C(sys_clk),
    .D(n6203[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_8_2379)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_9 (
    .C(sys_clk),
    .D(n6203[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_9_2378)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_10 (
    .C(sys_clk),
    .D(n6203[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_10_2377)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_11 (
    .C(sys_clk),
    .D(n6203[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_11_2376)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_12 (
    .C(sys_clk),
    .D(n6203[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_12_2375)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_13 (
    .C(sys_clk),
    .D(n6203[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_13_2374)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_14 (
    .C(sys_clk),
    .D(n6203[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_14_2373)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_15 (
    .C(sys_clk),
    .D(n6203[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_15_2372)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_16 (
    .C(sys_clk),
    .D(n6203[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_16_2371)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_17 (
    .C(sys_clk),
    .D(n6203[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_17_2370)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_18 (
    .C(sys_clk),
    .D(n6203[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_18_2369)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_19 (
    .C(sys_clk),
    .D(n6203[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_19_2368)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_20 (
    .C(sys_clk),
    .D(n6203[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_20_2367)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_21 (
    .C(sys_clk),
    .D(n6203[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_21_2366)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_22 (
    .C(sys_clk),
    .D(n6203[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_22_2365)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_23 (
    .C(sys_clk),
    .D(Madd_n6203_cy[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_23_2386)
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata_valid_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_rddata_sr[0]),
    .R(sys2x_rst),
    .Q(rddata_valid[0])
  );
  FD   memadr_2_0 (
    .C(sys_clk),
    .D(\basesoc_interface_adr[0] ),
    .Q(memadr_2[0])
  );
  FD   memadr_2_1 (
    .C(sys_clk),
    .D(\basesoc_interface_adr[1] ),
    .Q(memadr_2[1])
  );
  FD   memadr_2_2 (
    .C(sys_clk),
    .D(\basesoc_interface_adr[2] ),
    .Q(memadr_2[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sys (
    .C(sys_clk),
    .D(phase_sys2x_259),
    .R(sys_rst),
    .Q(phase_sys_1008)
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_valid (
    .C(sys_clk),
    .D(half_rate_phy_rddata_sr[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata_valid_1106)
  );
  FDR #(
    .INIT ( 1'b0 ))
  new_master_wdata_ready1 (
    .C(sys_clk),
    .D(new_master_wdata_ready0),
    .R(sys_rst),
    .Q(new_master_wdata_ready1_1185)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_scl_i (
    .C(sys_clk),
    .CE(opsis_i2c_samp_count_2_2364),
    .D(xilinxmultiregimpl0_regs1_842),
    .R(sys_rst),
    .Q(opsis_i2c_scl_i_1454)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_0 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_749_o),
    .D(suart_rx_reg[0]),
    .R(sys_rst),
    .Q(suart_source_payload_data[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_1 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_749_o),
    .D(suart_rx_reg[1]),
    .R(sys_rst),
    .Q(suart_source_payload_data[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_2 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_749_o),
    .D(suart_rx_reg[2]),
    .R(sys_rst),
    .Q(suart_source_payload_data[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_3 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_749_o),
    .D(suart_rx_reg[3]),
    .R(sys_rst),
    .Q(suart_source_payload_data[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_4 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_749_o),
    .D(suart_rx_reg[4]),
    .R(sys_rst),
    .Q(suart_source_payload_data[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_5 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_749_o),
    .D(suart_rx_reg[5]),
    .R(sys_rst),
    .Q(suart_source_payload_data[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_6 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_749_o),
    .D(suart_rx_reg[6]),
    .R(sys_rst),
    .Q(suart_source_payload_data[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_7 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_749_o),
    .D(suart_rx_reg[7]),
    .R(sys_rst),
    .Q(suart_source_payload_data[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_30_2148)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_31_2147)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_26_2151)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_29_2149)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_27_2150)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_24_2152)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_23_2153)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_22_2154)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_19_2155)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_15_2158)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_17_2156)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_16_2157)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_13_2159)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_11_2160)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_8_2161)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_7_2162)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_0_2165)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_2_2163)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_1_2164)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_leds_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_leds_out0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(front_panel_leds_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_leds_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_leds_out0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(front_panel_leds_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_11_2197)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_13_2195)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_12_2196)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_8_2200)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_10_2198)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_9_2199)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_baddress_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_baddress_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_13_2210)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_12_2211)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_9_2214)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_11_2212)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_10_2213)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_8_2215)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_baddress_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_baddress_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re_3378),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full_13_2225)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re_3378),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full_10_2228)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re_3378),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full_12_2226)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re_3378),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full_11_2227)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re_3378),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full_9_2229)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re_3378),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full_8_2230)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_baddress_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_baddress_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full_11_2242)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full_13_2240)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full_12_2241)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full_8_2245)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full_10_2243)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full_9_2244)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_baddress_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_baddress_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_bitbang0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_bitbang0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_bitbang0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_bitbang0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_eventmanager_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_ev_enable0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(suart_eventmanager_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_eventmanager_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_ev_enable0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(suart_eventmanager_storage_full[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_28_2258)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_20_2261)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[1]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_25_2259)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[5]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_21_2260)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[2]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_18_2262)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[6]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_14_2263)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_12_2264)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[2]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_10_2265)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[5]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_5_2268)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[1]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_9_2266)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[6]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_6_2267)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_4_2269)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[3]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_3_2270)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  opsis_i2c_master_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[0]),
    .S(sys_rst),
    .Q(opsis_i2c_master_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_24_2402)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_25_2401)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_26_2400)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_27_2399)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_28_2398)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_29_2397)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_30_2396)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_31_2395)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_16_2410)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_17_2409)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_18_2408)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_19_2407)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_20_2406)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_21_2405)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_22_2404)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_23_2403)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_8_2418)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_9_2417)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_10_2416)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_11_2415)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_12_2414)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_13_2413)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_14_2412)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_15_2411)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_16_2450)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_17_2449)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_18_2448)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_19_2447)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_20_2446)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_21_2445)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_22_2444)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_23_2443)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_24_2442)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_25_2441)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_26_2440)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_27_2439)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_28_2438)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_29_2437)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_30_2436)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_31_2435)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_8_2458)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_9_2457)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_10_2456)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_11_2455)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_12_2454)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_13_2453)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_14_2452)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_15_2451)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_8_2498)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_9_2497)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_10_2496)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_11_2495)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_12_2494)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_13_2493)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_14_2492)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_15_2491)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_24_2482)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_25_2481)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_26_2480)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_27_2479)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_28_2478)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_29_2477)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_30_2476)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_31_2475)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_16_2490)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_17_2489)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_18_2488)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_19_2487)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_20_2486)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_21_2485)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_22_2484)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_23_2483)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_24_2522)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_25_2521)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_26_2520)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_27_2519)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_28_2518)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_29_2517)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_30_2516)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_31_2515)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_16_2530)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_17_2529)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_18_2528)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_19_2527)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_20_2526)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_21_2525)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_22_2524)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_23_2523)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_24_2554)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_25_2553)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_26_2552)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_27_2551)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_28_2550)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_29_2549)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_30_2548)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_31_2547)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_8_2538)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_9_2537)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_10_2536)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_11_2535)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_12_2534)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_13_2533)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_14_2532)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_15_2531)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_16_2562)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_17_2561)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_18_2560)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_19_2559)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_20_2558)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_21_2557)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_22_2556)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_23_2555)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_8_2570)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_9_2569)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_10_2568)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_11_2567)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_12_2566)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_13_2565)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_14_2564)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_15_2563)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_24_2586)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_25_2585)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_26_2584)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_27_2583)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_28_2582)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_29_2581)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_30_2580)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_31_2579)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_16_2594)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_17_2593)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_18_2592)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_19_2591)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_20_2590)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_21_2589)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_22_2588)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_23_2587)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_8_2602)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_9_2601)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_10_2600)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_11_2599)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_12_2598)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_13_2597)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_14_2596)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_15_2595)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_postamble (
    .C(sdram_half_clk),
    .D(half_rate_phy_r_dfi_wrdata_en[5]),
    .Q(half_rate_phy_postamble_234)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_scl_r (
    .C(sys_clk),
    .D(opsis_i2c_scl_i_1454),
    .R(sys_rst),
    .Q(opsis_i2c_scl_r_908)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_uart_clk_txen (
    .C(sys_clk),
    .D(GND_1_o_BUS_0013_MUX_739_o),
    .R(sys_rst),
    .Q(suart_uart_clk_txen_941)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_2 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<2> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_3 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<3> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_4 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<4> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_5 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<5> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_6 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<6> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_7 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<7> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_8 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<8> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_9 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<9> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_10 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<10> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_11 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<11> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_12 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<12> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_13 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<13> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_14 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<14> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_15 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<15> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_16 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<16> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_17 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<17> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_18 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<18> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_19 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<19> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_20 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<20> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_21 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<21> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_22 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<22> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_23 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<23> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_24 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<24> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_25 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<25> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_26 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<26> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_27 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<27> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_28 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<28> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_29 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<29> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_30 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<30> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_31 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<31> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_2 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<2> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_3 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<3> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_4 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<4> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_5 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<5> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_6 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<6> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_7 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<7> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_8 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<8> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_9 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<9> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_10 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<10> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_11 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<11> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_12 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<12> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_13 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<13> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_14 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<14> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_15 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<15> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_16 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<16> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_17 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<17> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_18 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<18> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_19 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<19> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_20 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<20> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_21 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<21> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_22 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<22> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_23 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<23> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_24 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<24> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_25 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<25> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_26 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<26> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_27 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<27> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_28 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<28> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_29 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<29> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_30 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<30> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_31 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<31> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_valid (
    .C(sys_clk),
    .D(rddata_valid[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata_valid_1041)
  );
  FDE   memdat_1_0 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6384[0]),
    .Q(memdat_1[0])
  );
  FDE   memdat_1_1 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6384[1]),
    .Q(memdat_1[1])
  );
  FDE   memdat_1_2 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6384[2]),
    .Q(memdat_1[2])
  );
  FDE   memdat_1_3 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6384[3]),
    .Q(memdat_1[3])
  );
  FDE   memdat_1_4 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6384[4]),
    .Q(memdat_1[4])
  );
  FDE   memdat_1_5 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6384[5]),
    .Q(memdat_1[5])
  );
  FDE   memdat_1_6 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6384[6]),
    .Q(memdat_1[6])
  );
  FDE   memdat_1_7 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6384[7]),
    .Q(memdat_1[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nreads[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nreads[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nreads[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nreads[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nreads[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nreads[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nreads[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nreads[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nreads[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nreads[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nreads[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nreads[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nreads[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nreads[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nreads[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nreads[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nreads[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nreads[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nreads[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nreads[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nreads[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nreads[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nreads[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nreads[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nwrites[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nwrites[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nwrites[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nwrites[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nwrites[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nwrites[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nwrites[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nwrites[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nwrites[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nwrites[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nwrites[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nwrites[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nwrites[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nwrites[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nwrites[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nwrites[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nwrites[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nwrites[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nwrites[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nwrites[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nwrites[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nwrites[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nwrites[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2386),
    .D(basesoc_sdram_bandwidth_nwrites[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_status_storage_full_0 (
    .C(sys_clk),
    .CE(_n11277_inv_3617),
    .D(\opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2158_OUT<0> ),
    .R(sys_rst),
    .Q(opsis_i2c_status_storage_full[0])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  opsis_i2c_status_storage_full_1 (
    .C(sys_clk),
    .CE(_n11277_inv_3617),
    .D(\opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2158_OUT<1> ),
    .S(sys_rst),
    .Q(opsis_i2c_status_storage_full[1])
  );
  FD   ddram_cke_602 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_cke),
    .Q(ddram_cke_OBUF_228)
  );
  FD   ddram_reset_n_603 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_reset_n),
    .Q(ddram_reset_n_OBUF_232)
  );
  FD   ddram_odt_604 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_odt),
    .Q(ddram_odt_OBUF_233)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_mask_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata_mask[0]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata_mask[0])
  );
  FDE   memdat_3_0 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6385[0]),
    .Q(memdat_3[0])
  );
  FDE   memdat_3_1 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6385[1]),
    .Q(memdat_3[1])
  );
  FDE   memdat_3_2 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6385[2]),
    .Q(memdat_3[2])
  );
  FDE   memdat_3_3 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6385[3]),
    .Q(memdat_3[3])
  );
  FDE   memdat_3_4 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6385[4]),
    .Q(memdat_3[4])
  );
  FDE   memdat_3_5 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6385[5]),
    .Q(memdat_3[5])
  );
  FDE   memdat_3_6 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6385[6]),
    .Q(memdat_3[6])
  );
  FDE   memdat_3_7 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6385[7]),
    .Q(memdat_3[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_0 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_do),
    .R(sys_rst),
    .Q(dna_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_1 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[0]),
    .R(sys_rst),
    .Q(dna_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_2 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[1]),
    .R(sys_rst),
    .Q(dna_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_3 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[2]),
    .R(sys_rst),
    .Q(dna_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_4 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[3]),
    .R(sys_rst),
    .Q(dna_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_5 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[4]),
    .R(sys_rst),
    .Q(dna_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_6 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[5]),
    .R(sys_rst),
    .Q(dna_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_7 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[6]),
    .R(sys_rst),
    .Q(dna_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_8 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[7]),
    .R(sys_rst),
    .Q(dna_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_9 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[8]),
    .R(sys_rst),
    .Q(dna_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_10 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[9]),
    .R(sys_rst),
    .Q(dna_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_11 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[10]),
    .R(sys_rst),
    .Q(dna_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_12 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[11]),
    .R(sys_rst),
    .Q(dna_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_13 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[12]),
    .R(sys_rst),
    .Q(dna_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_14 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[13]),
    .R(sys_rst),
    .Q(dna_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_15 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[14]),
    .R(sys_rst),
    .Q(dna_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_16 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[15]),
    .R(sys_rst),
    .Q(dna_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_17 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[16]),
    .R(sys_rst),
    .Q(dna_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_18 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[17]),
    .R(sys_rst),
    .Q(dna_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_19 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[18]),
    .R(sys_rst),
    .Q(dna_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_20 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[19]),
    .R(sys_rst),
    .Q(dna_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_21 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[20]),
    .R(sys_rst),
    .Q(dna_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_22 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[21]),
    .R(sys_rst),
    .Q(dna_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_23 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[22]),
    .R(sys_rst),
    .Q(dna_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_24 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[23]),
    .R(sys_rst),
    .Q(dna_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_25 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[24]),
    .R(sys_rst),
    .Q(dna_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_26 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[25]),
    .R(sys_rst),
    .Q(dna_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_27 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[26]),
    .R(sys_rst),
    .Q(dna_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_28 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[27]),
    .R(sys_rst),
    .Q(dna_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_29 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[28]),
    .R(sys_rst),
    .Q(dna_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_30 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[29]),
    .R(sys_rst),
    .Q(dna_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_31 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[30]),
    .R(sys_rst),
    .Q(dna_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_32 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[31]),
    .R(sys_rst),
    .Q(dna_status[32])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_33 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[32]),
    .R(sys_rst),
    .Q(dna_status[33])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_34 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[33]),
    .R(sys_rst),
    .Q(dna_status[34])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_35 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[34]),
    .R(sys_rst),
    .Q(dna_status[35])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_36 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[35]),
    .R(sys_rst),
    .Q(dna_status[36])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_37 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[36]),
    .R(sys_rst),
    .Q(dna_status[37])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_38 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[37]),
    .R(sys_rst),
    .Q(dna_status[38])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_39 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[38]),
    .R(sys_rst),
    .Q(dna_status[39])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_40 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[39]),
    .R(sys_rst),
    .Q(dna_status[40])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_41 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[40]),
    .R(sys_rst),
    .Q(dna_status[41])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_42 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[41]),
    .R(sys_rst),
    .Q(dna_status[42])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_43 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[42]),
    .R(sys_rst),
    .Q(dna_status[43])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_44 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[43]),
    .R(sys_rst),
    .Q(dna_status[44])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_45 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[44]),
    .R(sys_rst),
    .Q(dna_status[45])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_46 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[45]),
    .R(sys_rst),
    .Q(dna_status[46])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_47 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[46]),
    .R(sys_rst),
    .Q(dna_status[47])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_48 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[47]),
    .R(sys_rst),
    .Q(dna_status[48])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_49 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[48]),
    .R(sys_rst),
    .Q(dna_status[49])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_50 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[49]),
    .R(sys_rst),
    .Q(dna_status[50])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_51 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[50]),
    .R(sys_rst),
    .Q(dna_status[51])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_52 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[51]),
    .R(sys_rst),
    .Q(dna_status[52])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_53 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[52]),
    .R(sys_rst),
    .Q(dna_status[53])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_54 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[53]),
    .R(sys_rst),
    .Q(dna_status[54])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_55 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[54]),
    .R(sys_rst),
    .Q(dna_status[55])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_56 (
    .C(sys_clk),
    .CE(_n10588_inv),
    .D(dna_status[55]),
    .R(sys_rst),
    .Q(dna_status[56])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sel (
    .C(sys2x_clk),
    .D(phase_sel_GND_1_o_MUX_1615_o),
    .R(sys2x_rst),
    .Q(phase_sel_258)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[0]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_1 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[1]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_2 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[2]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_3 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[3]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_4 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[4]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_5 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[5]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_6 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[6]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_7 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[7]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_8 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[8]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_9 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[9]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_10 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[10]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_11 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[11]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_12 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[12]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_13 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[13]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_14 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[14]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_15 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[15]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_16 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[16]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_17 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[17]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_18 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[18]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_19 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[19]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_20 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[20]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_21 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[21]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_22 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[22]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_23 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[23]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_24 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[24]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_25 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[25]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_26 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[26]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_27 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[27]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_28 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[28]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_29 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[29]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_30 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[30]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_31 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[31]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_0 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_value[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_1 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_value[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_2 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_value[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_3 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_value[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_4 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_value[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_5 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_value[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_6 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_value[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_7 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_value[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_8 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<8> ),
    .R(sys_rst),
    .Q(basesoc_value[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_9 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<9> ),
    .R(sys_rst),
    .Q(basesoc_value[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_10 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<10> ),
    .R(sys_rst),
    .Q(basesoc_value[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_11 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<11> ),
    .R(sys_rst),
    .Q(basesoc_value[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_12 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<12> ),
    .R(sys_rst),
    .Q(basesoc_value[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_13 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<13> ),
    .R(sys_rst),
    .Q(basesoc_value[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_14 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<14> ),
    .R(sys_rst),
    .Q(basesoc_value[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_15 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<15> ),
    .R(sys_rst),
    .Q(basesoc_value[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_16 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<16> ),
    .R(sys_rst),
    .Q(basesoc_value[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_17 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<17> ),
    .R(sys_rst),
    .Q(basesoc_value[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_18 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<18> ),
    .R(sys_rst),
    .Q(basesoc_value[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_19 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<19> ),
    .R(sys_rst),
    .Q(basesoc_value[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_20 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<20> ),
    .R(sys_rst),
    .Q(basesoc_value[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_21 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<21> ),
    .R(sys_rst),
    .Q(basesoc_value[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_22 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<22> ),
    .R(sys_rst),
    .Q(basesoc_value[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_23 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<23> ),
    .R(sys_rst),
    .Q(basesoc_value[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_24 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<24> ),
    .R(sys_rst),
    .Q(basesoc_value[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_25 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<25> ),
    .R(sys_rst),
    .Q(basesoc_value[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_26 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<26> ),
    .R(sys_rst),
    .Q(basesoc_value[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_27 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<27> ),
    .R(sys_rst),
    .Q(basesoc_value[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_28 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<28> ),
    .R(sys_rst),
    .Q(basesoc_value[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_29 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<29> ),
    .R(sys_rst),
    .Q(basesoc_value[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_30 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<30> ),
    .R(sys_rst),
    .Q(basesoc_value[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_31 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<31> ),
    .R(sys_rst),
    .Q(basesoc_value[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid4 (
    .C(sys_clk),
    .D(new_master_rdata_valid3),
    .R(sys_rst),
    .Q(new_master_rdata_valid4_1187)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2148_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2148_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_0 (
    .C(sys_clk),
    .CE(_n10610_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<0> ),
    .R(sys_rst),
    .Q(suart_tx_reg[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_1 (
    .C(sys_clk),
    .CE(_n10610_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<1> ),
    .R(sys_rst),
    .Q(suart_tx_reg[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_2 (
    .C(sys_clk),
    .CE(_n10610_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<2> ),
    .R(sys_rst),
    .Q(suart_tx_reg[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_3 (
    .C(sys_clk),
    .CE(_n10610_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<3> ),
    .R(sys_rst),
    .Q(suart_tx_reg[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_4 (
    .C(sys_clk),
    .CE(_n10610_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<4> ),
    .R(sys_rst),
    .Q(suart_tx_reg[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_5 (
    .C(sys_clk),
    .CE(_n10610_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<5> ),
    .R(sys_rst),
    .Q(suart_tx_reg[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_6 (
    .C(sys_clk),
    .CE(_n10610_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<6> ),
    .R(sys_rst),
    .Q(suart_tx_reg[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_7 (
    .C(sys_clk),
    .CE(_n10610_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<7> ),
    .R(sys_rst),
    .Q(suart_tx_reg[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_dqi_0 (
    .C(sys_clk),
    .CE(Mcount_spiflash_i1_cy[0]),
    .D(N3031),
    .R(sys_rst),
    .Q(spiflash_dqi[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_dqi_1 (
    .C(sys_clk),
    .CE(Mcount_spiflash_i1_cy[0]),
    .D(N3021),
    .R(sys_rst),
    .Q(spiflash_dqi[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_dqi_2 (
    .C(sys_clk),
    .CE(Mcount_spiflash_i1_cy[0]),
    .D(N3011),
    .R(sys_rst),
    .Q(spiflash_dqi[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_dqi_3 (
    .C(sys_clk),
    .CE(Mcount_spiflash_i1_cy[0]),
    .D(N3001),
    .R(sys_rst),
    .Q(spiflash_dqi[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1651)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1697)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1743)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1789)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1835)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1881)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1927)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1973)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_uart_clk_rxen (
    .C(sys_clk),
    .D(GND_1_o_BUS_0015_MUX_750_o),
    .R(sys_rst),
    .Q(suart_uart_clk_rxen_973)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_rddata_en (
    .C(sys_clk),
    .D(array_muxed13),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_rddata_en_1160)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_rddata_en (
    .C(sys_clk),
    .D(array_muxed20),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_rddata_en_1178)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_wrdata_en (
    .C(sys_clk),
    .D(array_muxed21),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_wrdata_en_1179)
  );
  FDR #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0 (
    .C(sys_clk),
    .D(N3051),
    .R(opsisi2c_storage_full_inv),
    .Q(xilinxmultiregimpl1_regs0_1252)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_0 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[0]),
    .R(sys_rst),
    .Q(basesoc_value_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_1 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[1]),
    .R(sys_rst),
    .Q(basesoc_value_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_2 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[2]),
    .R(sys_rst),
    .Q(basesoc_value_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_3 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[3]),
    .R(sys_rst),
    .Q(basesoc_value_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_4 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[4]),
    .R(sys_rst),
    .Q(basesoc_value_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_5 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[5]),
    .R(sys_rst),
    .Q(basesoc_value_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_6 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[6]),
    .R(sys_rst),
    .Q(basesoc_value_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_7 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[7]),
    .R(sys_rst),
    .Q(basesoc_value_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_8 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[8]),
    .R(sys_rst),
    .Q(basesoc_value_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_9 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[9]),
    .R(sys_rst),
    .Q(basesoc_value_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_10 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[10]),
    .R(sys_rst),
    .Q(basesoc_value_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_11 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[11]),
    .R(sys_rst),
    .Q(basesoc_value_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_12 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[12]),
    .R(sys_rst),
    .Q(basesoc_value_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_13 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[13]),
    .R(sys_rst),
    .Q(basesoc_value_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_14 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[14]),
    .R(sys_rst),
    .Q(basesoc_value_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_15 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[15]),
    .R(sys_rst),
    .Q(basesoc_value_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_16 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[16]),
    .R(sys_rst),
    .Q(basesoc_value_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_17 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[17]),
    .R(sys_rst),
    .Q(basesoc_value_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_18 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[18]),
    .R(sys_rst),
    .Q(basesoc_value_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_19 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[19]),
    .R(sys_rst),
    .Q(basesoc_value_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_20 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[20]),
    .R(sys_rst),
    .Q(basesoc_value_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_21 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[21]),
    .R(sys_rst),
    .Q(basesoc_value_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_22 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[22]),
    .R(sys_rst),
    .Q(basesoc_value_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_23 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[23]),
    .R(sys_rst),
    .Q(basesoc_value_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_24 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[24]),
    .R(sys_rst),
    .Q(basesoc_value_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_25 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[25]),
    .R(sys_rst),
    .Q(basesoc_value_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_26 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[26]),
    .R(sys_rst),
    .Q(basesoc_value_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_27 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[27]),
    .R(sys_rst),
    .Q(basesoc_value_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_28 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[28]),
    .R(sys_rst),
    .Q(basesoc_value_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_29 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[29]),
    .R(sys_rst),
    .Q(basesoc_value_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_30 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[30]),
    .R(sys_rst),
    .Q(basesoc_value_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_31 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[31]),
    .R(sys_rst),
    .Q(basesoc_value_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[13])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0_1252),
    .Q(xilinxmultiregimpl1_regs1_843)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_sda_i (
    .C(sys_clk),
    .CE(opsis_i2c_samp_count_2_2364),
    .D(xilinxmultiregimpl1_regs1_843),
    .R(sys_rst),
    .Q(opsis_i2c_sda_i_1455)
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[0]),
    .R(sys2x_rst),
    .Q(rddata0[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_1 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[1]),
    .R(sys2x_rst),
    .Q(rddata0[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_2 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[2]),
    .R(sys2x_rst),
    .Q(rddata0[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_3 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[3]),
    .R(sys2x_rst),
    .Q(rddata0[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_4 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[4]),
    .R(sys2x_rst),
    .Q(rddata0[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_5 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[5]),
    .R(sys2x_rst),
    .Q(rddata0[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_6 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[6]),
    .R(sys2x_rst),
    .Q(rddata0[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_7 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[7]),
    .R(sys2x_rst),
    .Q(rddata0[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_8 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[8]),
    .R(sys2x_rst),
    .Q(rddata0[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_9 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[9]),
    .R(sys2x_rst),
    .Q(rddata0[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_10 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[10]),
    .R(sys2x_rst),
    .Q(rddata0[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_11 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[11]),
    .R(sys2x_rst),
    .Q(rddata0[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_12 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[12]),
    .R(sys2x_rst),
    .Q(rddata0[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_13 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[13]),
    .R(sys2x_rst),
    .Q(rddata0[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_14 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[14]),
    .R(sys2x_rst),
    .Q(rddata0[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_15 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[15]),
    .R(sys2x_rst),
    .Q(rddata0[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_16 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[16]),
    .R(sys2x_rst),
    .Q(rddata0[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_17 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[17]),
    .R(sys2x_rst),
    .Q(rddata0[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_18 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[18]),
    .R(sys2x_rst),
    .Q(rddata0[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_19 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[19]),
    .R(sys2x_rst),
    .Q(rddata0[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_20 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[20]),
    .R(sys2x_rst),
    .Q(rddata0[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_21 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[21]),
    .R(sys2x_rst),
    .Q(rddata0[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_22 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[22]),
    .R(sys2x_rst),
    .Q(rddata0[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_23 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[23]),
    .R(sys2x_rst),
    .Q(rddata0[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_24 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[24]),
    .R(sys2x_rst),
    .Q(rddata0[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_25 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[25]),
    .R(sys2x_rst),
    .Q(rddata0[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_26 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[26]),
    .R(sys2x_rst),
    .Q(rddata0[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_27 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[27]),
    .R(sys2x_rst),
    .Q(rddata0[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_28 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[28]),
    .R(sys2x_rst),
    .Q(rddata0[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_29 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[29]),
    .R(sys2x_rst),
    .Q(rddata0[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_30 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[30]),
    .R(sys2x_rst),
    .Q(rddata0[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_31 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[31]),
    .R(sys2x_rst),
    .Q(rddata0[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[0]),
    .R(sys2x_rst),
    .Q(rddata1[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_1 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[1]),
    .R(sys2x_rst),
    .Q(rddata1[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_2 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[2]),
    .R(sys2x_rst),
    .Q(rddata1[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_3 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[3]),
    .R(sys2x_rst),
    .Q(rddata1[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_4 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[4]),
    .R(sys2x_rst),
    .Q(rddata1[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_5 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[5]),
    .R(sys2x_rst),
    .Q(rddata1[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_6 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[6]),
    .R(sys2x_rst),
    .Q(rddata1[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_7 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[7]),
    .R(sys2x_rst),
    .Q(rddata1[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_8 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[8]),
    .R(sys2x_rst),
    .Q(rddata1[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_9 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[9]),
    .R(sys2x_rst),
    .Q(rddata1[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_10 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[10]),
    .R(sys2x_rst),
    .Q(rddata1[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_11 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[11]),
    .R(sys2x_rst),
    .Q(rddata1[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_12 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[12]),
    .R(sys2x_rst),
    .Q(rddata1[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_13 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[13]),
    .R(sys2x_rst),
    .Q(rddata1[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_14 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[14]),
    .R(sys2x_rst),
    .Q(rddata1[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_15 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[15]),
    .R(sys2x_rst),
    .Q(rddata1[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_16 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[16]),
    .R(sys2x_rst),
    .Q(rddata1[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_17 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[17]),
    .R(sys2x_rst),
    .Q(rddata1[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_18 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[18]),
    .R(sys2x_rst),
    .Q(rddata1[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_19 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[19]),
    .R(sys2x_rst),
    .Q(rddata1[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_20 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[20]),
    .R(sys2x_rst),
    .Q(rddata1[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_21 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[21]),
    .R(sys2x_rst),
    .Q(rddata1[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_22 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[22]),
    .R(sys2x_rst),
    .Q(rddata1[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_23 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[23]),
    .R(sys2x_rst),
    .Q(rddata1[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_24 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[24]),
    .R(sys2x_rst),
    .Q(rddata1[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_25 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[25]),
    .R(sys2x_rst),
    .Q(rddata1[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_26 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[26]),
    .R(sys2x_rst),
    .Q(rddata1[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_27 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[27]),
    .R(sys2x_rst),
    .Q(rddata1[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_28 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[28]),
    .R(sys2x_rst),
    .Q(rddata1[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_29 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[29]),
    .R(sys2x_rst),
    .Q(rddata1[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_30 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[30]),
    .R(sys2x_rst),
    .Q(rddata1[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_31 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[31]),
    .R(sys2x_rst),
    .Q(rddata1[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_sda_r (
    .C(sys_clk),
    .D(opsis_i2c_sda_i_1455),
    .R(sys_rst),
    .Q(opsis_i2c_sda_r_909)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_source_valid (
    .C(sys_clk),
    .D(GND_1_o_GND_1_o_MUX_749_o),
    .R(sys_rst),
    .Q(suart_source_valid_942)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_0 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<0> ),
    .R(sys_rst),
    .Q(spiflash_sr[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_1 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<1> ),
    .R(sys_rst),
    .Q(spiflash_sr[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_2 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<2> ),
    .R(sys_rst),
    .Q(spiflash_sr[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_3 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<3> ),
    .R(sys_rst),
    .Q(spiflash_sr[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_4 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<4> ),
    .R(sys_rst),
    .Q(spiflash_sr[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_5 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<5> ),
    .R(sys_rst),
    .Q(spiflash_sr[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_6 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<6> ),
    .R(sys_rst),
    .Q(spiflash_sr[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_7 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<7> ),
    .R(sys_rst),
    .Q(spiflash_sr[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_8 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_GND_1_o_MUX_791_o ),
    .R(sys_rst),
    .Q(spiflash_sr[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_9 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_GND_1_o_MUX_790_o ),
    .R(sys_rst),
    .Q(spiflash_sr[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_10 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[0]_MUX_789_o ),
    .R(sys_rst),
    .Q(spiflash_sr[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_11 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[1]_MUX_788_o ),
    .R(sys_rst),
    .Q(spiflash_sr[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_12 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[2]_MUX_787_o ),
    .R(sys_rst),
    .Q(spiflash_sr[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_13 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[3]_MUX_786_o ),
    .R(sys_rst),
    .Q(spiflash_sr[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_14 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[4]_MUX_785_o ),
    .R(sys_rst),
    .Q(spiflash_sr[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_15 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[5]_MUX_784_o ),
    .R(sys_rst),
    .Q(spiflash_sr[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_16 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[6]_MUX_783_o ),
    .R(sys_rst),
    .Q(spiflash_sr[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_17 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[7]_MUX_782_o ),
    .R(sys_rst),
    .Q(spiflash_sr[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_18 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[8]_MUX_781_o ),
    .R(sys_rst),
    .Q(spiflash_sr[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_19 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[9]_MUX_780_o ),
    .R(sys_rst),
    .Q(spiflash_sr[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_20 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[10]_MUX_779_o ),
    .R(sys_rst),
    .Q(spiflash_sr[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_21 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[11]_MUX_778_o ),
    .R(sys_rst),
    .Q(spiflash_sr[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_22 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[12]_MUX_777_o ),
    .R(sys_rst),
    .Q(spiflash_sr[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_23 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[13]_MUX_776_o ),
    .R(sys_rst),
    .Q(spiflash_sr[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_24 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[14]_MUX_775_o ),
    .R(sys_rst),
    .Q(spiflash_sr[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_25 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[15]_MUX_774_o ),
    .R(sys_rst),
    .Q(spiflash_sr[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_26 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[16]_MUX_773_o ),
    .R(sys_rst),
    .Q(spiflash_sr[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_27 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[17]_MUX_772_o ),
    .R(sys_rst),
    .Q(spiflash_sr[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_28 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[18]_MUX_771_o ),
    .R(sys_rst),
    .Q(spiflash_sr[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_29 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[19]_MUX_770_o ),
    .R(sys_rst),
    .Q(spiflash_sr[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_30 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[20]_MUX_769_o ),
    .R(sys_rst),
    .Q(spiflash_sr[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_31 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[21]_MUX_768_o ),
    .R(sys_rst),
    .Q(spiflash_sr[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_0 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_1 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[1]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_2 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[2]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_3 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[3]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_4 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[4]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_5 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[5]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_6 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[6]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_7 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[7]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_8 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[8]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_9 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[9]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_10 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[10]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_11 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[11]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_12 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[12]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_13 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[13]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_14 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[14]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_15 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[15]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_16 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[16]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_17 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[17]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_18 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[18]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_19 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[19]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_20 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[20]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_21 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[21]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_22 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[22]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_23 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[23]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_24 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[24]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_25 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[25]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_26 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[26]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_27 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[27]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_28 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[28]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_29 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[29]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_30 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[30]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_31 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[31]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_0 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_1 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[1]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_2 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[2]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_3 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[3]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_4 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[4]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_5 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[5]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_6 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[6]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_7 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[7]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_8 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[8]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_9 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[9]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_10 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[10]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_11 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[11]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_12 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[12]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_13 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[13]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_14 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[14]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_15 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[15]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_16 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[16]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_17 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[17]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_18 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[18]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_19 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[19]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_20 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[20]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_21 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[21]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_22 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[22]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_23 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[23]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_24 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[24]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_25 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[25]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_26 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[26]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_27 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[27]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_28 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[28]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_29 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[29]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_30 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[30]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_31 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[31]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_0 (
    .C(sys_clk),
    .CE(_n10598_inv),
    .D(opsis_i2c_sda_i_1455),
    .R(sys_rst),
    .Q(opsis_i2c_din[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_1 (
    .C(sys_clk),
    .CE(_n10598_inv),
    .D(opsis_i2c_din[0]),
    .R(sys_rst),
    .Q(opsis_i2c_din[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_2 (
    .C(sys_clk),
    .CE(_n10598_inv),
    .D(opsis_i2c_din[1]),
    .R(sys_rst),
    .Q(opsis_i2c_din[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_3 (
    .C(sys_clk),
    .CE(_n10598_inv),
    .D(opsis_i2c_din[2]),
    .R(sys_rst),
    .Q(opsis_i2c_din[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_4 (
    .C(sys_clk),
    .CE(_n10598_inv),
    .D(opsis_i2c_din[3]),
    .R(sys_rst),
    .Q(opsis_i2c_din[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_5 (
    .C(sys_clk),
    .CE(_n10598_inv),
    .D(opsis_i2c_din[4]),
    .R(sys_rst),
    .Q(opsis_i2c_din[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_6 (
    .C(sys_clk),
    .CE(_n10598_inv),
    .D(opsis_i2c_din[5]),
    .R(sys_rst),
    .Q(opsis_i2c_din[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_7 (
    .C(sys_clk),
    .CE(_n10598_inv),
    .D(opsis_i2c_din[6]),
    .R(sys_rst),
    .Q(opsis_i2c_din[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_0 (
    .C(sys_clk),
    .D(rddata0[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_1 (
    .C(sys_clk),
    .D(rddata0[1]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_2 (
    .C(sys_clk),
    .D(rddata0[2]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_3 (
    .C(sys_clk),
    .D(rddata0[3]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_4 (
    .C(sys_clk),
    .D(rddata0[4]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_5 (
    .C(sys_clk),
    .D(rddata0[5]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_6 (
    .C(sys_clk),
    .D(rddata0[6]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_7 (
    .C(sys_clk),
    .D(rddata0[7]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_8 (
    .C(sys_clk),
    .D(rddata0[8]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_9 (
    .C(sys_clk),
    .D(rddata0[9]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_10 (
    .C(sys_clk),
    .D(rddata0[10]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_11 (
    .C(sys_clk),
    .D(rddata0[11]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_12 (
    .C(sys_clk),
    .D(rddata0[12]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_13 (
    .C(sys_clk),
    .D(rddata0[13]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_14 (
    .C(sys_clk),
    .D(rddata0[14]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_15 (
    .C(sys_clk),
    .D(rddata0[15]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_16 (
    .C(sys_clk),
    .D(rddata0[16]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_17 (
    .C(sys_clk),
    .D(rddata0[17]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_18 (
    .C(sys_clk),
    .D(rddata0[18]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_19 (
    .C(sys_clk),
    .D(rddata0[19]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_20 (
    .C(sys_clk),
    .D(rddata0[20]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_21 (
    .C(sys_clk),
    .D(rddata0[21]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_22 (
    .C(sys_clk),
    .D(rddata0[22]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_23 (
    .C(sys_clk),
    .D(rddata0[23]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_24 (
    .C(sys_clk),
    .D(rddata0[24]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_25 (
    .C(sys_clk),
    .D(rddata0[25]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_26 (
    .C(sys_clk),
    .D(rddata0[26]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_27 (
    .C(sys_clk),
    .D(rddata0[27]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_28 (
    .C(sys_clk),
    .D(rddata0[28]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_29 (
    .C(sys_clk),
    .D(rddata0[29]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_30 (
    .C(sys_clk),
    .D(rddata0[30]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_31 (
    .C(sys_clk),
    .D(rddata0[31]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_0 (
    .C(sys_clk),
    .D(rddata1[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_1 (
    .C(sys_clk),
    .D(rddata1[1]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_2 (
    .C(sys_clk),
    .D(rddata1[2]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_3 (
    .C(sys_clk),
    .D(rddata1[3]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_4 (
    .C(sys_clk),
    .D(rddata1[4]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_5 (
    .C(sys_clk),
    .D(rddata1[5]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_6 (
    .C(sys_clk),
    .D(rddata1[6]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_7 (
    .C(sys_clk),
    .D(rddata1[7]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_8 (
    .C(sys_clk),
    .D(rddata1[8]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_9 (
    .C(sys_clk),
    .D(rddata1[9]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_10 (
    .C(sys_clk),
    .D(rddata1[10]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_11 (
    .C(sys_clk),
    .D(rddata1[11]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_12 (
    .C(sys_clk),
    .D(rddata1[12]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_13 (
    .C(sys_clk),
    .D(rddata1[13]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_14 (
    .C(sys_clk),
    .D(rddata1[14]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_15 (
    .C(sys_clk),
    .D(rddata1[15]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_16 (
    .C(sys_clk),
    .D(rddata1[16]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_17 (
    .C(sys_clk),
    .D(rddata1[17]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_18 (
    .C(sys_clk),
    .D(rddata1[18]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_19 (
    .C(sys_clk),
    .D(rddata1[19]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_20 (
    .C(sys_clk),
    .D(rddata1[20]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_21 (
    .C(sys_clk),
    .D(rddata1[21]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_22 (
    .C(sys_clk),
    .D(rddata1[22]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_23 (
    .C(sys_clk),
    .D(rddata1[23]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_24 (
    .C(sys_clk),
    .D(rddata1[24]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_25 (
    .C(sys_clk),
    .D(rddata1[25]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_26 (
    .C(sys_clk),
    .D(rddata1[26]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_27 (
    .C(sys_clk),
    .D(rddata1[27]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_28 (
    .C(sys_clk),
    .D(rddata1[28]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_29 (
    .C(sys_clk),
    .D(rddata1[29]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_30 (
    .C(sys_clk),
    .D(rddata1[30]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_31 (
    .C(sys_clk),
    .D(rddata1[31]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_24 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[24]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_25 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[25]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_26 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[26]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_27 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[27]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_28 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[28]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_29 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[29]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_30 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[30]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_31 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[31]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_24 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[24]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_25 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[25]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_26 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[26]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_27 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[27]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_28 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[28]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_29 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[29]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_30 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[30]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_31 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[31]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_24 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[24]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_25 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[25]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_26 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[26]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_27 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[27]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_28 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[28]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_29 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[29]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_30 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[30]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_31 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[31]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_24 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[24]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_25 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[25]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_26 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[26]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_27 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[27]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_28 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[28]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_29 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[29]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_30 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[30]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_31 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[31]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_0 (
    .C(sys_clk),
    .CE(_n10867_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<0> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_1 (
    .C(sys_clk),
    .CE(_n10867_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<1> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_2 (
    .C(sys_clk),
    .CE(_n10867_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<2> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_3 (
    .C(sys_clk),
    .CE(_n10867_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<3> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_4 (
    .C(sys_clk),
    .CE(_n10867_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<4> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_5 (
    .C(sys_clk),
    .CE(_n10867_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<5> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_6 (
    .C(sys_clk),
    .CE(_n10867_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<6> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_7 (
    .C(sys_clk),
    .CE(_n10867_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<7> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_scl_drv_reg (
    .C(sys_clk),
    .D(opsis_i2c_pause_drv),
    .R(sys_rst),
    .Q(opsis_i2c_scl_drv_reg_907)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl0_regs0 (
    .C(sys_clk),
    .D(N3041),
    .R(opsisi2c_storage_full_inv),
    .Q(xilinxmultiregimpl0_regs0_1251)
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl0_regs1 (
    .C(sys_clk),
    .D(xilinxmultiregimpl0_regs0_1251),
    .Q(xilinxmultiregimpl0_regs1_842)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_bank_0 (
    .C(sys_clk),
    .D(array_muxed8[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_bank[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_bank_1 (
    .C(sys_clk),
    .D(array_muxed8[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_bank[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_bank_2 (
    .C(sys_clk),
    .D(array_muxed8[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_bank[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_bank_0 (
    .C(sys_clk),
    .D(array_muxed15[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_bank[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_bank_1 (
    .C(sys_clk),
    .D(array_muxed15[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_bank[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_bank_2 (
    .C(sys_clk),
    .D(array_muxed15[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_bank[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_valid (
    .C(sys_clk),
    .D(rhs_array_muxed6),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_valid_1180)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_is_write (
    .C(sys_clk),
    .D(rhs_array_muxed10),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_is_write_1183)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_is_read (
    .C(sys_clk),
    .D(rhs_array_muxed9),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_is_read_1182)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[0]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_1 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[1]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_2 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[2]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_3 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[3]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_4 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[4]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_5 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[5]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_6 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[6]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_7 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[7]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_8 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[8]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_9 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[9]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_10 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[10]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_11 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[11]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_12 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[12]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_13 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[13]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_14 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[14]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_15 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[15]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_16 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[16]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_17 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[17]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_18 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[18]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_19 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[19]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_20 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[20]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_21 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[21]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_22 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[22]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_23 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[23]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_24 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[24]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_25 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[25]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_26 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[26]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_27 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[27]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_28 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[28]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_29 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[29]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_30 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[30]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_31 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[31]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_0 (
    .C(sys_clk),
    .D(array_muxed9[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_1 (
    .C(sys_clk),
    .D(array_muxed9[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_2 (
    .C(sys_clk),
    .D(array_muxed9[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_3 (
    .C(sys_clk),
    .D(array_muxed9[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_4 (
    .C(sys_clk),
    .D(array_muxed9[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_5 (
    .C(sys_clk),
    .D(array_muxed9[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_6 (
    .C(sys_clk),
    .D(array_muxed9[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_7 (
    .C(sys_clk),
    .D(array_muxed9[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_8 (
    .C(sys_clk),
    .D(array_muxed9[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_9 (
    .C(sys_clk),
    .D(array_muxed9[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_10 (
    .C(sys_clk),
    .D(array_muxed9[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_11 (
    .C(sys_clk),
    .D(array_muxed9[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_12 (
    .C(sys_clk),
    .D(array_muxed9[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_13 (
    .C(sys_clk),
    .D(array_muxed9[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_0 (
    .C(sys_clk),
    .D(array_muxed16[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_1 (
    .C(sys_clk),
    .D(array_muxed16[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_2 (
    .C(sys_clk),
    .D(array_muxed16[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_3 (
    .C(sys_clk),
    .D(array_muxed16[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_4 (
    .C(sys_clk),
    .D(array_muxed16[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_5 (
    .C(sys_clk),
    .D(array_muxed16[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_6 (
    .C(sys_clk),
    .D(array_muxed16[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_7 (
    .C(sys_clk),
    .D(array_muxed16[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_8 (
    .C(sys_clk),
    .D(array_muxed16[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_9 (
    .C(sys_clk),
    .D(array_muxed16[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_10 (
    .C(sys_clk),
    .D(array_muxed16[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_11 (
    .C(sys_clk),
    .D(array_muxed16[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_12 (
    .C(sys_clk),
    .D(array_muxed16[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_13 (
    .C(sys_clk),
    .D(array_muxed16[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[7])
  );
  FDPE #(
    .INIT ( 1'b1 ))
  FDPE_7 (
    .C(base50_clk_BUFG_7),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(xilinxasyncresetsynchronizerimpl3_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl3),
    .Q(NLW_FDPE_7_Q_UNCONNECTED)
  );
  FDPE #(
    .INIT ( 1'b1 ))
  FDPE_9 (
    .C(encoder_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(xilinxasyncresetsynchronizerimpl4_rst_meta),
    .PRE(sys_rst),
    .Q(NLW_FDPE_9_Q_UNCONNECTED)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<0>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[0]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[0])
  );
  MUXCY   \Mcount_front_panel_count_cy<0>  (
    .CI(front_panel_switches_inv),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[0]),
    .O(Mcount_front_panel_count_cy[0])
  );
  XORCY   \Mcount_front_panel_count_xor<0>  (
    .CI(front_panel_switches_inv),
    .LI(Mcount_front_panel_count_lut[0]),
    .O(Mcount_front_panel_count)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<1>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[1]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[1])
  );
  MUXCY   \Mcount_front_panel_count_cy<1>  (
    .CI(Mcount_front_panel_count_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[1]),
    .O(Mcount_front_panel_count_cy[1])
  );
  XORCY   \Mcount_front_panel_count_xor<1>  (
    .CI(Mcount_front_panel_count_cy[0]),
    .LI(Mcount_front_panel_count_lut[1]),
    .O(Mcount_front_panel_count1)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<2>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[2]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[2])
  );
  MUXCY   \Mcount_front_panel_count_cy<2>  (
    .CI(Mcount_front_panel_count_cy[1]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[2]),
    .O(Mcount_front_panel_count_cy[2])
  );
  XORCY   \Mcount_front_panel_count_xor<2>  (
    .CI(Mcount_front_panel_count_cy[1]),
    .LI(Mcount_front_panel_count_lut[2]),
    .O(Mcount_front_panel_count2)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<3>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[3]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[3])
  );
  MUXCY   \Mcount_front_panel_count_cy<3>  (
    .CI(Mcount_front_panel_count_cy[2]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[3]),
    .O(Mcount_front_panel_count_cy[3])
  );
  XORCY   \Mcount_front_panel_count_xor<3>  (
    .CI(Mcount_front_panel_count_cy[2]),
    .LI(Mcount_front_panel_count_lut[3]),
    .O(Mcount_front_panel_count3)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<4>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[4]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[4])
  );
  MUXCY   \Mcount_front_panel_count_cy<4>  (
    .CI(Mcount_front_panel_count_cy[3]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[4]),
    .O(Mcount_front_panel_count_cy[4])
  );
  XORCY   \Mcount_front_panel_count_xor<4>  (
    .CI(Mcount_front_panel_count_cy[3]),
    .LI(Mcount_front_panel_count_lut[4]),
    .O(Mcount_front_panel_count4)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<5>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[5]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[5])
  );
  MUXCY   \Mcount_front_panel_count_cy<5>  (
    .CI(Mcount_front_panel_count_cy[4]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[5]),
    .O(Mcount_front_panel_count_cy[5])
  );
  XORCY   \Mcount_front_panel_count_xor<5>  (
    .CI(Mcount_front_panel_count_cy[4]),
    .LI(Mcount_front_panel_count_lut[5]),
    .O(Mcount_front_panel_count5)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<6>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[6]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[6])
  );
  MUXCY   \Mcount_front_panel_count_cy<6>  (
    .CI(Mcount_front_panel_count_cy[5]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[6]),
    .O(Mcount_front_panel_count_cy[6])
  );
  XORCY   \Mcount_front_panel_count_xor<6>  (
    .CI(Mcount_front_panel_count_cy[5]),
    .LI(Mcount_front_panel_count_lut[6]),
    .O(Mcount_front_panel_count6)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<7>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[7]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[7])
  );
  MUXCY   \Mcount_front_panel_count_cy<7>  (
    .CI(Mcount_front_panel_count_cy[6]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[7]),
    .O(Mcount_front_panel_count_cy[7])
  );
  XORCY   \Mcount_front_panel_count_xor<7>  (
    .CI(Mcount_front_panel_count_cy[6]),
    .LI(Mcount_front_panel_count_lut[7]),
    .O(Mcount_front_panel_count7)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<8>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[8]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[8])
  );
  MUXCY   \Mcount_front_panel_count_cy<8>  (
    .CI(Mcount_front_panel_count_cy[7]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[8]),
    .O(Mcount_front_panel_count_cy[8])
  );
  XORCY   \Mcount_front_panel_count_xor<8>  (
    .CI(Mcount_front_panel_count_cy[7]),
    .LI(Mcount_front_panel_count_lut[8]),
    .O(Mcount_front_panel_count8)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<9>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[9]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[9])
  );
  MUXCY   \Mcount_front_panel_count_cy<9>  (
    .CI(Mcount_front_panel_count_cy[8]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[9]),
    .O(Mcount_front_panel_count_cy[9])
  );
  XORCY   \Mcount_front_panel_count_xor<9>  (
    .CI(Mcount_front_panel_count_cy[8]),
    .LI(Mcount_front_panel_count_lut[9]),
    .O(Mcount_front_panel_count9)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<10>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[10]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[10])
  );
  MUXCY   \Mcount_front_panel_count_cy<10>  (
    .CI(Mcount_front_panel_count_cy[9]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[10]),
    .O(Mcount_front_panel_count_cy[10])
  );
  XORCY   \Mcount_front_panel_count_xor<10>  (
    .CI(Mcount_front_panel_count_cy[9]),
    .LI(Mcount_front_panel_count_lut[10]),
    .O(Mcount_front_panel_count10)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<11>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[11]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[11])
  );
  MUXCY   \Mcount_front_panel_count_cy<11>  (
    .CI(Mcount_front_panel_count_cy[10]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[11]),
    .O(Mcount_front_panel_count_cy[11])
  );
  XORCY   \Mcount_front_panel_count_xor<11>  (
    .CI(Mcount_front_panel_count_cy[10]),
    .LI(Mcount_front_panel_count_lut[11]),
    .O(Mcount_front_panel_count11)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<12>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[12]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[12])
  );
  MUXCY   \Mcount_front_panel_count_cy<12>  (
    .CI(Mcount_front_panel_count_cy[11]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[12]),
    .O(Mcount_front_panel_count_cy[12])
  );
  XORCY   \Mcount_front_panel_count_xor<12>  (
    .CI(Mcount_front_panel_count_cy[11]),
    .LI(Mcount_front_panel_count_lut[12]),
    .O(Mcount_front_panel_count12)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<13>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[13]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[13])
  );
  MUXCY   \Mcount_front_panel_count_cy<13>  (
    .CI(Mcount_front_panel_count_cy[12]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[13]),
    .O(Mcount_front_panel_count_cy[13])
  );
  XORCY   \Mcount_front_panel_count_xor<13>  (
    .CI(Mcount_front_panel_count_cy[12]),
    .LI(Mcount_front_panel_count_lut[13]),
    .O(Mcount_front_panel_count13)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<14>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[14]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[14])
  );
  MUXCY   \Mcount_front_panel_count_cy<14>  (
    .CI(Mcount_front_panel_count_cy[13]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[14]),
    .O(Mcount_front_panel_count_cy[14])
  );
  XORCY   \Mcount_front_panel_count_xor<14>  (
    .CI(Mcount_front_panel_count_cy[13]),
    .LI(Mcount_front_panel_count_lut[14]),
    .O(Mcount_front_panel_count14)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<15>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[15]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[15])
  );
  MUXCY   \Mcount_front_panel_count_cy<15>  (
    .CI(Mcount_front_panel_count_cy[14]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[15]),
    .O(Mcount_front_panel_count_cy[15])
  );
  XORCY   \Mcount_front_panel_count_xor<15>  (
    .CI(Mcount_front_panel_count_cy[14]),
    .LI(Mcount_front_panel_count_lut[15]),
    .O(Mcount_front_panel_count15)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<16>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[16]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[16])
  );
  MUXCY   \Mcount_front_panel_count_cy<16>  (
    .CI(Mcount_front_panel_count_cy[15]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[16]),
    .O(Mcount_front_panel_count_cy[16])
  );
  XORCY   \Mcount_front_panel_count_xor<16>  (
    .CI(Mcount_front_panel_count_cy[15]),
    .LI(Mcount_front_panel_count_lut[16]),
    .O(Mcount_front_panel_count16)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<17>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[17]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[17])
  );
  MUXCY   \Mcount_front_panel_count_cy<17>  (
    .CI(Mcount_front_panel_count_cy[16]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[17]),
    .O(Mcount_front_panel_count_cy[17])
  );
  XORCY   \Mcount_front_panel_count_xor<17>  (
    .CI(Mcount_front_panel_count_cy[16]),
    .LI(Mcount_front_panel_count_lut[17]),
    .O(Mcount_front_panel_count17)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<18>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[18]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[18])
  );
  MUXCY   \Mcount_front_panel_count_cy<18>  (
    .CI(Mcount_front_panel_count_cy[17]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[18]),
    .O(Mcount_front_panel_count_cy[18])
  );
  XORCY   \Mcount_front_panel_count_xor<18>  (
    .CI(Mcount_front_panel_count_cy[17]),
    .LI(Mcount_front_panel_count_lut[18]),
    .O(Mcount_front_panel_count18)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<19>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[19]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[19])
  );
  MUXCY   \Mcount_front_panel_count_cy<19>  (
    .CI(Mcount_front_panel_count_cy[18]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[19]),
    .O(Mcount_front_panel_count_cy[19])
  );
  XORCY   \Mcount_front_panel_count_xor<19>  (
    .CI(Mcount_front_panel_count_cy[18]),
    .LI(Mcount_front_panel_count_lut[19]),
    .O(Mcount_front_panel_count19)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<20>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[20]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[20])
  );
  MUXCY   \Mcount_front_panel_count_cy<20>  (
    .CI(Mcount_front_panel_count_cy[19]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[20]),
    .O(Mcount_front_panel_count_cy[20])
  );
  XORCY   \Mcount_front_panel_count_xor<20>  (
    .CI(Mcount_front_panel_count_cy[19]),
    .LI(Mcount_front_panel_count_lut[20]),
    .O(Mcount_front_panel_count20)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<21>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[21]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[21])
  );
  MUXCY   \Mcount_front_panel_count_cy<21>  (
    .CI(Mcount_front_panel_count_cy[20]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[21]),
    .O(Mcount_front_panel_count_cy[21])
  );
  XORCY   \Mcount_front_panel_count_xor<21>  (
    .CI(Mcount_front_panel_count_cy[20]),
    .LI(Mcount_front_panel_count_lut[21]),
    .O(Mcount_front_panel_count21)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<22>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[22]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[22])
  );
  MUXCY   \Mcount_front_panel_count_cy<22>  (
    .CI(Mcount_front_panel_count_cy[21]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[22]),
    .O(Mcount_front_panel_count_cy[22])
  );
  XORCY   \Mcount_front_panel_count_xor<22>  (
    .CI(Mcount_front_panel_count_cy[21]),
    .LI(Mcount_front_panel_count_lut[22]),
    .O(Mcount_front_panel_count22)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<23>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[23]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[23])
  );
  MUXCY   \Mcount_front_panel_count_cy<23>  (
    .CI(Mcount_front_panel_count_cy[22]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[23]),
    .O(Mcount_front_panel_count_cy[23])
  );
  XORCY   \Mcount_front_panel_count_xor<23>  (
    .CI(Mcount_front_panel_count_cy[22]),
    .LI(Mcount_front_panel_count_lut[23]),
    .O(Mcount_front_panel_count23)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<24>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[24]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[24])
  );
  MUXCY   \Mcount_front_panel_count_cy<24>  (
    .CI(Mcount_front_panel_count_cy[23]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[24]),
    .O(Mcount_front_panel_count_cy[24])
  );
  XORCY   \Mcount_front_panel_count_xor<24>  (
    .CI(Mcount_front_panel_count_cy[23]),
    .LI(Mcount_front_panel_count_lut[24]),
    .O(Mcount_front_panel_count24)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<25>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[25]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[25])
  );
  XORCY   \Mcount_front_panel_count_xor<25>  (
    .CI(Mcount_front_panel_count_cy[24]),
    .LI(Mcount_front_panel_count_lut[25]),
    .O(Mcount_front_panel_count25)
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<0>  (
    .CI(basesoc_sdram_timer_done),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[0]),
    .O(Mcount_basesoc_sdram_timer_count_cy[0])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<0>  (
    .CI(basesoc_sdram_timer_done),
    .LI(Mcount_basesoc_sdram_timer_count_lut[0]),
    .O(Mcount_basesoc_sdram_timer_count)
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<1>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[1]),
    .O(Mcount_basesoc_sdram_timer_count_cy[1])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<1>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[0]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[1]),
    .O(Mcount_basesoc_sdram_timer_count1)
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<2>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[1]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[2]),
    .O(Mcount_basesoc_sdram_timer_count_cy[2])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<2>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[1]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[2]),
    .O(Mcount_basesoc_sdram_timer_count2)
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<3>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[2]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[3]),
    .O(Mcount_basesoc_sdram_timer_count_cy[3])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<3>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[2]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[3]),
    .O(Mcount_basesoc_sdram_timer_count3)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<4>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[4]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_timer_count_lut[4])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<4>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[3]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[4]),
    .O(Mcount_basesoc_sdram_timer_count_cy[4])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<4>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[3]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[4]),
    .O(Mcount_basesoc_sdram_timer_count4)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<5>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[5]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_timer_count_lut[5])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<5>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[4]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[5]),
    .O(Mcount_basesoc_sdram_timer_count_cy[5])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<5>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[4]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[5]),
    .O(Mcount_basesoc_sdram_timer_count5)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<6>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[6]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_timer_count_lut[6])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<6>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[5]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[6]),
    .O(Mcount_basesoc_sdram_timer_count_cy[6])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<6>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[5]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[6]),
    .O(Mcount_basesoc_sdram_timer_count6)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<7>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[7]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_sdram_timer_count_lut[7])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<7>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[6]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[7]),
    .O(Mcount_basesoc_sdram_timer_count_cy[7])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<7>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[6]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[7]),
    .O(Mcount_basesoc_sdram_timer_count7)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<8>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[8]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_sdram_timer_count_lut[8])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<8>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[7]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[8]),
    .O(Mcount_basesoc_sdram_timer_count8)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<0>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nreads[0]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[0])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[0])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<1>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nreads[1]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[1])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[1])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[0]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads1)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<2>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nreads[2]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[2])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[2])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[1]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads2)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<3>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nreads[3]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[3])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[3])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[2]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads3)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<4>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nreads[4]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[4])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[4])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[3]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads4)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<5>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nreads[5]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[5])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[5])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[4]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads5)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<6>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nreads[6]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[6])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[6])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[5]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads6)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<7>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nreads[7]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[7])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[7])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[6]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads7)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<8>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nreads[8]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[8])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[8])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[7]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads8)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<9>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nreads[9]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[9])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[9])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[8]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads9)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<10>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nreads[10]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[10])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[10])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[9]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads10)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<11>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nreads[11]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[11])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[11])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[10]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads11)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<12>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nreads[12]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[12])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[12])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[11]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads12)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<13>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nreads[13]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[13])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[13])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[12]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads13)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<14>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nreads[14]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[14])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[14])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[13]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads14)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<15>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nreads[15]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[15])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[15])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[14]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads15)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<16>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nreads[16]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[16])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[16])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[15]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads16)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<17>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nreads[17]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[17])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[17])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[16]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads17)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<18>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nreads[18]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[18])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[18])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[17]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads18)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<19>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nreads[19]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[19])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[19])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[18]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads19)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<20>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nreads[20]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[20])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[20])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[19]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads20)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<21>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nreads[21]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[21])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[21])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[20]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads21)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<22>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nreads[22]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[22])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[22])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[21]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads22)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<23>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nreads[23]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[23])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<23>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[22]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[23]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads23)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<0>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nwrites[0]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[0])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[0])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<1>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nwrites[1]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[1])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[1])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[0]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites1)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<2>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nwrites[2]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[2])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[2])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[1]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites2)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<3>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nwrites[3]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[3])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[3])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[2]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites3)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<4>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nwrites[4]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[4])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[4])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[3]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites4)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<5>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nwrites[5]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[5])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[5])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[4]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites5)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<6>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nwrites[6]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[6])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[6])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[5]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites6)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<7>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nwrites[7]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[7])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[7])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[6]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites7)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<8>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nwrites[8]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[8])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[8])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[7]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites8)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<9>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nwrites[9]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[9])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[9])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[8]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites9)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<10>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nwrites[10]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[10])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[10])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[9]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites10)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<11>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nwrites[11]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[11])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[11])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[10]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites11)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<12>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nwrites[12]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[12])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[12])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[11]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites12)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<13>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nwrites[13]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[13])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[13])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[12]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites13)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<14>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nwrites[14]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[14])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[14])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[13]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites14)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<15>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nwrites[15]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[15])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[15])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[14]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites15)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<16>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nwrites[16]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[16])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[16])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[15]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites16)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<17>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nwrites[17]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[17])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[17])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[16]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites17)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<18>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nwrites[18]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[18])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[18])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[17]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites18)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<19>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nwrites[19]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[19])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[19])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[18]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites19)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<20>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nwrites[20]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[20])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[20])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[19]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites20)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<21>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nwrites[21]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[21])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[21])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[20]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites21)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<22>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nwrites[22]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[22])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[22])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[21]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites22)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<23>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2386),
    .I1(basesoc_sdram_bandwidth_nwrites[23]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[23])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<23>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[22]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[23]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites23)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<0>  (
    .I0(basesoc_wait_inv_4134),
    .I1(basesoc_count[0]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[0])
  );
  MUXCY   \Mcount_basesoc_count_cy<0>  (
    .CI(basesoc_wait_inv_4134),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[0]),
    .O(Mcount_basesoc_count_cy[0])
  );
  XORCY   \Mcount_basesoc_count_xor<0>  (
    .CI(basesoc_wait_inv_4134),
    .LI(Mcount_basesoc_count_lut[0]),
    .O(Mcount_basesoc_count)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<1>  (
    .I0(basesoc_wait_inv_4134),
    .I1(basesoc_count[1]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[1])
  );
  MUXCY   \Mcount_basesoc_count_cy<1>  (
    .CI(Mcount_basesoc_count_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[1]),
    .O(Mcount_basesoc_count_cy[1])
  );
  XORCY   \Mcount_basesoc_count_xor<1>  (
    .CI(Mcount_basesoc_count_cy[0]),
    .LI(Mcount_basesoc_count_lut[1]),
    .O(Mcount_basesoc_count1)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<2>  (
    .I0(basesoc_wait_inv_4134),
    .I1(basesoc_count[2]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[2])
  );
  MUXCY   \Mcount_basesoc_count_cy<2>  (
    .CI(Mcount_basesoc_count_cy[1]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[2]),
    .O(Mcount_basesoc_count_cy[2])
  );
  XORCY   \Mcount_basesoc_count_xor<2>  (
    .CI(Mcount_basesoc_count_cy[1]),
    .LI(Mcount_basesoc_count_lut[2]),
    .O(Mcount_basesoc_count2)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<3>  (
    .I0(basesoc_wait_inv_4134),
    .I1(basesoc_count[3]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[3])
  );
  MUXCY   \Mcount_basesoc_count_cy<3>  (
    .CI(Mcount_basesoc_count_cy[2]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[3]),
    .O(Mcount_basesoc_count_cy[3])
  );
  XORCY   \Mcount_basesoc_count_xor<3>  (
    .CI(Mcount_basesoc_count_cy[2]),
    .LI(Mcount_basesoc_count_lut[3]),
    .O(Mcount_basesoc_count3)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<4>  (
    .I0(basesoc_wait_inv_4134),
    .I1(basesoc_count[4]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[4])
  );
  MUXCY   \Mcount_basesoc_count_cy<4>  (
    .CI(Mcount_basesoc_count_cy[3]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[4]),
    .O(Mcount_basesoc_count_cy[4])
  );
  XORCY   \Mcount_basesoc_count_xor<4>  (
    .CI(Mcount_basesoc_count_cy[3]),
    .LI(Mcount_basesoc_count_lut[4]),
    .O(Mcount_basesoc_count4)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<5>  (
    .I0(basesoc_wait_inv_4134),
    .I1(basesoc_count[5]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[5])
  );
  MUXCY   \Mcount_basesoc_count_cy<5>  (
    .CI(Mcount_basesoc_count_cy[4]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[5]),
    .O(Mcount_basesoc_count_cy[5])
  );
  XORCY   \Mcount_basesoc_count_xor<5>  (
    .CI(Mcount_basesoc_count_cy[4]),
    .LI(Mcount_basesoc_count_lut[5]),
    .O(Mcount_basesoc_count5)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<6>  (
    .I0(basesoc_wait_inv_4134),
    .I1(basesoc_count[6]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_count_lut[6])
  );
  MUXCY   \Mcount_basesoc_count_cy<6>  (
    .CI(Mcount_basesoc_count_cy[5]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[6]),
    .O(Mcount_basesoc_count_cy[6])
  );
  XORCY   \Mcount_basesoc_count_xor<6>  (
    .CI(Mcount_basesoc_count_cy[5]),
    .LI(Mcount_basesoc_count_lut[6]),
    .O(Mcount_basesoc_count6)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<7>  (
    .I0(basesoc_wait_inv_4134),
    .I1(basesoc_count[7]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[7])
  );
  MUXCY   \Mcount_basesoc_count_cy<7>  (
    .CI(Mcount_basesoc_count_cy[6]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[7]),
    .O(Mcount_basesoc_count_cy[7])
  );
  XORCY   \Mcount_basesoc_count_xor<7>  (
    .CI(Mcount_basesoc_count_cy[6]),
    .LI(Mcount_basesoc_count_lut[7]),
    .O(Mcount_basesoc_count7)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<8>  (
    .I0(basesoc_wait_inv_4134),
    .I1(basesoc_count[8]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[8])
  );
  MUXCY   \Mcount_basesoc_count_cy<8>  (
    .CI(Mcount_basesoc_count_cy[7]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[8]),
    .O(Mcount_basesoc_count_cy[8])
  );
  XORCY   \Mcount_basesoc_count_xor<8>  (
    .CI(Mcount_basesoc_count_cy[7]),
    .LI(Mcount_basesoc_count_lut[8]),
    .O(Mcount_basesoc_count8)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<9>  (
    .I0(basesoc_wait_inv_4134),
    .I1(basesoc_count[9]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_count_lut[9])
  );
  MUXCY   \Mcount_basesoc_count_cy<9>  (
    .CI(Mcount_basesoc_count_cy[8]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[9]),
    .O(Mcount_basesoc_count_cy[9])
  );
  XORCY   \Mcount_basesoc_count_xor<9>  (
    .CI(Mcount_basesoc_count_cy[8]),
    .LI(Mcount_basesoc_count_lut[9]),
    .O(Mcount_basesoc_count9)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<10>  (
    .I0(basesoc_wait_inv_4134),
    .I1(basesoc_count[10]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[10])
  );
  MUXCY   \Mcount_basesoc_count_cy<10>  (
    .CI(Mcount_basesoc_count_cy[9]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[10]),
    .O(Mcount_basesoc_count_cy[10])
  );
  XORCY   \Mcount_basesoc_count_xor<10>  (
    .CI(Mcount_basesoc_count_cy[9]),
    .LI(Mcount_basesoc_count_lut[10]),
    .O(Mcount_basesoc_count10)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<11>  (
    .I0(basesoc_wait_inv_4134),
    .I1(basesoc_count[11]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[11])
  );
  MUXCY   \Mcount_basesoc_count_cy<11>  (
    .CI(Mcount_basesoc_count_cy[10]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[11]),
    .O(Mcount_basesoc_count_cy[11])
  );
  XORCY   \Mcount_basesoc_count_xor<11>  (
    .CI(Mcount_basesoc_count_cy[10]),
    .LI(Mcount_basesoc_count_lut[11]),
    .O(Mcount_basesoc_count11)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<12>  (
    .I0(basesoc_wait_inv_4134),
    .I1(basesoc_count[12]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[12])
  );
  MUXCY   \Mcount_basesoc_count_cy<12>  (
    .CI(Mcount_basesoc_count_cy[11]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[12]),
    .O(Mcount_basesoc_count_cy[12])
  );
  XORCY   \Mcount_basesoc_count_xor<12>  (
    .CI(Mcount_basesoc_count_cy[11]),
    .LI(Mcount_basesoc_count_lut[12]),
    .O(Mcount_basesoc_count12)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<13>  (
    .I0(basesoc_wait_inv_4134),
    .I1(basesoc_count[13]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[13])
  );
  MUXCY   \Mcount_basesoc_count_cy<13>  (
    .CI(Mcount_basesoc_count_cy[12]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[13]),
    .O(Mcount_basesoc_count_cy[13])
  );
  XORCY   \Mcount_basesoc_count_xor<13>  (
    .CI(Mcount_basesoc_count_cy[12]),
    .LI(Mcount_basesoc_count_lut[13]),
    .O(Mcount_basesoc_count13)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<14>  (
    .I0(basesoc_wait_inv_4134),
    .I1(basesoc_count[14]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_count_lut[14])
  );
  MUXCY   \Mcount_basesoc_count_cy<14>  (
    .CI(Mcount_basesoc_count_cy[13]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[14]),
    .O(Mcount_basesoc_count_cy[14])
  );
  XORCY   \Mcount_basesoc_count_xor<14>  (
    .CI(Mcount_basesoc_count_cy[13]),
    .LI(Mcount_basesoc_count_lut[14]),
    .O(Mcount_basesoc_count14)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<15>  (
    .I0(basesoc_wait_inv_4134),
    .I1(basesoc_count[15]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[15])
  );
  MUXCY   \Mcount_basesoc_count_cy<15>  (
    .CI(Mcount_basesoc_count_cy[14]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[15]),
    .O(Mcount_basesoc_count_cy[15])
  );
  XORCY   \Mcount_basesoc_count_xor<15>  (
    .CI(Mcount_basesoc_count_cy[14]),
    .LI(Mcount_basesoc_count_lut[15]),
    .O(Mcount_basesoc_count15)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<16>  (
    .I0(basesoc_wait_inv_4134),
    .I1(basesoc_count[16]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_count_lut[16])
  );
  MUXCY   \Mcount_basesoc_count_cy<16>  (
    .CI(Mcount_basesoc_count_cy[15]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[16]),
    .O(Mcount_basesoc_count_cy[16])
  );
  XORCY   \Mcount_basesoc_count_xor<16>  (
    .CI(Mcount_basesoc_count_cy[15]),
    .LI(Mcount_basesoc_count_lut[16]),
    .O(Mcount_basesoc_count16)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<17>  (
    .I0(basesoc_wait_inv_4134),
    .I1(basesoc_count[17]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_count_lut[17])
  );
  MUXCY   \Mcount_basesoc_count_cy<17>  (
    .CI(Mcount_basesoc_count_cy[16]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[17]),
    .O(Mcount_basesoc_count_cy[17])
  );
  XORCY   \Mcount_basesoc_count_xor<17>  (
    .CI(Mcount_basesoc_count_cy[16]),
    .LI(Mcount_basesoc_count_lut[17]),
    .O(Mcount_basesoc_count17)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<18>  (
    .I0(basesoc_wait_inv_4134),
    .I1(basesoc_count[18]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_count_lut[18])
  );
  MUXCY   \Mcount_basesoc_count_cy<18>  (
    .CI(Mcount_basesoc_count_cy[17]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[18]),
    .O(Mcount_basesoc_count_cy[18])
  );
  XORCY   \Mcount_basesoc_count_xor<18>  (
    .CI(Mcount_basesoc_count_cy[17]),
    .LI(Mcount_basesoc_count_lut[18]),
    .O(Mcount_basesoc_count18)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<19>  (
    .I0(basesoc_wait_inv_4134),
    .I1(basesoc_count[19]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_count_lut[19])
  );
  XORCY   \Mcount_basesoc_count_xor<19>  (
    .CI(Mcount_basesoc_count_cy[18]),
    .LI(Mcount_basesoc_count_lut[19]),
    .O(Mcount_basesoc_count19)
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage1 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[0]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage1_SPO_UNCONNECTED),
    .DPO(_n6384[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage2 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[1]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage2_SPO_UNCONNECTED),
    .DPO(_n6384[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage3 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[2]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage3_SPO_UNCONNECTED),
    .DPO(_n6384[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage4 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[3]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage4_SPO_UNCONNECTED),
    .DPO(_n6384[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage5 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[4]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage5_SPO_UNCONNECTED),
    .DPO(_n6384[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage6 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[5]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage6_SPO_UNCONNECTED),
    .DPO(_n6384[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage7 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[6]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage7_SPO_UNCONNECTED),
    .DPO(_n6384[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage8 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[7]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage8_SPO_UNCONNECTED),
    .DPO(_n6384[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_11 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[0]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_11_SPO_UNCONNECTED),
    .DPO(_n6385[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_12 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[1]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_12_SPO_UNCONNECTED),
    .DPO(_n6385[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_13 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[2]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_13_SPO_UNCONNECTED),
    .DPO(_n6385[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_14 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[3]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_14_SPO_UNCONNECTED),
    .DPO(_n6385[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_15 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[4]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_15_SPO_UNCONNECTED),
    .DPO(_n6385[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_16 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[5]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_16_SPO_UNCONNECTED),
    .DPO(_n6385[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_17 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[6]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_17_SPO_UNCONNECTED),
    .DPO(_n6385[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_18 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[7]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_18_SPO_UNCONNECTED),
    .DPO(_n6385[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_21 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_21_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_22 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_22_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_23 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_23_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_24 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_24_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_25 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_25_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_26 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_26_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_27 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_27_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_28 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_28_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_29 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_29_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_210 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_210_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_211 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_211_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_212 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_212_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_213 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_213_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_214 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_214_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_215 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_215_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_216 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_216_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_217 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_217_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_218 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_218_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_219 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_219_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_220 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_220_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_221 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_221_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_222 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_222_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_31 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5707),
    .SPO(NLW_Mram_storage_31_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_32 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5707),
    .SPO(NLW_Mram_storage_32_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_33 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5707),
    .SPO(NLW_Mram_storage_33_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_34 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5707),
    .SPO(NLW_Mram_storage_34_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_35 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5707),
    .SPO(NLW_Mram_storage_35_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_36 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5707),
    .SPO(NLW_Mram_storage_36_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_37 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5707),
    .SPO(NLW_Mram_storage_37_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_38 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5707),
    .SPO(NLW_Mram_storage_38_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_39 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5707),
    .SPO(NLW_Mram_storage_39_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_310 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5707),
    .SPO(NLW_Mram_storage_310_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_311 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5707),
    .SPO(NLW_Mram_storage_311_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_312 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5707),
    .SPO(NLW_Mram_storage_312_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_313 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5707),
    .SPO(NLW_Mram_storage_313_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_314 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5707),
    .SPO(NLW_Mram_storage_314_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_315 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5707),
    .SPO(NLW_Mram_storage_315_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_316 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5707),
    .SPO(NLW_Mram_storage_316_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_317 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5707),
    .SPO(NLW_Mram_storage_317_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_318 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5707),
    .SPO(NLW_Mram_storage_318_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_319 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5707),
    .SPO(NLW_Mram_storage_319_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_320 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5707),
    .SPO(NLW_Mram_storage_320_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_321 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5707),
    .SPO(NLW_Mram_storage_321_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_322 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5707),
    .SPO(NLW_Mram_storage_322_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_41 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_41_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_42 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_42_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_43 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_43_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_44 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_44_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_45 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_45_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_46 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_46_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_47 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_47_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_48 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_48_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_49 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_49_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_410 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_410_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_411 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_411_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_412 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_412_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_413 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_413_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_414 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_414_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_415 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_415_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_416 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_416_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_417 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_417_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_418 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_418_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_419 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_419_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_420 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_420_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_421 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_421_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_422 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_422_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_71 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_71_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_72 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_72_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_73 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_73_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_74 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_74_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_75 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_75_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_76 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_76_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_77 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_77_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_78 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_78_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_79 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_79_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_710 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_710_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_711 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_711_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_712 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_712_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_713 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_713_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_714 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_714_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_715 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_715_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_716 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_716_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_717 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_717_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_718 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_718_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_719 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_719_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_720 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_720_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_721 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_721_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_722 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_722_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_51 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_51_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_52 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_52_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_53 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_53_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_54 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_54_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_55 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_55_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_56 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_56_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_57 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_57_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_58 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_58_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_59 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_59_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_510 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_510_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_511 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_511_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_514 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_514_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_512 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_512_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_513 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_513_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_515 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_515_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_516 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_516_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_517 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_517_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_518 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_518_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_519 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_519_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_520 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_520_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_521 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_521_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_522 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_522_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_61 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_61_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_62 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_62_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_63 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_63_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_64 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_64_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_65 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_65_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_66 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_66_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_67 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_67_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_68 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_68_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_69 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_69_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_610 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_610_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_611 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_611_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_612 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_612_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_613 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_613_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_614 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_614_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_615 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_615_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_616 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_616_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_617 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_617_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_618 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_618_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_619 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_619_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_620 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_620_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_621 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_621_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_622 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_622_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_81 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_81_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_82 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_82_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_83 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_83_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_84 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_84_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_85 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_85_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_86 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_86_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_87 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_87_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_88 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_88_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_89 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_89_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_810 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_810_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_811 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_811_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_812 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_812_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_813 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_813_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_814 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_814_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_815 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_815_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_816 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_816_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_817 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_817_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_818 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_818_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_819 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_819_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_820 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_820_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_821 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_821_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_822 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_822_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_91 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_91_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_92 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_92_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_93 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_93_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_94 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_94_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_95 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_95_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_96 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_96_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_97 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_97_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_98 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_98_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_99 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_99_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_910 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_910_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_911 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_911_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_912 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_912_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_913 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_913_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_914 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_914_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_915 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_915_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_916 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_916_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_917 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_917_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_918 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_918_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_919 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_919_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_920 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_920_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_921 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_921_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_922 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_922_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsisi2c_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\opsisi2c_state_FSM_FFd2-In5 ),
    .R(opsis_i2c_slave_addr_re_0),
    .Q(opsisi2c_state_FSM_FFd2_1273)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsisi2c_state_FSM_FFd4 (
    .C(sys_clk),
    .D(\opsisi2c_state_FSM_FFd4-In1 ),
    .R(opsis_i2c_slave_addr_re_0),
    .Q(opsisi2c_state_FSM_FFd4_1275)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsisi2c_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\opsisi2c_state_FSM_FFd3-In3 ),
    .R(opsis_i2c_slave_addr_re_0),
    .Q(opsisi2c_state_FSM_FFd3_1274)
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd2_1312)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsisi2c_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\opsisi2c_state_FSM_FFd1-In3 ),
    .R(opsis_i2c_slave_addr_re_0),
    .Q(opsisi2c_state_FSM_FFd1_1272)
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd3_1313)
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd3_2907)
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd1-In_3633 ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd1_1311)
  );
  FDS #(
    .INIT ( 1'b1 ))
  litedramwishbone2native_state_FSM_FFd4 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd4-In ),
    .S(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd4_3638)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_0 (
    .C(sys_clk),
    .CE(_n11269_inv),
    .D(Mcount_front_panel_count),
    .R(sys_rst),
    .Q(front_panel_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd2_2906)
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd1_1315)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_3 (
    .C(sys_clk),
    .CE(_n11269_inv),
    .D(Mcount_front_panel_count3),
    .R(sys_rst),
    .Q(front_panel_count[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_1 (
    .C(sys_clk),
    .CE(_n11269_inv),
    .D(Mcount_front_panel_count1),
    .R(sys_rst),
    .Q(front_panel_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_2 (
    .C(sys_clk),
    .CE(_n11269_inv),
    .D(Mcount_front_panel_count2),
    .R(sys_rst),
    .Q(front_panel_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_6 (
    .C(sys_clk),
    .CE(_n11269_inv),
    .D(Mcount_front_panel_count6),
    .R(sys_rst),
    .Q(front_panel_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_4 (
    .C(sys_clk),
    .CE(_n11269_inv),
    .D(Mcount_front_panel_count4),
    .R(sys_rst),
    .Q(front_panel_count[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_5 (
    .C(sys_clk),
    .CE(_n11269_inv),
    .D(Mcount_front_panel_count5),
    .R(sys_rst),
    .Q(front_panel_count[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_9 (
    .C(sys_clk),
    .CE(_n11269_inv),
    .D(Mcount_front_panel_count9),
    .R(sys_rst),
    .Q(front_panel_count[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_7 (
    .C(sys_clk),
    .CE(_n11269_inv),
    .D(Mcount_front_panel_count7),
    .S(sys_rst),
    .Q(front_panel_count[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_8 (
    .C(sys_clk),
    .CE(_n11269_inv),
    .D(Mcount_front_panel_count8),
    .R(sys_rst),
    .Q(front_panel_count[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_12 (
    .C(sys_clk),
    .CE(_n11269_inv),
    .D(Mcount_front_panel_count12),
    .S(sys_rst),
    .Q(front_panel_count[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_10 (
    .C(sys_clk),
    .CE(_n11269_inv),
    .D(Mcount_front_panel_count10),
    .R(sys_rst),
    .Q(front_panel_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_11 (
    .C(sys_clk),
    .CE(_n11269_inv),
    .D(Mcount_front_panel_count11),
    .R(sys_rst),
    .Q(front_panel_count[11])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_13 (
    .C(sys_clk),
    .CE(_n11269_inv),
    .D(Mcount_front_panel_count13),
    .S(sys_rst),
    .Q(front_panel_count[13])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_14 (
    .C(sys_clk),
    .CE(_n11269_inv),
    .D(Mcount_front_panel_count14),
    .S(sys_rst),
    .Q(front_panel_count[14])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_17 (
    .C(sys_clk),
    .CE(_n11269_inv),
    .D(Mcount_front_panel_count17),
    .S(sys_rst),
    .Q(front_panel_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_15 (
    .C(sys_clk),
    .CE(_n11269_inv),
    .D(Mcount_front_panel_count15),
    .S(sys_rst),
    .Q(front_panel_count[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_16 (
    .C(sys_clk),
    .CE(_n11269_inv),
    .D(Mcount_front_panel_count16),
    .R(sys_rst),
    .Q(front_panel_count[16])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_20 (
    .C(sys_clk),
    .CE(_n11269_inv),
    .D(Mcount_front_panel_count20),
    .S(sys_rst),
    .Q(front_panel_count[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_18 (
    .C(sys_clk),
    .CE(_n11269_inv),
    .D(Mcount_front_panel_count18),
    .R(sys_rst),
    .Q(front_panel_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_19 (
    .C(sys_clk),
    .CE(_n11269_inv),
    .D(Mcount_front_panel_count19),
    .S(sys_rst),
    .Q(front_panel_count[19])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_23 (
    .C(sys_clk),
    .CE(_n11269_inv),
    .D(Mcount_front_panel_count23),
    .S(sys_rst),
    .Q(front_panel_count[23])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_21 (
    .C(sys_clk),
    .CE(_n11269_inv),
    .D(Mcount_front_panel_count21),
    .S(sys_rst),
    .Q(front_panel_count[21])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_22 (
    .C(sys_clk),
    .CE(_n11269_inv),
    .D(Mcount_front_panel_count22),
    .S(sys_rst),
    .Q(front_panel_count[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_24 (
    .C(sys_clk),
    .CE(_n11269_inv),
    .D(Mcount_front_panel_count24),
    .R(sys_rst),
    .Q(front_panel_count[24])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_25 (
    .C(sys_clk),
    .CE(_n11269_inv),
    .D(Mcount_front_panel_count25),
    .S(sys_rst),
    .Q(front_panel_count[25])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_0 (
    .C(sys_clk),
    .CE(n2016_inv_3718),
    .D(Result_11[0]),
    .S(por_rst),
    .Q(crg_por[0])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_1 (
    .C(sys_clk),
    .CE(n2016_inv_3718),
    .D(Result_11[1]),
    .S(por_rst),
    .Q(crg_por[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_2 (
    .C(sys_clk),
    .CE(n2016_inv_3718),
    .D(Result_11[2]),
    .S(por_rst),
    .Q(crg_por[2])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_3 (
    .C(sys_clk),
    .CE(n2016_inv_3718),
    .D(Result_11[3]),
    .S(por_rst),
    .Q(crg_por[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_4 (
    .C(sys_clk),
    .CE(n2016_inv_3718),
    .D(Result_11[4]),
    .S(por_rst),
    .Q(crg_por[4])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_5 (
    .C(sys_clk),
    .CE(n2016_inv_3718),
    .D(Result_11[5]),
    .S(por_rst),
    .Q(crg_por[5])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_6 (
    .C(sys_clk),
    .CE(n2016_inv_3718),
    .D(Result_11[6]),
    .S(por_rst),
    .Q(crg_por[6])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_7 (
    .C(sys_clk),
    .CE(n2016_inv_3718),
    .D(Result_11[7]),
    .S(por_rst),
    .Q(crg_por[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_8 (
    .C(sys_clk),
    .CE(n2016_inv_3718),
    .D(Result_11[8]),
    .S(por_rst),
    .Q(crg_por[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_9 (
    .C(sys_clk),
    .CE(n2016_inv_3718),
    .D(Result_11[9]),
    .S(por_rst),
    .Q(crg_por[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_10 (
    .C(sys_clk),
    .CE(n2016_inv_3718),
    .D(Result_11[10]),
    .S(por_rst),
    .Q(crg_por[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_phase_half (
    .C(sdram_half_clk),
    .D(Result),
    .Q(half_rate_phy_phase_half_182)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_2 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count2),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_0 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[0])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_1 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count1),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_5 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count5),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_3 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count3),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_4 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count4),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[4])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_8 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count8),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_6 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count6),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[6])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_7 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count7),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_0 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1649_o ),
    .D(\Result<0>2 ),
    .R(sys_rst),
    .Q(dna_cnt[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_1 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1649_o ),
    .D(\Result<1>2 ),
    .R(sys_rst),
    .Q(dna_cnt[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_2 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1649_o ),
    .D(\Result<2>2 ),
    .R(sys_rst),
    .Q(dna_cnt[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_3 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1649_o ),
    .D(\Result<3>2 ),
    .R(sys_rst),
    .Q(dna_cnt[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_4 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1649_o ),
    .D(\Result<4>1 ),
    .R(sys_rst),
    .Q(dna_cnt[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_5 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1649_o ),
    .D(\Result<5>1 ),
    .R(sys_rst),
    .Q(dna_cnt[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_6 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1649_o ),
    .D(\Result<6>1_3764 ),
    .R(sys_rst),
    .Q(dna_cnt[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_0 (
    .C(sys_clk),
    .CE(_n10576_inv),
    .D(\Result<0>3 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_1 (
    .C(sys_clk),
    .CE(_n10576_inv),
    .D(\Result<1>3 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_2 (
    .C(sys_clk),
    .CE(_n10576_inv),
    .D(\Result<2>3 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_3 (
    .C(sys_clk),
    .CE(_n10576_inv),
    .D(\Result<3>3 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_4 (
    .C(sys_clk),
    .CE(_n10576_inv),
    .D(\Result<4>2 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_5 (
    .C(sys_clk),
    .CE(_n10576_inv),
    .D(\Result<5>2 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_6 (
    .C(sys_clk),
    .CE(_n10576_inv),
    .D(\Result<6>2 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_7 (
    .C(sys_clk),
    .CE(_n10576_inv),
    .D(\Result<7>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_8 (
    .C(sys_clk),
    .CE(_n10576_inv),
    .D(\Result<8>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_9 (
    .C(sys_clk),
    .CE(_n10576_inv),
    .D(\Result<9>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_10 (
    .C(sys_clk),
    .CE(_n10576_inv),
    .D(\Result<10>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_11 (
    .C(sys_clk),
    .CE(_n10576_inv),
    .D(Result_11[11]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_12 (
    .C(sys_clk),
    .CE(_n10576_inv),
    .D(Result_11[12]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_13 (
    .C(sys_clk),
    .CE(_n10576_inv),
    .D(Result_11[13]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_14 (
    .C(sys_clk),
    .CE(_n10576_inv),
    .D(Result_11[14]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_15 (
    .C(sys_clk),
    .CE(_n10576_inv),
    .D(Result_11[15]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_16 (
    .C(sys_clk),
    .CE(_n10576_inv),
    .D(Result_11[16]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_17 (
    .C(sys_clk),
    .CE(_n10576_inv),
    .D(Result_11[17]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_18 (
    .C(sys_clk),
    .CE(_n10576_inv),
    .D(Result_11[18]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_19 (
    .C(sys_clk),
    .CE(_n10576_inv),
    .D(Result_11[19]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_20 (
    .C(sys_clk),
    .CE(_n10576_inv),
    .D(Result_11[20]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_21 (
    .C(sys_clk),
    .CE(_n10576_inv),
    .D(Result_11[21]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_22 (
    .C(sys_clk),
    .CE(_n10576_inv),
    .D(Result_11[22]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_23 (
    .C(sys_clk),
    .CE(_n10576_inv),
    .D(Result_11[23]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_24 (
    .C(sys_clk),
    .CE(_n10576_inv),
    .D(Result_11[24]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_25 (
    .C(sys_clk),
    .CE(_n10576_inv),
    .D(Result_11[25]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_26 (
    .C(sys_clk),
    .CE(_n10576_inv),
    .D(Result_11[26]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_27 (
    .C(sys_clk),
    .CE(_n10576_inv),
    .D(Result_11[27]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_28 (
    .C(sys_clk),
    .CE(_n10576_inv),
    .D(Result_11[28]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_29 (
    .C(sys_clk),
    .CE(_n10576_inv),
    .D(Result_11[29]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_30 (
    .C(sys_clk),
    .CE(_n10576_inv),
    .D(Result_11[30]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_31 (
    .C(sys_clk),
    .CE(_n10576_inv),
    .D(Result_11[31]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_counter_0 (
    .C(sys_clk),
    .CE(_n10582_inv),
    .D(Mcount_basesoc_counter),
    .R(sys_rst),
    .Q(basesoc_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_counter_1 (
    .C(sys_clk),
    .CE(_n10582_inv),
    .D(Mcount_basesoc_counter1),
    .R(sys_rst),
    .Q(basesoc_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_bitcount_0 (
    .C(sys_clk),
    .CE(_n10618_inv),
    .D(Mcount_suart_rx_bitcount),
    .R(sys_rst),
    .Q(suart_rx_bitcount[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_bitcount_1 (
    .C(sys_clk),
    .CE(_n10618_inv),
    .D(Mcount_suart_rx_bitcount1),
    .R(sys_rst),
    .Q(suart_rx_bitcount[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_bitcount_2 (
    .C(sys_clk),
    .CE(_n10618_inv),
    .D(Mcount_suart_rx_bitcount2),
    .R(sys_rst),
    .Q(suart_rx_bitcount[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_bitcount_3 (
    .C(sys_clk),
    .CE(_n10618_inv),
    .D(Mcount_suart_rx_bitcount3),
    .R(sys_rst),
    .Q(suart_rx_bitcount[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_produce_0 (
    .C(sys_clk),
    .CE(suart_tx_fifo_wrport_we),
    .D(\Result<0>4 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_produce_1 (
    .C(sys_clk),
    .CE(suart_tx_fifo_wrport_we),
    .D(\Result<1>4 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_produce_2 (
    .C(sys_clk),
    .CE(suart_tx_fifo_wrport_we),
    .D(\Result<2>4 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_produce_3 (
    .C(sys_clk),
    .CE(suart_tx_fifo_wrport_we),
    .D(\Result<3>4 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_produce[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_bitcount_0 (
    .C(sys_clk),
    .CE(_n10613_inv),
    .D(Mcount_suart_tx_bitcount),
    .R(sys_rst),
    .Q(suart_tx_bitcount[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_bitcount_1 (
    .C(sys_clk),
    .CE(_n10613_inv),
    .D(Mcount_suart_tx_bitcount1),
    .R(sys_rst),
    .Q(suart_tx_bitcount[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_bitcount_2 (
    .C(sys_clk),
    .CE(_n10613_inv),
    .D(Mcount_suart_tx_bitcount2),
    .R(sys_rst),
    .Q(suart_tx_bitcount[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_bitcount_3 (
    .C(sys_clk),
    .CE(_n10613_inv),
    .D(Mcount_suart_tx_bitcount3),
    .R(sys_rst),
    .Q(suart_tx_bitcount[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_consume_0 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(\Result<0>5 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_consume_1 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(\Result<1>5 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_consume_2 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(\Result<2>5 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_consume_3 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(\Result<3>5 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_consume[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_produce_0 (
    .C(sys_clk),
    .CE(suart_rx_fifo_wrport_we),
    .D(\Result<0>7 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_produce_1 (
    .C(sys_clk),
    .CE(suart_rx_fifo_wrport_we),
    .D(\Result<1>7 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_produce_2 (
    .C(sys_clk),
    .CE(suart_rx_fifo_wrport_we),
    .D(\Result<2>7 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_produce_3 (
    .C(sys_clk),
    .CE(suart_rx_fifo_wrport_we),
    .D(\Result<3>7 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_produce[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_level0_0 (
    .C(sys_clk),
    .CE(_n10646_inv),
    .D(\Result<0>6 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_level0[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_level0_1 (
    .C(sys_clk),
    .CE(_n10646_inv),
    .D(\Result<1>6 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_level0[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_level0_2 (
    .C(sys_clk),
    .CE(_n10646_inv),
    .D(\Result<2>6 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_level0[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_level0_3 (
    .C(sys_clk),
    .CE(_n10646_inv),
    .D(\Result<3>6 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_level0[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_level0_4 (
    .C(sys_clk),
    .CE(_n10646_inv),
    .D(\Result<4>3 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_level0[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_consume_0 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(\Result<0>8 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_consume_1 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(\Result<1>8 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_consume_2 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(\Result<2>8 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_consume_3 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(\Result<3>8 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_consume[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read),
    .D(\Result<0>9 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read),
    .D(\Result<1>9 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read),
    .D(\Result<2>9 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_level0_0 (
    .C(sys_clk),
    .CE(_n10653_inv),
    .D(\Result<0>10 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_level0[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_level0_1 (
    .C(sys_clk),
    .CE(_n10653_inv),
    .D(\Result<1>10 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_level0[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_level0_2 (
    .C(sys_clk),
    .CE(_n10653_inv),
    .D(\Result<2>10 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_level0[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_level0_3 (
    .C(sys_clk),
    .CE(_n10653_inv),
    .D(\Result<3>9 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_level0[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_level0_4 (
    .C(sys_clk),
    .CE(_n10653_inv),
    .D(\Result<4>4 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_level0[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10690_inv),
    .D(\Result<0>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10690_inv),
    .D(\Result<1>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10690_inv),
    .D(\Result<2>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10690_inv),
    .D(\Result<3>10 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10697_inv),
    .D(Mcount_basesoc_sdram_bankmachine0_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10697_inv),
    .D(Mcount_basesoc_sdram_bankmachine0_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10708_inv),
    .D(\Result<0>13 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10708_inv),
    .D(\Result<1>13 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10708_inv),
    .D(\Result<2>13 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10708_inv),
    .D(\Result<3>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10695_inv),
    .D(Mcount_basesoc_sdram_bankmachine0_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10695_inv),
    .D(Mcount_basesoc_sdram_bankmachine0_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10695_inv),
    .D(Mcount_basesoc_sdram_bankmachine0_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_port_cmd_ready3_5707),
    .D(\Result<0>14 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_port_cmd_ready3_5707),
    .D(\Result<1>14 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_port_cmd_ready3_5707),
    .D(\Result<2>14 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10715_inv),
    .D(Mcount_basesoc_sdram_bankmachine1_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10715_inv),
    .D(Mcount_basesoc_sdram_bankmachine1_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read),
    .D(\Result<0>15 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read),
    .D(\Result<1>15 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read),
    .D(\Result<2>15 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10713_inv),
    .D(Mcount_basesoc_sdram_bankmachine1_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10713_inv),
    .D(Mcount_basesoc_sdram_bankmachine1_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10713_inv),
    .D(Mcount_basesoc_sdram_bankmachine1_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>16 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>16 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>16 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read),
    .D(\Result<0>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read),
    .D(\Result<1>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read),
    .D(\Result<2>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10733_inv),
    .D(Mcount_basesoc_sdram_bankmachine2_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10733_inv),
    .D(Mcount_basesoc_sdram_bankmachine2_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10726_inv),
    .D(\Result<0>18 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10726_inv),
    .D(\Result<1>18 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10726_inv),
    .D(\Result<2>18 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10726_inv),
    .D(\Result<3>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10731_inv),
    .D(Mcount_basesoc_sdram_bankmachine2_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10731_inv),
    .D(Mcount_basesoc_sdram_bankmachine2_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10731_inv),
    .D(Mcount_basesoc_sdram_bankmachine2_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>20 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>20 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>20 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10744_inv),
    .D(\Result<0>19 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10744_inv),
    .D(\Result<1>19 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10744_inv),
    .D(\Result<2>19 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10744_inv),
    .D(\Result<3>13 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read),
    .D(\Result<0>21 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read),
    .D(\Result<1>21 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read),
    .D(\Result<2>21_3905 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10751_inv),
    .D(Mcount_basesoc_sdram_bankmachine3_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10751_inv),
    .D(Mcount_basesoc_sdram_bankmachine3_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>22 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>22 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>22 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10749_inv),
    .D(Mcount_basesoc_sdram_bankmachine3_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10749_inv),
    .D(Mcount_basesoc_sdram_bankmachine3_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10749_inv),
    .D(Mcount_basesoc_sdram_bankmachine3_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read),
    .D(\Result<0>23 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read),
    .D(\Result<1>23 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read),
    .D(\Result<2>23 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10767_inv),
    .D(Mcount_basesoc_sdram_bankmachine4_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10767_inv),
    .D(Mcount_basesoc_sdram_bankmachine4_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10767_inv),
    .D(Mcount_basesoc_sdram_bankmachine4_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10762_inv),
    .D(\Result<0>24 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10762_inv),
    .D(\Result<1>24 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10762_inv),
    .D(\Result<2>24 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10762_inv),
    .D(\Result<3>14 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10769_inv),
    .D(Mcount_basesoc_sdram_bankmachine4_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10769_inv),
    .D(Mcount_basesoc_sdram_bankmachine4_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10780_inv),
    .D(\Result<0>25 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10780_inv),
    .D(\Result<1>25 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10780_inv),
    .D(\Result<2>25 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10780_inv),
    .D(\Result<3>15 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read),
    .D(\Result<0>27 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read),
    .D(\Result<1>27 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read),
    .D(\Result<2>27 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>26 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>26 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>26 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10785_inv),
    .D(Mcount_basesoc_sdram_bankmachine5_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10785_inv),
    .D(Mcount_basesoc_sdram_bankmachine5_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10785_inv),
    .D(Mcount_basesoc_sdram_bankmachine5_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>28 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>28 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>28 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10787_inv),
    .D(Mcount_basesoc_sdram_bankmachine5_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10787_inv),
    .D(Mcount_basesoc_sdram_bankmachine5_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10803_inv),
    .D(Mcount_basesoc_sdram_bankmachine6_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10803_inv),
    .D(Mcount_basesoc_sdram_bankmachine6_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10803_inv),
    .D(Mcount_basesoc_sdram_bankmachine6_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10798_inv),
    .D(\Result<0>30 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10798_inv),
    .D(\Result<1>30 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10798_inv),
    .D(\Result<2>30 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10798_inv),
    .D(\Result<3>16 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read),
    .D(\Result<0>29 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read),
    .D(\Result<1>29 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read),
    .D(\Result<2>29 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>31 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>31 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>31 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10805_inv),
    .D(Mcount_basesoc_sdram_bankmachine6_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10805_inv),
    .D(Mcount_basesoc_sdram_bankmachine6_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read),
    .D(\Result<0>32 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read),
    .D(\Result<1>32 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read),
    .D(\Result<2>32 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10821_inv),
    .D(Mcount_basesoc_sdram_bankmachine7_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10821_inv),
    .D(Mcount_basesoc_sdram_bankmachine7_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10821_inv),
    .D(Mcount_basesoc_sdram_bankmachine7_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10816_inv),
    .D(\Result<0>33 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10816_inv),
    .D(\Result<1>33 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10816_inv),
    .D(\Result<2>33 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10816_inv),
    .D(\Result<3>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_twtrcon_count_0 (
    .C(sys_clk),
    .CE(_n10825_inv),
    .D(Mcount_basesoc_sdram_twtrcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_twtrcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_twtrcon_count_1 (
    .C(sys_clk),
    .CE(_n10825_inv),
    .D(Mcount_basesoc_sdram_twtrcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_twtrcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_twtrcon_count_2 (
    .C(sys_clk),
    .CE(_n10825_inv),
    .D(Mcount_basesoc_sdram_twtrcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_twtrcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10823_inv),
    .D(Mcount_basesoc_sdram_bankmachine7_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10823_inv),
    .D(Mcount_basesoc_sdram_bankmachine7_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_0 (
    .C(sys_clk),
    .CE(_n10833_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_1 (
    .C(sys_clk),
    .CE(_n10833_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads1),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_2 (
    .C(sys_clk),
    .CE(_n10833_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads2),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_3 (
    .C(sys_clk),
    .CE(_n10833_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads3),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_4 (
    .C(sys_clk),
    .CE(_n10833_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads4),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_5 (
    .C(sys_clk),
    .CE(_n10833_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads5),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_6 (
    .C(sys_clk),
    .CE(_n10833_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads6),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_7 (
    .C(sys_clk),
    .CE(_n10833_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads7),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_8 (
    .C(sys_clk),
    .CE(_n10833_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads8),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_9 (
    .C(sys_clk),
    .CE(_n10833_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads9),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_10 (
    .C(sys_clk),
    .CE(_n10833_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads10),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_11 (
    .C(sys_clk),
    .CE(_n10833_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads11),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_12 (
    .C(sys_clk),
    .CE(_n10833_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads12),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_13 (
    .C(sys_clk),
    .CE(_n10833_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads13),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_14 (
    .C(sys_clk),
    .CE(_n10833_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads14),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_15 (
    .C(sys_clk),
    .CE(_n10833_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads15),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_16 (
    .C(sys_clk),
    .CE(_n10833_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads16),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_17 (
    .C(sys_clk),
    .CE(_n10833_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads17),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_18 (
    .C(sys_clk),
    .CE(_n10833_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads18),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_19 (
    .C(sys_clk),
    .CE(_n10833_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads19),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_20 (
    .C(sys_clk),
    .CE(_n10833_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads20),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_21 (
    .C(sys_clk),
    .CE(_n10833_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads21),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_22 (
    .C(sys_clk),
    .CE(_n10833_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads22),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_23 (
    .C(sys_clk),
    .CE(_n10833_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads23),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_0 (
    .C(sys_clk),
    .CE(_n10839_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_1 (
    .C(sys_clk),
    .CE(_n10839_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites1),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_2 (
    .C(sys_clk),
    .CE(_n10839_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites2),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_3 (
    .C(sys_clk),
    .CE(_n10839_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites3),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_4 (
    .C(sys_clk),
    .CE(_n10839_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites4),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_5 (
    .C(sys_clk),
    .CE(_n10839_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites5),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_6 (
    .C(sys_clk),
    .CE(_n10839_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites6),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_7 (
    .C(sys_clk),
    .CE(_n10839_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites7),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_8 (
    .C(sys_clk),
    .CE(_n10839_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites8),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_9 (
    .C(sys_clk),
    .CE(_n10839_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites9),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_10 (
    .C(sys_clk),
    .CE(_n10839_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites10),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_11 (
    .C(sys_clk),
    .CE(_n10839_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites11),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_12 (
    .C(sys_clk),
    .CE(_n10839_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites12),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_13 (
    .C(sys_clk),
    .CE(_n10839_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites13),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_14 (
    .C(sys_clk),
    .CE(_n10839_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites14),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_15 (
    .C(sys_clk),
    .CE(_n10839_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites15),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_16 (
    .C(sys_clk),
    .CE(_n10839_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites16),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_17 (
    .C(sys_clk),
    .CE(_n10839_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites17),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_18 (
    .C(sys_clk),
    .CE(_n10839_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites18),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_19 (
    .C(sys_clk),
    .CE(_n10839_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites19),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_20 (
    .C(sys_clk),
    .CE(_n10839_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites20),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_21 (
    .C(sys_clk),
    .CE(_n10839_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites21),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_22 (
    .C(sys_clk),
    .CE(_n10839_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites22),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_23 (
    .C(sys_clk),
    .CE(_n10839_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites23),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count2),
    .R(sys_rst),
    .Q(basesoc_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count),
    .R(sys_rst),
    .Q(basesoc_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count1),
    .R(sys_rst),
    .Q(basesoc_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count5),
    .R(sys_rst),
    .Q(basesoc_count[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count3),
    .R(sys_rst),
    .Q(basesoc_count[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count4),
    .R(sys_rst),
    .Q(basesoc_count[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count8),
    .R(sys_rst),
    .Q(basesoc_count[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count6),
    .S(sys_rst),
    .Q(basesoc_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count7),
    .R(sys_rst),
    .Q(basesoc_count[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count9),
    .S(sys_rst),
    .Q(basesoc_count[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count10),
    .R(sys_rst),
    .Q(basesoc_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count13),
    .R(sys_rst),
    .Q(basesoc_count[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count11),
    .R(sys_rst),
    .Q(basesoc_count[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count12),
    .R(sys_rst),
    .Q(basesoc_count[12])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count16),
    .S(sys_rst),
    .Q(basesoc_count[16])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count14),
    .S(sys_rst),
    .Q(basesoc_count[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count15),
    .R(sys_rst),
    .Q(basesoc_count[15])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count19),
    .S(sys_rst),
    .Q(basesoc_count[19])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count17),
    .S(sys_rst),
    .Q(basesoc_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count18),
    .S(sys_rst),
    .Q(basesoc_count[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  refresher_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\refresher_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(refresher_state_FSM_FFd2_1277)
  );
  FDR #(
    .INIT ( 1'b0 ))
  refresher_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\refresher_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(refresher_state_FSM_FFd1_1278)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd2_4786)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd3_4785)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd2_4791)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd1_1314)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd3_4790)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd2_4796)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd1_1281)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd3_4795)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd2_4801)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd1_1279)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd3_4800)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd2_4806)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd1_1283)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd3_4805)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine4_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine4_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine4_state_FSM_FFd2_4811)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd1_1285)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine4_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine4_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine4_state_FSM_FFd3_4810)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine5_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine5_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine5_state_FSM_FFd2_4816)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine4_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine4_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine4_state_FSM_FFd1_1287)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine5_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine5_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine5_state_FSM_FFd3_4815)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine6_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine6_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine6_state_FSM_FFd2_4821)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine5_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine5_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine5_state_FSM_FFd1_1289)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine6_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine6_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine6_state_FSM_FFd3_4820)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine7_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine7_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine7_state_FSM_FFd2_4826)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine6_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine6_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine6_state_FSM_FFd1_1291)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine7_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine7_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine7_state_FSM_FFd3_4825)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd7 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1302)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine7_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine7_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine7_state_FSM_FFd1_1293)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd8 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In ),
    .S(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1295)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd4 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1299)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd6 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1301)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd5 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1300)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd1 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1296)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd3 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1298)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd2 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1297)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd6 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd6-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd6_1309)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_choose_req_grant_FSM_FFd8 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd8-In ),
    .S(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd8_1303)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd7 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd7-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd7_1310)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd3 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd3_1306)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd5 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd5-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd5_1308)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd4 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd4-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd4_1307)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd2 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd2_1305)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd1 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd1_1304)
  );
  FD   inst_LPM_FF_3 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [11]),
    .Q(inst_LPM_FF_3_4777)
  );
  FD   inst_LPM_FF_2 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [12]),
    .Q(inst_LPM_FF_2_4778)
  );
  FD   inst_LPM_FF_1 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [13]),
    .Q(inst_LPM_FF_1_4779)
  );
  FD   inst_LPM_FF_0 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [14]),
    .Q(inst_LPM_FF_0_4780)
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<0>_rt_8673 ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<0>_4845 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<0>_rt_8673 ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<0> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<1>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<0>_4845 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<1> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<1>_4847 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<1>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<0>_4845 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<1> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<1> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<2>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<1>_4847 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<2> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<2>_4849 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<2>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<1>_4847 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<2> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<2> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<3>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<2>_4849 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<3> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<3>_4851 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<3>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<2>_4849 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<3> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<3> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<4>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<3>_4851 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<4> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<4>_4853 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<4>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<3>_4851 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<4> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<4> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<5>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<4>_4853 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<5> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<5>_4855 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<5>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<4>_4853 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<5> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<5> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<6>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<5>_4855 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<6> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<6>_4857 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<6>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<5>_4855 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<6> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<6> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<7>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<6>_4857 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<7> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<7>_4859 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<7>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<6>_4857 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<7> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<7> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<8>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<7>_4859 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<8> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<8>_4861 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<8>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<7>_4859 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<8> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<8> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<9>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<8>_4861 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<9> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<9>_4863 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<9>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<8>_4861 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<9> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<9> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<10>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<9>_4863 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<10> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<10>_4865 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<10>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<9>_4863 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<10> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<10> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<11>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<10>_4865 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<11> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<11>_4867 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<11>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<10>_4865 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<11> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<11> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<12>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<11>_4867 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<12> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<12>_4869 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<12>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<11>_4867 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<12> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<12> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<13>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<12>_4869 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<13> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<13>_4871 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<13>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<12>_4869 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<13> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<13> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<14>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<13>_4871 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<14> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<14>_4873 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<14>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<13>_4871 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<14> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<14> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<15>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<14>_4873 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<15> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<15>_4875 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<15>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<14>_4873 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<15> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<15> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<16>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<15>_4875 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<16> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<16>_4877 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<16>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<15>_4875 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<16> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<16> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<17>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<16>_4877 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<17> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<17>_4879 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<17>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<16>_4877 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<17> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<17> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<18>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<17>_4879 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<18> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<18>_4881 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<18>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<17>_4879 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<18> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<18> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<19>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<18>_4881 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<19> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<19>_4883 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<19>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<18>_4881 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<19> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<19> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<20>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<19>_4883 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<20> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<20>_4885 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<20>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<19>_4883 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<20> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<20> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<21>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<20>_4885 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<21> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<21>_4887 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<21>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<20>_4885 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<21> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<21> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<22>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<21>_4887 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<22> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<22>_4889 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<22>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<21>_4887 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<22> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<22> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<23>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<22>_4889 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<23> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<23>_4891 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<23>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<22>_4889 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<23> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<23> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<24>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<23>_4891 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<24> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<24>_4893 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<24>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<23>_4891 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<24> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<24> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<25>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<24>_4893 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<25> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<25>_4895 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<25>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<24>_4893 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<25> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<25> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<26>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<25>_4895 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<26> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<26>_4897 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<26>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<25>_4895 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<26> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<26> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<27>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<26>_4897 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<27> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<27>_4899 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<27>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<26>_4897 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<27> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<27> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<28>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<27>_4899 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<28> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<28>_4901 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<28>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<27>_4899 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<28> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<28> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<29>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<28>_4901 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<29> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<29>_4903 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<29>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<28>_4901 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<29> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<29> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<30>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<29>_4903 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<30> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<30>_4905 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<30>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<29>_4903 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<30> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<30> )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<31>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<30>_4905 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<31> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine0_row[2]),
    .I1(basesoc_sdram_bankmachine0_row[1]),
    .I2(basesoc_sdram_bankmachine0_row[0]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine0_row[5]),
    .I1(basesoc_sdram_bankmachine0_row[4]),
    .I2(basesoc_sdram_bankmachine0_row[3]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine0_row[8]),
    .I1(basesoc_sdram_bankmachine0_row[7]),
    .I2(basesoc_sdram_bankmachine0_row[6]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine0_row[11]),
    .I1(basesoc_sdram_bankmachine0_row[10]),
    .I2(basesoc_sdram_bankmachine0_row[9]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine0_row[13]),
    .I1(basesoc_sdram_bankmachine0_row[12]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine0_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine1_row[2]),
    .I1(basesoc_sdram_bankmachine1_row[1]),
    .I2(basesoc_sdram_bankmachine1_row[0]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine1_row[5]),
    .I1(basesoc_sdram_bankmachine1_row[4]),
    .I2(basesoc_sdram_bankmachine1_row[3]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine1_row[8]),
    .I1(basesoc_sdram_bankmachine1_row[7]),
    .I2(basesoc_sdram_bankmachine1_row[6]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine1_row[11]),
    .I1(basesoc_sdram_bankmachine1_row[10]),
    .I2(basesoc_sdram_bankmachine1_row[9]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine1_row[13]),
    .I1(basesoc_sdram_bankmachine1_row[12]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine1_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine2_row[2]),
    .I1(basesoc_sdram_bankmachine2_row[1]),
    .I2(basesoc_sdram_bankmachine2_row[0]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine2_row[5]),
    .I1(basesoc_sdram_bankmachine2_row[4]),
    .I2(basesoc_sdram_bankmachine2_row[3]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine2_row[8]),
    .I1(basesoc_sdram_bankmachine2_row[7]),
    .I2(basesoc_sdram_bankmachine2_row[6]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine2_row[11]),
    .I1(basesoc_sdram_bankmachine2_row[10]),
    .I2(basesoc_sdram_bankmachine2_row[9]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine2_row[13]),
    .I1(basesoc_sdram_bankmachine2_row[12]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine2_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine3_row[2]),
    .I1(basesoc_sdram_bankmachine3_row[1]),
    .I2(basesoc_sdram_bankmachine3_row[0]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine3_row[5]),
    .I1(basesoc_sdram_bankmachine3_row[4]),
    .I2(basesoc_sdram_bankmachine3_row[3]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine3_row[8]),
    .I1(basesoc_sdram_bankmachine3_row[7]),
    .I2(basesoc_sdram_bankmachine3_row[6]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine3_row[11]),
    .I1(basesoc_sdram_bankmachine3_row[10]),
    .I2(basesoc_sdram_bankmachine3_row[9]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine3_row[13]),
    .I1(basesoc_sdram_bankmachine3_row[12]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine3_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine4_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine4_row[2]),
    .I1(basesoc_sdram_bankmachine4_row[1]),
    .I2(basesoc_sdram_bankmachine4_row[0]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine4_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine4_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine4_row[5]),
    .I1(basesoc_sdram_bankmachine4_row[4]),
    .I2(basesoc_sdram_bankmachine4_row[3]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine4_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine4_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine4_row[8]),
    .I1(basesoc_sdram_bankmachine4_row[7]),
    .I2(basesoc_sdram_bankmachine4_row[6]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine4_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine4_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine4_row[11]),
    .I1(basesoc_sdram_bankmachine4_row[10]),
    .I2(basesoc_sdram_bankmachine4_row[9]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine4_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine4_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine4_row[13]),
    .I1(basesoc_sdram_bankmachine4_row[12]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine4_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine4_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine5_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine5_row[2]),
    .I1(basesoc_sdram_bankmachine5_row[1]),
    .I2(basesoc_sdram_bankmachine5_row[0]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine5_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine5_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine5_row[5]),
    .I1(basesoc_sdram_bankmachine5_row[4]),
    .I2(basesoc_sdram_bankmachine5_row[3]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine5_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine5_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine5_row[8]),
    .I1(basesoc_sdram_bankmachine5_row[7]),
    .I2(basesoc_sdram_bankmachine5_row[6]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine5_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine5_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine5_row[11]),
    .I1(basesoc_sdram_bankmachine5_row[10]),
    .I2(basesoc_sdram_bankmachine5_row[9]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine5_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine5_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine5_row[13]),
    .I1(basesoc_sdram_bankmachine5_row[12]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine5_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine5_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine6_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine6_row[2]),
    .I1(basesoc_sdram_bankmachine6_row[1]),
    .I2(basesoc_sdram_bankmachine6_row[0]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine6_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine6_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine6_row[5]),
    .I1(basesoc_sdram_bankmachine6_row[4]),
    .I2(basesoc_sdram_bankmachine6_row[3]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine6_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine6_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine6_row[8]),
    .I1(basesoc_sdram_bankmachine6_row[7]),
    .I2(basesoc_sdram_bankmachine6_row[6]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine6_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine6_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine6_row[11]),
    .I1(basesoc_sdram_bankmachine6_row[10]),
    .I2(basesoc_sdram_bankmachine6_row[9]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine6_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine6_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine6_row[13]),
    .I1(basesoc_sdram_bankmachine6_row[12]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine6_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine6_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine7_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine7_row[2]),
    .I1(basesoc_sdram_bankmachine7_row[1]),
    .I2(basesoc_sdram_bankmachine7_row[0]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine7_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine7_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine7_row[5]),
    .I1(basesoc_sdram_bankmachine7_row[4]),
    .I2(basesoc_sdram_bankmachine7_row[3]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine7_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine7_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine7_row[8]),
    .I1(basesoc_sdram_bankmachine7_row[7]),
    .I2(basesoc_sdram_bankmachine7_row[6]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine7_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine7_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine7_row[11]),
    .I1(basesoc_sdram_bankmachine7_row[10]),
    .I2(basesoc_sdram_bankmachine7_row[9]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine7_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine7_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine7_row[13]),
    .I1(basesoc_sdram_bankmachine7_row[12]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine7_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine7_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<0>_4997 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<0>_4997 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<0>_4998 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<1>_4999 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<0>_4998 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<1>_4999 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<1>_5000 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<2>_5001 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<1>_5000 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<2>_5001 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<2>_5002 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<3>_5003 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<2>_5002 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<3>_5003 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<3>_5004 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<4>_5005 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<3>_5004 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<4>_5005 )
,
    .O
(\basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<0>_5006 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<0>_5006 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<0>_5007 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<1>_5008 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<0>_5007 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<1>_5008 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<1>_5009 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<2>_5010 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<1>_5009 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<2>_5010 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<2>_5011 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<3>_5012 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<2>_5011 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<3>_5012 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<3>_5013 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<4>_5014 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<3>_5013 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<4>_5014 )
,
    .O
(\basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<0>_5015 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<0>_5015 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<0>_5016 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<1>_5017 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<0>_5016 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<1>_5017 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<1>_5018 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<2>_5019 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<1>_5018 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<2>_5019 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<2>_5020 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<3>_5021 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<2>_5020 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<3>_5021 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<3>_5022 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<4>_5023 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<3>_5022 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<4>_5023 )
,
    .O
(\basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<0>_5024 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<0>_5024 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<0>_5025 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<1>_5026 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<0>_5025 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<1>_5026 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<1>_5027 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<2>_5028 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<1>_5027 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<2>_5028 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<2>_5029 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<3>_5030 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<2>_5029 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<3>_5030 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<3>_5031 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<4>_5032 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<3>_5031 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<4>_5032 )
,
    .O
(\basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[8]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[9]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[10]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<0>_5033 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<0>_5033 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<0>_5034 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[11]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[12]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[13]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<1>_5035 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<0>_5034 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<1>_5035 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<1>_5036 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[14]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[15]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[16]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<2>_5037 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<1>_5036 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<2>_5037 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<2>_5038 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[17]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[18]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[19]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<3>_5039 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<2>_5038 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<3>_5039 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<3>_5040 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[20]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[21]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<4>_5041 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<3>_5040 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<4>_5041 )
,
    .O
(\basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[8]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[9]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[10]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<0>_5042 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<0>_5042 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<0>_5043 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[11]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[12]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[13]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<1>_5044 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<0>_5043 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<1>_5044 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<1>_5045 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[14]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[15]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[16]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<2>_5046 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<1>_5045 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<2>_5046 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<2>_5047 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[17]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[18]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[19]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<3>_5048 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<2>_5047 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<3>_5048 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<3>_5049 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[20]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[21]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<4>_5050 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<3>_5049 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<4>_5050 )
,
    .O
(\basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[8]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[9]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[10]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<0>_5051 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<0>_5051 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<0>_5052 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[11]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[12]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[13]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<1>_5053 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<0>_5052 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<1>_5053 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<1>_5054 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[14]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[15]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[16]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<2>_5055 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<1>_5054 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<2>_5055 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<2>_5056 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[17]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[18]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[19]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<3>_5057 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<2>_5056 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<3>_5057 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<3>_5058 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[20]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[21]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<4>_5059 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<3>_5058 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<4>_5059 )
,
    .O
(\basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[8]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[9]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[10]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<0>_5060 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<0>_5060 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<0>_5061 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[11]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[12]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[13]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<1>_5062 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<0>_5061 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<1>_5062 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<1>_5063 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[14]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[15]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[16]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<2>_5064 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<1>_5063 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<2>_5064 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<2>_5065 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[17]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[18]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[19]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<3>_5066 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<2>_5065 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<3>_5066 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<3>_5067 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[20]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[21]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<4>_5068 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<3>_5067 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<4>_5068 )
,
    .O
(\basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o )

  );
  MUXCY   \Madd_n6131_cy<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6131_lut[2] ),
    .O(Madd_n6131_cy[2])
  );
  XORCY   \Madd_n6131_xor<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\Madd_n6131_lut[2] ),
    .O(n6131[2])
  );
  MUXCY   \Madd_n6131_cy<3>  (
    .CI(Madd_n6131_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6131_cy<3>_rt_8674 ),
    .O(Madd_n6131_cy[3])
  );
  XORCY   \Madd_n6131_xor<3>  (
    .CI(Madd_n6131_cy[2]),
    .LI(\Madd_n6131_cy<3>_rt_8674 ),
    .O(n6131[3])
  );
  MUXCY   \Madd_n6131_cy<4>  (
    .CI(Madd_n6131_cy[3]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6131_lut[4] ),
    .O(Madd_n6131_cy[4])
  );
  XORCY   \Madd_n6131_xor<4>  (
    .CI(Madd_n6131_cy[3]),
    .LI(\Madd_n6131_lut[4] ),
    .O(n6131[4])
  );
  MUXCY   \Madd_n6131_cy<5>  (
    .CI(Madd_n6131_cy[4]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6131_lut[5] ),
    .O(Madd_n6131_cy[5])
  );
  XORCY   \Madd_n6131_xor<5>  (
    .CI(Madd_n6131_cy[4]),
    .LI(\Madd_n6131_lut[5] ),
    .O(n6131[5])
  );
  MUXCY   \Madd_n6131_cy<6>  (
    .CI(Madd_n6131_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6131_cy<6>_rt_8675 ),
    .O(Madd_n6131_cy[6])
  );
  XORCY   \Madd_n6131_xor<6>  (
    .CI(Madd_n6131_cy[5]),
    .LI(\Madd_n6131_cy<6>_rt_8675 ),
    .O(n6131[6])
  );
  MUXCY   \Madd_n6131_cy<7>  (
    .CI(Madd_n6131_cy[6]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6131_lut[7] ),
    .O(Madd_n6131_cy[7])
  );
  XORCY   \Madd_n6131_xor<7>  (
    .CI(Madd_n6131_cy[6]),
    .LI(\Madd_n6131_lut[7] ),
    .O(n6131[7])
  );
  MUXCY   \Madd_n6131_cy<8>  (
    .CI(Madd_n6131_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6131_cy<8>_rt_8676 ),
    .O(Madd_n6131_cy[8])
  );
  XORCY   \Madd_n6131_xor<8>  (
    .CI(Madd_n6131_cy[7]),
    .LI(\Madd_n6131_cy<8>_rt_8676 ),
    .O(n6131[8])
  );
  MUXCY   \Madd_n6131_cy<9>  (
    .CI(Madd_n6131_cy[8]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6131_lut[9] ),
    .O(Madd_n6131_cy[9])
  );
  XORCY   \Madd_n6131_xor<9>  (
    .CI(Madd_n6131_cy[8]),
    .LI(\Madd_n6131_lut[9] ),
    .O(n6131[9])
  );
  MUXCY   \Madd_n6131_cy<10>  (
    .CI(Madd_n6131_cy[9]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6131_lut[10] ),
    .O(Madd_n6131_cy[10])
  );
  XORCY   \Madd_n6131_xor<10>  (
    .CI(Madd_n6131_cy[9]),
    .LI(\Madd_n6131_lut[10] ),
    .O(n6131[10])
  );
  MUXCY   \Madd_n6131_cy<11>  (
    .CI(Madd_n6131_cy[10]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6131_lut[11] ),
    .O(Madd_n6131_cy[11])
  );
  XORCY   \Madd_n6131_xor<11>  (
    .CI(Madd_n6131_cy[10]),
    .LI(\Madd_n6131_lut[11] ),
    .O(n6131[11])
  );
  MUXCY   \Madd_n6131_cy<12>  (
    .CI(Madd_n6131_cy[11]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6131_lut[12] ),
    .O(Madd_n6131_cy[12])
  );
  XORCY   \Madd_n6131_xor<12>  (
    .CI(Madd_n6131_cy[11]),
    .LI(\Madd_n6131_lut[12] ),
    .O(n6131[12])
  );
  MUXCY   \Madd_n6131_cy<13>  (
    .CI(Madd_n6131_cy[12]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6131_lut[13] ),
    .O(Madd_n6131_cy[13])
  );
  XORCY   \Madd_n6131_xor<13>  (
    .CI(Madd_n6131_cy[12]),
    .LI(\Madd_n6131_lut[13] ),
    .O(n6131[13])
  );
  MUXCY   \Madd_n6131_cy<14>  (
    .CI(Madd_n6131_cy[13]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6131_lut[14] ),
    .O(Madd_n6131_cy[14])
  );
  XORCY   \Madd_n6131_xor<14>  (
    .CI(Madd_n6131_cy[13]),
    .LI(\Madd_n6131_lut[14] ),
    .O(n6131[14])
  );
  MUXCY   \Madd_n6131_cy<15>  (
    .CI(Madd_n6131_cy[14]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6131_lut[15] ),
    .O(Madd_n6131_cy[15])
  );
  XORCY   \Madd_n6131_xor<15>  (
    .CI(Madd_n6131_cy[14]),
    .LI(\Madd_n6131_lut[15] ),
    .O(n6131[15])
  );
  MUXCY   \Madd_n6131_cy<16>  (
    .CI(Madd_n6131_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6131_cy<16>_rt_8677 ),
    .O(Madd_n6131_cy[16])
  );
  XORCY   \Madd_n6131_xor<16>  (
    .CI(Madd_n6131_cy[15]),
    .LI(\Madd_n6131_cy<16>_rt_8677 ),
    .O(n6131[16])
  );
  MUXCY   \Madd_n6131_cy<17>  (
    .CI(Madd_n6131_cy[16]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6131_lut[17] ),
    .O(Madd_n6131_cy[17])
  );
  XORCY   \Madd_n6131_xor<17>  (
    .CI(Madd_n6131_cy[16]),
    .LI(\Madd_n6131_lut[17] ),
    .O(n6131[17])
  );
  MUXCY   \Madd_n6131_cy<18>  (
    .CI(Madd_n6131_cy[17]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6131_lut[18] ),
    .O(Madd_n6131_cy[18])
  );
  XORCY   \Madd_n6131_xor<18>  (
    .CI(Madd_n6131_cy[17]),
    .LI(\Madd_n6131_lut[18] ),
    .O(n6131[18])
  );
  MUXCY   \Madd_n6131_cy<19>  (
    .CI(Madd_n6131_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6131_cy<19>_rt_8678 ),
    .O(Madd_n6131_cy[19])
  );
  XORCY   \Madd_n6131_xor<19>  (
    .CI(Madd_n6131_cy[18]),
    .LI(\Madd_n6131_cy<19>_rt_8678 ),
    .O(n6131[19])
  );
  MUXCY   \Madd_n6131_cy<20>  (
    .CI(Madd_n6131_cy[19]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6131_lut[20] ),
    .O(Madd_n6131_cy[20])
  );
  XORCY   \Madd_n6131_xor<20>  (
    .CI(Madd_n6131_cy[19]),
    .LI(\Madd_n6131_lut[20] ),
    .O(n6131[20])
  );
  MUXCY   \Madd_n6131_cy<21>  (
    .CI(Madd_n6131_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6131_cy<21>_rt_8679 ),
    .O(Madd_n6131_cy[21])
  );
  XORCY   \Madd_n6131_xor<21>  (
    .CI(Madd_n6131_cy[20]),
    .LI(\Madd_n6131_cy<21>_rt_8679 ),
    .O(n6131[21])
  );
  MUXCY   \Madd_n6131_cy<22>  (
    .CI(Madd_n6131_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6131_cy<22>_rt_8680 ),
    .O(Madd_n6131_cy[22])
  );
  XORCY   \Madd_n6131_xor<22>  (
    .CI(Madd_n6131_cy[21]),
    .LI(\Madd_n6131_cy<22>_rt_8680 ),
    .O(n6131[22])
  );
  MUXCY   \Madd_n6131_cy<23>  (
    .CI(Madd_n6131_cy[22]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6131_lut[23] ),
    .O(Madd_n6131_cy[23])
  );
  XORCY   \Madd_n6131_xor<23>  (
    .CI(Madd_n6131_cy[22]),
    .LI(\Madd_n6131_lut[23] ),
    .O(n6131[23])
  );
  MUXCY   \Madd_n6131_cy<24>  (
    .CI(Madd_n6131_cy[23]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6131_cy<24>_rt_8681 ),
    .O(Madd_n6131_cy[24])
  );
  XORCY   \Madd_n6131_xor<24>  (
    .CI(Madd_n6131_cy[23]),
    .LI(\Madd_n6131_cy<24>_rt_8681 ),
    .O(n6131[24])
  );
  MUXCY   \Madd_n6131_cy<25>  (
    .CI(Madd_n6131_cy[24]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6131_cy<25>_rt_8682 ),
    .O(Madd_n6131_cy[25])
  );
  XORCY   \Madd_n6131_xor<25>  (
    .CI(Madd_n6131_cy[24]),
    .LI(\Madd_n6131_cy<25>_rt_8682 ),
    .O(n6131[25])
  );
  MUXCY   \Madd_n6131_cy<26>  (
    .CI(Madd_n6131_cy[25]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6131_cy<26>_rt_8683 ),
    .O(Madd_n6131_cy[26])
  );
  XORCY   \Madd_n6131_xor<26>  (
    .CI(Madd_n6131_cy[25]),
    .LI(\Madd_n6131_cy<26>_rt_8683 ),
    .O(n6131[26])
  );
  MUXCY   \Madd_n6131_cy<27>  (
    .CI(Madd_n6131_cy[26]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6131_cy<27>_rt_8684 ),
    .O(Madd_n6131_cy[27])
  );
  XORCY   \Madd_n6131_xor<27>  (
    .CI(Madd_n6131_cy[26]),
    .LI(\Madd_n6131_cy<27>_rt_8684 ),
    .O(n6131[27])
  );
  MUXCY   \Madd_n6131_cy<28>  (
    .CI(Madd_n6131_cy[27]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6131_cy<28>_rt_8685 ),
    .O(Madd_n6131_cy[28])
  );
  XORCY   \Madd_n6131_xor<28>  (
    .CI(Madd_n6131_cy[27]),
    .LI(\Madd_n6131_cy<28>_rt_8685 ),
    .O(n6131[28])
  );
  MUXCY   \Madd_n6131_cy<29>  (
    .CI(Madd_n6131_cy[28]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6131_cy<29>_rt_8686 ),
    .O(Madd_n6131_cy[29])
  );
  XORCY   \Madd_n6131_xor<29>  (
    .CI(Madd_n6131_cy[28]),
    .LI(\Madd_n6131_cy<29>_rt_8686 ),
    .O(n6131[29])
  );
  MUXCY   \Madd_n6131_cy<30>  (
    .CI(Madd_n6131_cy[29]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6131_cy<30>_rt_8687 ),
    .O(Madd_n6131_cy[30])
  );
  XORCY   \Madd_n6131_xor<30>  (
    .CI(Madd_n6131_cy[29]),
    .LI(\Madd_n6131_cy<30>_rt_8687 ),
    .O(n6131[30])
  );
  MUXCY   \Madd_n6131_cy<31>  (
    .CI(Madd_n6131_cy[30]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6131_cy<31>_rt_8688 ),
    .O(Madd_n6131_cy[31])
  );
  XORCY   \Madd_n6131_xor<31>  (
    .CI(Madd_n6131_cy[30]),
    .LI(\Madd_n6131_cy<31>_rt_8688 ),
    .O(n6131[31])
  );
  MUXCY   \Madd_n6127_cy<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6127_lut[2] ),
    .O(Madd_n6127_cy[2])
  );
  XORCY   \Madd_n6127_xor<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\Madd_n6127_lut[2] ),
    .O(n6127[2])
  );
  MUXCY   \Madd_n6127_cy<3>  (
    .CI(Madd_n6127_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6127_cy<3>_rt_8689 ),
    .O(Madd_n6127_cy[3])
  );
  XORCY   \Madd_n6127_xor<3>  (
    .CI(Madd_n6127_cy[2]),
    .LI(\Madd_n6127_cy<3>_rt_8689 ),
    .O(n6127[3])
  );
  MUXCY   \Madd_n6127_cy<4>  (
    .CI(Madd_n6127_cy[3]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6127_lut[4] ),
    .O(Madd_n6127_cy[4])
  );
  XORCY   \Madd_n6127_xor<4>  (
    .CI(Madd_n6127_cy[3]),
    .LI(\Madd_n6127_lut[4] ),
    .O(n6127[4])
  );
  MUXCY   \Madd_n6127_cy<5>  (
    .CI(Madd_n6127_cy[4]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6127_lut[5] ),
    .O(Madd_n6127_cy[5])
  );
  XORCY   \Madd_n6127_xor<5>  (
    .CI(Madd_n6127_cy[4]),
    .LI(\Madd_n6127_lut[5] ),
    .O(n6127[5])
  );
  MUXCY   \Madd_n6127_cy<6>  (
    .CI(Madd_n6127_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6127_cy<6>_rt_8690 ),
    .O(Madd_n6127_cy[6])
  );
  XORCY   \Madd_n6127_xor<6>  (
    .CI(Madd_n6127_cy[5]),
    .LI(\Madd_n6127_cy<6>_rt_8690 ),
    .O(n6127[6])
  );
  MUXCY   \Madd_n6127_cy<7>  (
    .CI(Madd_n6127_cy[6]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6127_lut[7] ),
    .O(Madd_n6127_cy[7])
  );
  XORCY   \Madd_n6127_xor<7>  (
    .CI(Madd_n6127_cy[6]),
    .LI(\Madd_n6127_lut[7] ),
    .O(n6127[7])
  );
  MUXCY   \Madd_n6127_cy<8>  (
    .CI(Madd_n6127_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6127_cy<8>_rt_8691 ),
    .O(Madd_n6127_cy[8])
  );
  XORCY   \Madd_n6127_xor<8>  (
    .CI(Madd_n6127_cy[7]),
    .LI(\Madd_n6127_cy<8>_rt_8691 ),
    .O(n6127[8])
  );
  MUXCY   \Madd_n6127_cy<9>  (
    .CI(Madd_n6127_cy[8]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6127_lut[9] ),
    .O(Madd_n6127_cy[9])
  );
  XORCY   \Madd_n6127_xor<9>  (
    .CI(Madd_n6127_cy[8]),
    .LI(\Madd_n6127_lut[9] ),
    .O(n6127[9])
  );
  MUXCY   \Madd_n6127_cy<10>  (
    .CI(Madd_n6127_cy[9]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6127_lut[10] ),
    .O(Madd_n6127_cy[10])
  );
  XORCY   \Madd_n6127_xor<10>  (
    .CI(Madd_n6127_cy[9]),
    .LI(\Madd_n6127_lut[10] ),
    .O(n6127[10])
  );
  MUXCY   \Madd_n6127_cy<11>  (
    .CI(Madd_n6127_cy[10]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6127_lut[11] ),
    .O(Madd_n6127_cy[11])
  );
  XORCY   \Madd_n6127_xor<11>  (
    .CI(Madd_n6127_cy[10]),
    .LI(\Madd_n6127_lut[11] ),
    .O(n6127[11])
  );
  MUXCY   \Madd_n6127_cy<12>  (
    .CI(Madd_n6127_cy[11]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6127_lut[12] ),
    .O(Madd_n6127_cy[12])
  );
  XORCY   \Madd_n6127_xor<12>  (
    .CI(Madd_n6127_cy[11]),
    .LI(\Madd_n6127_lut[12] ),
    .O(n6127[12])
  );
  MUXCY   \Madd_n6127_cy<13>  (
    .CI(Madd_n6127_cy[12]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6127_lut[13] ),
    .O(Madd_n6127_cy[13])
  );
  XORCY   \Madd_n6127_xor<13>  (
    .CI(Madd_n6127_cy[12]),
    .LI(\Madd_n6127_lut[13] ),
    .O(n6127[13])
  );
  MUXCY   \Madd_n6127_cy<14>  (
    .CI(Madd_n6127_cy[13]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6127_lut[14] ),
    .O(Madd_n6127_cy[14])
  );
  XORCY   \Madd_n6127_xor<14>  (
    .CI(Madd_n6127_cy[13]),
    .LI(\Madd_n6127_lut[14] ),
    .O(n6127[14])
  );
  MUXCY   \Madd_n6127_cy<15>  (
    .CI(Madd_n6127_cy[14]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6127_lut[15] ),
    .O(Madd_n6127_cy[15])
  );
  XORCY   \Madd_n6127_xor<15>  (
    .CI(Madd_n6127_cy[14]),
    .LI(\Madd_n6127_lut[15] ),
    .O(n6127[15])
  );
  MUXCY   \Madd_n6127_cy<16>  (
    .CI(Madd_n6127_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6127_cy<16>_rt_8692 ),
    .O(Madd_n6127_cy[16])
  );
  XORCY   \Madd_n6127_xor<16>  (
    .CI(Madd_n6127_cy[15]),
    .LI(\Madd_n6127_cy<16>_rt_8692 ),
    .O(n6127[16])
  );
  MUXCY   \Madd_n6127_cy<17>  (
    .CI(Madd_n6127_cy[16]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6127_lut[17] ),
    .O(Madd_n6127_cy[17])
  );
  XORCY   \Madd_n6127_xor<17>  (
    .CI(Madd_n6127_cy[16]),
    .LI(\Madd_n6127_lut[17] ),
    .O(n6127[17])
  );
  MUXCY   \Madd_n6127_cy<18>  (
    .CI(Madd_n6127_cy[17]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6127_lut[18] ),
    .O(Madd_n6127_cy[18])
  );
  XORCY   \Madd_n6127_xor<18>  (
    .CI(Madd_n6127_cy[17]),
    .LI(\Madd_n6127_lut[18] ),
    .O(n6127[18])
  );
  MUXCY   \Madd_n6127_cy<19>  (
    .CI(Madd_n6127_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6127_cy<19>_rt_8693 ),
    .O(Madd_n6127_cy[19])
  );
  XORCY   \Madd_n6127_xor<19>  (
    .CI(Madd_n6127_cy[18]),
    .LI(\Madd_n6127_cy<19>_rt_8693 ),
    .O(n6127[19])
  );
  MUXCY   \Madd_n6127_cy<20>  (
    .CI(Madd_n6127_cy[19]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6127_lut[20] ),
    .O(Madd_n6127_cy[20])
  );
  XORCY   \Madd_n6127_xor<20>  (
    .CI(Madd_n6127_cy[19]),
    .LI(\Madd_n6127_lut[20] ),
    .O(n6127[20])
  );
  MUXCY   \Madd_n6127_cy<21>  (
    .CI(Madd_n6127_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6127_cy<21>_rt_8694 ),
    .O(Madd_n6127_cy[21])
  );
  XORCY   \Madd_n6127_xor<21>  (
    .CI(Madd_n6127_cy[20]),
    .LI(\Madd_n6127_cy<21>_rt_8694 ),
    .O(n6127[21])
  );
  MUXCY   \Madd_n6127_cy<22>  (
    .CI(Madd_n6127_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6127_cy<22>_rt_8695 ),
    .O(Madd_n6127_cy[22])
  );
  XORCY   \Madd_n6127_xor<22>  (
    .CI(Madd_n6127_cy[21]),
    .LI(\Madd_n6127_cy<22>_rt_8695 ),
    .O(n6127[22])
  );
  MUXCY   \Madd_n6127_cy<23>  (
    .CI(Madd_n6127_cy[22]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6127_lut[23] ),
    .O(Madd_n6127_cy[23])
  );
  XORCY   \Madd_n6127_xor<23>  (
    .CI(Madd_n6127_cy[22]),
    .LI(\Madd_n6127_lut[23] ),
    .O(n6127[23])
  );
  MUXCY   \Madd_n6127_cy<24>  (
    .CI(Madd_n6127_cy[23]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6127_cy<24>_rt_8696 ),
    .O(Madd_n6127_cy[24])
  );
  XORCY   \Madd_n6127_xor<24>  (
    .CI(Madd_n6127_cy[23]),
    .LI(\Madd_n6127_cy<24>_rt_8696 ),
    .O(n6127[24])
  );
  MUXCY   \Madd_n6127_cy<25>  (
    .CI(Madd_n6127_cy[24]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6127_cy<25>_rt_8697 ),
    .O(Madd_n6127_cy[25])
  );
  XORCY   \Madd_n6127_xor<25>  (
    .CI(Madd_n6127_cy[24]),
    .LI(\Madd_n6127_cy<25>_rt_8697 ),
    .O(n6127[25])
  );
  MUXCY   \Madd_n6127_cy<26>  (
    .CI(Madd_n6127_cy[25]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6127_cy<26>_rt_8698 ),
    .O(Madd_n6127_cy[26])
  );
  XORCY   \Madd_n6127_xor<26>  (
    .CI(Madd_n6127_cy[25]),
    .LI(\Madd_n6127_cy<26>_rt_8698 ),
    .O(n6127[26])
  );
  MUXCY   \Madd_n6127_cy<27>  (
    .CI(Madd_n6127_cy[26]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6127_cy<27>_rt_8699 ),
    .O(Madd_n6127_cy[27])
  );
  XORCY   \Madd_n6127_xor<27>  (
    .CI(Madd_n6127_cy[26]),
    .LI(\Madd_n6127_cy<27>_rt_8699 ),
    .O(n6127[27])
  );
  MUXCY   \Madd_n6127_cy<28>  (
    .CI(Madd_n6127_cy[27]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6127_cy<28>_rt_8700 ),
    .O(Madd_n6127_cy[28])
  );
  XORCY   \Madd_n6127_xor<28>  (
    .CI(Madd_n6127_cy[27]),
    .LI(\Madd_n6127_cy<28>_rt_8700 ),
    .O(n6127[28])
  );
  MUXCY   \Madd_n6127_cy<29>  (
    .CI(Madd_n6127_cy[28]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6127_cy<29>_rt_8701 ),
    .O(Madd_n6127_cy[29])
  );
  XORCY   \Madd_n6127_xor<29>  (
    .CI(Madd_n6127_cy[28]),
    .LI(\Madd_n6127_cy<29>_rt_8701 ),
    .O(n6127[29])
  );
  MUXCY   \Madd_n6127_cy<30>  (
    .CI(Madd_n6127_cy[29]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6127_cy<30>_rt_8702 ),
    .O(Madd_n6127_cy[30])
  );
  XORCY   \Madd_n6127_xor<30>  (
    .CI(Madd_n6127_cy[29]),
    .LI(\Madd_n6127_cy<30>_rt_8702 ),
    .O(n6127[30])
  );
  MUXCY   \Madd_n6127_cy<31>  (
    .CI(Madd_n6127_cy[30]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6127_cy<31>_rt_8703 ),
    .O(Madd_n6127_cy[31])
  );
  XORCY   \Madd_n6127_xor<31>  (
    .CI(Madd_n6127_cy[30]),
    .LI(\Madd_n6127_cy<31>_rt_8703 ),
    .O(n6127[31])
  );
  MUXF7   Mmux__n10200_2_f7 (
    .I0(Mmux__n10200_4_5159),
    .I1(Mmux__n10200_3_5160),
    .S(opsis_i2c_counter[2]),
    .O(_n10200)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux__n10200_4 (
    .I0(opsis_i2c_counter[1]),
    .I1(opsis_i2c_counter[0]),
    .I2(opsis_i2c_shift_reg_storage_full[5]),
    .I3(opsis_i2c_shift_reg_storage_full[4]),
    .I4(opsis_i2c_shift_reg_storage_full[6]),
    .I5(opsis_i2c_shift_reg_storage_full[7]),
    .O(Mmux__n10200_4_5159)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux__n10200_3 (
    .I0(opsis_i2c_counter[1]),
    .I1(opsis_i2c_counter[0]),
    .I2(opsis_i2c_shift_reg_storage_full[1]),
    .I3(opsis_i2c_shift_reg_storage_full[0]),
    .I4(opsis_i2c_shift_reg_storage_full[2]),
    .I5(opsis_i2c_shift_reg_storage_full[3]),
    .O(Mmux__n10200_3_5160)
  );
  MUXCY   \Madd_n6203_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Madd_n6203_lut[0]),
    .O(Madd_n6203_cy[0])
  );
  MUXCY   \Madd_n6203_cy<1>  (
    .CI(Madd_n6203_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6203_cy<1>_rt_8704 ),
    .O(Madd_n6203_cy[1])
  );
  MUXCY   \Madd_n6203_cy<2>  (
    .CI(Madd_n6203_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6203_cy<2>_rt_8705 ),
    .O(Madd_n6203_cy[2])
  );
  MUXCY   \Madd_n6203_cy<3>  (
    .CI(Madd_n6203_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6203_cy<3>_rt_8706 ),
    .O(Madd_n6203_cy[3])
  );
  XORCY   \Madd_n6203_xor<3>  (
    .CI(Madd_n6203_cy[2]),
    .LI(\Madd_n6203_cy<3>_rt_8706 ),
    .O(n6203[3])
  );
  MUXCY   \Madd_n6203_cy<4>  (
    .CI(Madd_n6203_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6203_cy<4>_rt_8707 ),
    .O(Madd_n6203_cy[4])
  );
  XORCY   \Madd_n6203_xor<4>  (
    .CI(Madd_n6203_cy[3]),
    .LI(\Madd_n6203_cy<4>_rt_8707 ),
    .O(n6203[4])
  );
  MUXCY   \Madd_n6203_cy<5>  (
    .CI(Madd_n6203_cy[4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6203_cy<5>_rt_8708 ),
    .O(Madd_n6203_cy[5])
  );
  XORCY   \Madd_n6203_xor<5>  (
    .CI(Madd_n6203_cy[4]),
    .LI(\Madd_n6203_cy<5>_rt_8708 ),
    .O(n6203[5])
  );
  MUXCY   \Madd_n6203_cy<6>  (
    .CI(Madd_n6203_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6203_cy<6>_rt_8709 ),
    .O(Madd_n6203_cy[6])
  );
  XORCY   \Madd_n6203_xor<6>  (
    .CI(Madd_n6203_cy[5]),
    .LI(\Madd_n6203_cy<6>_rt_8709 ),
    .O(n6203[6])
  );
  MUXCY   \Madd_n6203_cy<7>  (
    .CI(Madd_n6203_cy[6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6203_cy<7>_rt_8710 ),
    .O(Madd_n6203_cy[7])
  );
  XORCY   \Madd_n6203_xor<7>  (
    .CI(Madd_n6203_cy[6]),
    .LI(\Madd_n6203_cy<7>_rt_8710 ),
    .O(n6203[7])
  );
  MUXCY   \Madd_n6203_cy<8>  (
    .CI(Madd_n6203_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6203_cy<8>_rt_8711 ),
    .O(Madd_n6203_cy[8])
  );
  XORCY   \Madd_n6203_xor<8>  (
    .CI(Madd_n6203_cy[7]),
    .LI(\Madd_n6203_cy<8>_rt_8711 ),
    .O(n6203[8])
  );
  MUXCY   \Madd_n6203_cy<9>  (
    .CI(Madd_n6203_cy[8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6203_cy<9>_rt_8712 ),
    .O(Madd_n6203_cy[9])
  );
  XORCY   \Madd_n6203_xor<9>  (
    .CI(Madd_n6203_cy[8]),
    .LI(\Madd_n6203_cy<9>_rt_8712 ),
    .O(n6203[9])
  );
  MUXCY   \Madd_n6203_cy<10>  (
    .CI(Madd_n6203_cy[9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6203_cy<10>_rt_8713 ),
    .O(Madd_n6203_cy[10])
  );
  XORCY   \Madd_n6203_xor<10>  (
    .CI(Madd_n6203_cy[9]),
    .LI(\Madd_n6203_cy<10>_rt_8713 ),
    .O(n6203[10])
  );
  MUXCY   \Madd_n6203_cy<11>  (
    .CI(Madd_n6203_cy[10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6203_cy<11>_rt_8714 ),
    .O(Madd_n6203_cy[11])
  );
  XORCY   \Madd_n6203_xor<11>  (
    .CI(Madd_n6203_cy[10]),
    .LI(\Madd_n6203_cy<11>_rt_8714 ),
    .O(n6203[11])
  );
  MUXCY   \Madd_n6203_cy<12>  (
    .CI(Madd_n6203_cy[11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6203_cy<12>_rt_8715 ),
    .O(Madd_n6203_cy[12])
  );
  XORCY   \Madd_n6203_xor<12>  (
    .CI(Madd_n6203_cy[11]),
    .LI(\Madd_n6203_cy<12>_rt_8715 ),
    .O(n6203[12])
  );
  MUXCY   \Madd_n6203_cy<13>  (
    .CI(Madd_n6203_cy[12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6203_cy<13>_rt_8716 ),
    .O(Madd_n6203_cy[13])
  );
  XORCY   \Madd_n6203_xor<13>  (
    .CI(Madd_n6203_cy[12]),
    .LI(\Madd_n6203_cy<13>_rt_8716 ),
    .O(n6203[13])
  );
  MUXCY   \Madd_n6203_cy<14>  (
    .CI(Madd_n6203_cy[13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6203_cy<14>_rt_8717 ),
    .O(Madd_n6203_cy[14])
  );
  XORCY   \Madd_n6203_xor<14>  (
    .CI(Madd_n6203_cy[13]),
    .LI(\Madd_n6203_cy<14>_rt_8717 ),
    .O(n6203[14])
  );
  MUXCY   \Madd_n6203_cy<15>  (
    .CI(Madd_n6203_cy[14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6203_cy<15>_rt_8718 ),
    .O(Madd_n6203_cy[15])
  );
  XORCY   \Madd_n6203_xor<15>  (
    .CI(Madd_n6203_cy[14]),
    .LI(\Madd_n6203_cy<15>_rt_8718 ),
    .O(n6203[15])
  );
  MUXCY   \Madd_n6203_cy<16>  (
    .CI(Madd_n6203_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6203_cy<16>_rt_8719 ),
    .O(Madd_n6203_cy[16])
  );
  XORCY   \Madd_n6203_xor<16>  (
    .CI(Madd_n6203_cy[15]),
    .LI(\Madd_n6203_cy<16>_rt_8719 ),
    .O(n6203[16])
  );
  MUXCY   \Madd_n6203_cy<17>  (
    .CI(Madd_n6203_cy[16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6203_cy<17>_rt_8720 ),
    .O(Madd_n6203_cy[17])
  );
  XORCY   \Madd_n6203_xor<17>  (
    .CI(Madd_n6203_cy[16]),
    .LI(\Madd_n6203_cy<17>_rt_8720 ),
    .O(n6203[17])
  );
  MUXCY   \Madd_n6203_cy<18>  (
    .CI(Madd_n6203_cy[17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6203_cy<18>_rt_8721 ),
    .O(Madd_n6203_cy[18])
  );
  XORCY   \Madd_n6203_xor<18>  (
    .CI(Madd_n6203_cy[17]),
    .LI(\Madd_n6203_cy<18>_rt_8721 ),
    .O(n6203[18])
  );
  MUXCY   \Madd_n6203_cy<19>  (
    .CI(Madd_n6203_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6203_cy<19>_rt_8722 ),
    .O(Madd_n6203_cy[19])
  );
  XORCY   \Madd_n6203_xor<19>  (
    .CI(Madd_n6203_cy[18]),
    .LI(\Madd_n6203_cy<19>_rt_8722 ),
    .O(n6203[19])
  );
  MUXCY   \Madd_n6203_cy<20>  (
    .CI(Madd_n6203_cy[19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6203_cy<20>_rt_8723 ),
    .O(Madd_n6203_cy[20])
  );
  XORCY   \Madd_n6203_xor<20>  (
    .CI(Madd_n6203_cy[19]),
    .LI(\Madd_n6203_cy<20>_rt_8723 ),
    .O(n6203[20])
  );
  MUXCY   \Madd_n6203_cy<21>  (
    .CI(Madd_n6203_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6203_cy<21>_rt_8724 ),
    .O(Madd_n6203_cy[21])
  );
  XORCY   \Madd_n6203_xor<21>  (
    .CI(Madd_n6203_cy[20]),
    .LI(\Madd_n6203_cy<21>_rt_8724 ),
    .O(n6203[21])
  );
  MUXCY   \Madd_n6203_cy<22>  (
    .CI(Madd_n6203_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6203_cy<22>_rt_8725 ),
    .O(Madd_n6203_cy[22])
  );
  XORCY   \Madd_n6203_xor<22>  (
    .CI(Madd_n6203_cy[21]),
    .LI(\Madd_n6203_cy<22>_rt_8725 ),
    .O(n6203[22])
  );
  MUXCY   \Madd_n6203_cy<23>  (
    .CI(Madd_n6203_cy[22]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6203_cy<23>_rt_8726 ),
    .O(Madd_n6203_cy[23])
  );
  XORCY   \Madd_n6203_xor<23>  (
    .CI(Madd_n6203_cy[22]),
    .LI(\Madd_n6203_cy<23>_rt_8726 ),
    .O(n6203[23])
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux102_8 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux102_133_5223),
    .I2(\basesoc_interface_adr[2] ),
    .I3(mux102_132_5224),
    .I4(mux102_125_5225),
    .O(mux102_8_5222)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[18]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[2]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[10]),
    .I5(basesoc_sdram_bandwidth_nreads_status[2]),
    .O(mux102_133_5223)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux102_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[2]),
    .I3(basesoc_sdram_bandwidth_nreads_status[18]),
    .I4(basesoc_sdram_bandwidth_nreads_status[10]),
    .O(mux102_132_5224)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[26]),
    .I3(basesoc_sdram_phaseinjector3_status[10]),
    .I4(basesoc_sdram_phaseinjector3_status[18]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[2]),
    .O(mux102_125_5225)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux102_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux102_124_5228),
    .I3(mux102_131_5227),
    .I4(mux102_123_5229),
    .I5(mux102_113_5230),
    .O(mux102_71_5226)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_wrdata_storage_full_26_2520),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_10_2536),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_18_2528),
    .I5(basesoc_sdram_phaseinjector3_baddress_storage_full[2]),
    .O(mux102_131_5227)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux102_124 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_command_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector3_address_storage_full_10_2243),
    .I4(basesoc_sdram_phaseinjector3_address_storage_full[2]),
    .O(mux102_124_5228)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[18]),
    .I3(basesoc_sdram_phaseinjector2_status[2]),
    .I4(basesoc_sdram_phaseinjector2_status[10]),
    .I5(basesoc_sdram_phaseinjector2_status[26]),
    .O(mux102_123_5229)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_18_2488),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[2]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_10_2496),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_26_2480),
    .O(mux102_113_5230)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux102_7 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux102_122_5233),
    .I3(mux102_13_5232),
    .I4(mux102_121_5234),
    .I5(mux102_112_5235),
    .O(mux102_7_5231)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux102_13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[2]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector2_address_storage_full_10_2228),
    .I4(basesoc_sdram_phaseinjector2_baddress_storage_full[2]),
    .O(mux102_13_5232)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_status[10]),
    .I3(basesoc_sdram_phaseinjector2_command_storage_full[2]),
    .I4(basesoc_sdram_phaseinjector1_status[2]),
    .I5(basesoc_sdram_phaseinjector1_status[18]),
    .O(mux102_122_5233)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_10_2456),
    .I3(basesoc_sdram_phaseinjector1_status[26]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[2]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_18_2448),
    .O(mux102_121_5234)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_26_2440),
    .I4(basesoc_sdram_phaseinjector1_baddress_storage_full[2]),
    .I5(basesoc_sdram_phaseinjector1_address_storage_full_10_2213),
    .O(mux102_112_5235)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux102_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux102_111_5238),
    .I3(mux102_12_5237),
    .I4(mux102_11_5239),
    .I5(mux102_10_5240),
    .O(mux102_6_5236)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux102_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector0_status[2]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[2]),
    .I4(basesoc_sdram_phaseinjector0_status[10]),
    .O(mux102_12_5237)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector0_status[18]),
    .I4(basesoc_sdram_phaseinjector0_status[26]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_10_2416),
    .O(mux102_111_5238)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_11 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_baddress_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_18_2408),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_26_2400),
    .I5(basesoc_sdram_phaseinjector0_address_storage_full[2]),
    .O(mux102_11_5239)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux102_10 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector0_command_storage_full[2]),
    .I4(basesoc_sdram_phaseinjector0_address_storage_full_10_2198),
    .O(mux102_10_5240)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux100_8 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux100_133_5242),
    .I2(\basesoc_interface_adr[2] ),
    .I3(mux100_132_5243),
    .I4(mux100_125_5244),
    .O(mux100_8_5241)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[16]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[0]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[8]),
    .I5(basesoc_sdram_bandwidth_nreads_status[0]),
    .O(mux100_133_5242)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux100_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[0]),
    .I3(basesoc_sdram_bandwidth_nreads_status[16]),
    .I4(basesoc_sdram_bandwidth_nreads_status[8]),
    .O(mux100_132_5243)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[24]),
    .I3(basesoc_sdram_phaseinjector3_status[8]),
    .I4(basesoc_sdram_phaseinjector3_status[16]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[0]),
    .O(mux100_125_5244)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux100_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux100_124_5247),
    .I3(mux100_131_5246),
    .I4(mux100_123_5248),
    .I5(mux100_113_5249),
    .O(mux100_71_5245)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_wrdata_storage_full_24_2522),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_8_2538),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_16_2530),
    .I5(basesoc_sdram_phaseinjector3_baddress_storage_full[0]),
    .O(mux100_131_5246)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux100_124 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_command_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector3_address_storage_full_8_2245),
    .I4(basesoc_sdram_phaseinjector3_address_storage_full[0]),
    .O(mux100_124_5247)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[16]),
    .I3(basesoc_sdram_phaseinjector2_status[0]),
    .I4(basesoc_sdram_phaseinjector2_status[8]),
    .I5(basesoc_sdram_phaseinjector2_status[24]),
    .O(mux100_123_5248)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_16_2490),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[0]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_8_2498),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_24_2482),
    .O(mux100_113_5249)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux100_13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[0]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector2_address_storage_full_8_2230),
    .I4(basesoc_sdram_phaseinjector2_baddress_storage_full[0]),
    .O(mux100_13_5250)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_status[8]),
    .I3(basesoc_sdram_phaseinjector2_command_storage_full[0]),
    .I4(basesoc_sdram_phaseinjector1_status[0]),
    .I5(basesoc_sdram_phaseinjector1_status[16]),
    .O(mux100_122_5251)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_8_2458),
    .I3(basesoc_sdram_phaseinjector1_status[24]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[0]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_16_2450),
    .O(mux100_121_5252)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_24_2442),
    .I4(basesoc_sdram_phaseinjector1_baddress_storage_full[0]),
    .I5(basesoc_sdram_phaseinjector1_address_storage_full_8_2215),
    .O(mux100_112_5253)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux100_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector0_status[0]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[0]),
    .I4(basesoc_sdram_phaseinjector0_status[8]),
    .O(mux100_12_5254)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector0_status[16]),
    .I4(basesoc_sdram_phaseinjector0_status[24]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_8_2418),
    .O(mux100_111_5255)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_11 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_baddress_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_16_2410),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_24_2402),
    .I5(basesoc_sdram_phaseinjector0_address_storage_full[0]),
    .O(mux100_11_5256)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux100_10 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector0_command_storage_full[0]),
    .I4(basesoc_sdram_phaseinjector0_address_storage_full_8_2200),
    .O(mux100_10_5257)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux101_8 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux101_133_5259),
    .I2(\basesoc_interface_adr[2] ),
    .I3(mux101_132_5260),
    .I4(mux101_125_5261),
    .O(mux101_8_5258)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[17]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[1]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[9]),
    .I5(basesoc_sdram_bandwidth_nreads_status[1]),
    .O(mux101_133_5259)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux101_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[1]),
    .I3(basesoc_sdram_bandwidth_nreads_status[17]),
    .I4(basesoc_sdram_bandwidth_nreads_status[9]),
    .O(mux101_132_5260)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[25]),
    .I3(basesoc_sdram_phaseinjector3_status[9]),
    .I4(basesoc_sdram_phaseinjector3_status[17]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[1]),
    .O(mux101_125_5261)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux101_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux101_124_5264),
    .I3(mux101_131_5263),
    .I4(mux101_123_5265),
    .I5(mux101_113_5266),
    .O(mux101_71_5262)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_wrdata_storage_full_25_2521),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_9_2537),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_17_2529),
    .I5(basesoc_sdram_phaseinjector3_baddress_storage_full[1]),
    .O(mux101_131_5263)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux101_124 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_command_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector3_address_storage_full_9_2244),
    .I4(basesoc_sdram_phaseinjector3_address_storage_full[1]),
    .O(mux101_124_5264)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[17]),
    .I3(basesoc_sdram_phaseinjector2_status[1]),
    .I4(basesoc_sdram_phaseinjector2_status[9]),
    .I5(basesoc_sdram_phaseinjector2_status[25]),
    .O(mux101_123_5265)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_17_2489),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[1]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_9_2497),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_25_2481),
    .O(mux101_113_5266)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux101_7 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux101_122_5269),
    .I3(mux101_13_5268),
    .I4(mux101_121_5270),
    .I5(mux101_112_5271),
    .O(mux101_7_5267)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux101_13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[1]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector2_address_storage_full_9_2229),
    .I4(basesoc_sdram_phaseinjector2_baddress_storage_full[1]),
    .O(mux101_13_5268)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_status[9]),
    .I3(basesoc_sdram_phaseinjector2_command_storage_full[1]),
    .I4(basesoc_sdram_phaseinjector1_status[1]),
    .I5(basesoc_sdram_phaseinjector1_status[17]),
    .O(mux101_122_5269)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_9_2457),
    .I3(basesoc_sdram_phaseinjector1_status[25]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[1]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_17_2449),
    .O(mux101_121_5270)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_25_2441),
    .I4(basesoc_sdram_phaseinjector1_baddress_storage_full[1]),
    .I5(basesoc_sdram_phaseinjector1_address_storage_full_9_2214),
    .O(mux101_112_5271)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux101_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux101_111_5274),
    .I3(mux101_12_5273),
    .I4(mux101_11_5275),
    .I5(mux101_10_5276),
    .O(mux101_6_5272)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux101_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector0_status[1]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[1]),
    .I4(basesoc_sdram_phaseinjector0_status[9]),
    .O(mux101_12_5273)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector0_status[17]),
    .I4(basesoc_sdram_phaseinjector0_status[25]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_9_2417),
    .O(mux101_111_5274)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_11 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_baddress_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_17_2409),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_25_2401),
    .I5(basesoc_sdram_phaseinjector0_address_storage_full[1]),
    .O(mux101_11_5275)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux101_10 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector0_command_storage_full[1]),
    .I4(basesoc_sdram_phaseinjector0_address_storage_full_9_2199),
    .O(mux101_10_5276)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux103_8 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux103_133_5278),
    .I2(\basesoc_interface_adr[2] ),
    .I3(mux103_132_5279),
    .I4(mux103_125_5280),
    .O(mux103_8_5277)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[19]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[3]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[11]),
    .I5(basesoc_sdram_bandwidth_nreads_status[3]),
    .O(mux103_133_5278)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux103_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[3]),
    .I3(basesoc_sdram_bandwidth_nreads_status[19]),
    .I4(basesoc_sdram_bandwidth_nreads_status[11]),
    .O(mux103_132_5279)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[27]),
    .I3(basesoc_sdram_phaseinjector3_status[11]),
    .I4(basesoc_sdram_phaseinjector3_status[19]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[3]),
    .O(mux103_125_5280)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux103_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux103_124_5283),
    .I3(mux103_131_5282),
    .I4(mux103_123_5284),
    .I5(mux103_113_5285),
    .O(mux103_71_5281)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux103_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector3_wrdata_storage_full_19_2527),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_27_2519),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_11_2535),
    .O(mux103_131_5282)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux103_124 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_command_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector3_address_storage_full_11_2242),
    .I4(basesoc_sdram_phaseinjector3_address_storage_full[3]),
    .O(mux103_124_5283)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[19]),
    .I3(basesoc_sdram_phaseinjector2_status[3]),
    .I4(basesoc_sdram_phaseinjector2_status[11]),
    .I5(basesoc_sdram_phaseinjector2_status[27]),
    .O(mux103_123_5284)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_19_2487),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[3]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_11_2495),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_27_2479),
    .O(mux103_113_5285)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux103_7 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux103_122_5288),
    .I3(mux103_13_5287),
    .I4(mux103_121_5289),
    .I5(mux103_112_5290),
    .O(mux103_7_5286)
  );
  LUT4 #(
    .INIT ( 16'hA7F7 ))
  mux103_13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_11_2227),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector2_address_storage_full[3]),
    .O(mux103_13_5287)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_status[11]),
    .I3(basesoc_sdram_phaseinjector2_command_storage_full[3]),
    .I4(basesoc_sdram_phaseinjector1_status[3]),
    .I5(basesoc_sdram_phaseinjector1_status[19]),
    .O(mux103_122_5288)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_11_2455),
    .I3(basesoc_sdram_phaseinjector1_status[27]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[3]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_19_2447),
    .O(mux103_121_5289)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux103_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_11_2212),
    .I3(basesoc_sdram_phaseinjector1_address_storage_full[3]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_27_2439),
    .O(mux103_112_5290)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux103_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux103_111_5293),
    .I3(mux103_12_5292),
    .I4(mux103_11_5294),
    .I5(mux103_10_5295),
    .O(mux103_6_5291)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux103_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector0_status[3]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[3]),
    .I4(basesoc_sdram_phaseinjector0_status[11]),
    .O(mux103_12_5292)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector0_status[19]),
    .I4(basesoc_sdram_phaseinjector0_status[27]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_11_2415),
    .O(mux103_111_5293)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux103_11 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_27_2399),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_19_2407),
    .O(mux103_11_5294)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux103_10 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector0_command_storage_full[3]),
    .I4(basesoc_sdram_phaseinjector0_address_storage_full_11_2197),
    .O(mux103_10_5295)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux104_8 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux104_133_5297),
    .I2(\basesoc_interface_adr[2] ),
    .I3(mux104_132_5298),
    .I4(mux104_125_5299),
    .O(mux104_8_5296)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[20]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[4]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[12]),
    .I5(basesoc_sdram_bandwidth_nreads_status[4]),
    .O(mux104_133_5297)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux104_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[4]),
    .I3(basesoc_sdram_bandwidth_nreads_status[20]),
    .I4(basesoc_sdram_bandwidth_nreads_status[12]),
    .O(mux104_132_5298)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[28]),
    .I3(basesoc_sdram_phaseinjector3_status[12]),
    .I4(basesoc_sdram_phaseinjector3_status[20]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[4]),
    .O(mux104_125_5299)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux104_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux104_124_5302),
    .I3(mux104_131_5301),
    .I4(mux104_123_5303),
    .I5(mux104_113_5304),
    .O(mux104_71_5300)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux104_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector3_wrdata_storage_full_20_2526),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_28_2518),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_12_2534),
    .O(mux104_131_5301)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux104_124 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_command_storage_full[4]),
    .I3(basesoc_sdram_phaseinjector3_address_storage_full_12_2241),
    .I4(basesoc_sdram_phaseinjector3_address_storage_full[4]),
    .O(mux104_124_5302)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[20]),
    .I3(basesoc_sdram_phaseinjector2_status[4]),
    .I4(basesoc_sdram_phaseinjector2_status[12]),
    .I5(basesoc_sdram_phaseinjector2_status[28]),
    .O(mux104_123_5303)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_20_2486),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[4]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_12_2494),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_28_2478),
    .O(mux104_113_5304)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux104_7 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux104_122_5307),
    .I3(mux104_13_5306),
    .I4(mux104_121_5308),
    .I5(mux104_112_5309),
    .O(mux104_7_5305)
  );
  LUT4 #(
    .INIT ( 16'hA7F7 ))
  mux104_13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_12_2226),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector2_address_storage_full[4]),
    .O(mux104_13_5306)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_status[12]),
    .I3(basesoc_sdram_phaseinjector2_command_storage_full[4]),
    .I4(basesoc_sdram_phaseinjector1_status[4]),
    .I5(basesoc_sdram_phaseinjector1_status[20]),
    .O(mux104_122_5307)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_12_2454),
    .I3(basesoc_sdram_phaseinjector1_status[28]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[4]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_20_2446),
    .O(mux104_121_5308)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux104_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_12_2211),
    .I3(basesoc_sdram_phaseinjector1_address_storage_full[4]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_28_2438),
    .O(mux104_112_5309)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux104_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux104_111_5312),
    .I3(mux104_12_5311),
    .I4(mux104_11_5313),
    .I5(mux104_10_5314),
    .O(mux104_6_5310)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux104_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector0_status[4]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[4]),
    .I4(basesoc_sdram_phaseinjector0_status[12]),
    .O(mux104_12_5311)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[4]),
    .I3(basesoc_sdram_phaseinjector0_status[20]),
    .I4(basesoc_sdram_phaseinjector0_status[28]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_12_2414),
    .O(mux104_111_5312)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux104_11 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[4]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_28_2398),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_20_2406),
    .O(mux104_11_5313)
  );
  LUT4 #(
    .INIT ( 16'h57DF ))
  mux104_10 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_command_storage_full[4]),
    .I3(basesoc_sdram_phaseinjector0_address_storage_full_12_2196),
    .O(mux104_10_5314)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  mux107_14 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT223_5740 )
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[23]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[7]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[15]),
    .I5(basesoc_sdram_bandwidth_nreads_status[7]),
    .O(mux107_133_5315)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux107_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[7]),
    .I3(basesoc_sdram_bandwidth_nreads_status[23]),
    .I4(basesoc_sdram_bandwidth_nreads_status[15]),
    .O(mux107_132_5316)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[31]),
    .I3(basesoc_sdram_phaseinjector3_status[15]),
    .I4(basesoc_sdram_phaseinjector3_status[23]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[7]),
    .O(mux107_125_5317)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux107_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux107_124_5320),
    .I3(mux107_131_5319),
    .I4(mux107_123_5321),
    .I5(mux107_112_5322),
    .O(mux107_71_5318)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux107_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector3_wrdata_storage_full_23_2523),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_31_2515),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_15_2531),
    .O(mux107_131_5319)
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  mux107_124 (
    .I0(basesoc_sdram_phaseinjector3_address_storage_full[7]),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .O(mux107_124_5320)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[23]),
    .I3(basesoc_sdram_phaseinjector2_status[7]),
    .I4(basesoc_sdram_phaseinjector2_status[15]),
    .I5(basesoc_sdram_phaseinjector2_status[31]),
    .O(mux107_123_5321)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_23_2483),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[7]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_15_2491),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_31_2475),
    .O(mux107_112_5322)
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  mux107_13 (
    .I0(basesoc_sdram_phaseinjector2_address_storage_full[7]),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .O(mux107_13_5323)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux107_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector1_status[15]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_status[7]),
    .I4(basesoc_sdram_phaseinjector1_status[23]),
    .O(mux107_122_5324)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_15_2451),
    .I3(basesoc_sdram_phaseinjector1_status[31]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[7]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_23_2443),
    .O(mux107_121_5325)
  );
  LUT4 #(
    .INIT ( 16'h57DF ))
  mux107_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[7]),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_31_2435),
    .O(mux107_111_5326)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux107_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr<2>1 ),
    .I2(mux107_10_f7_5328),
    .O(mux107_6_5327)
  );
  MUXF7   mux107_10_f7 (
    .I0(mux107_12_5329),
    .I1(mux107_11_5330),
    .S(\basesoc_interface_adr[2] ),
    .O(mux107_10_f7_5328)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[7]),
    .I3(basesoc_sdram_phaseinjector0_status[23]),
    .I4(basesoc_sdram_phaseinjector0_status[31]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_15_2411),
    .O(mux107_12_5329)
  );
  LUT4 #(
    .INIT ( 16'hFF47 ))
  mux107_11 (
    .I0(basesoc_sdram_phaseinjector0_status[7]),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector0_status[15]),
    .I3(\basesoc_interface_adr[1] ),
    .O(mux107_11_5330)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux105_8 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux105_133_5333),
    .I2(\basesoc_interface_adr[2] ),
    .I3(mux105_132_5334),
    .I4(mux105_125_5335),
    .O(mux105_8_5332)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[21]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[5]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[13]),
    .I5(basesoc_sdram_bandwidth_nreads_status[5]),
    .O(mux105_133_5333)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux105_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[5]),
    .I3(basesoc_sdram_bandwidth_nreads_status[21]),
    .I4(basesoc_sdram_bandwidth_nreads_status[13]),
    .O(mux105_132_5334)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[29]),
    .I3(basesoc_sdram_phaseinjector3_status[13]),
    .I4(basesoc_sdram_phaseinjector3_status[21]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[5]),
    .O(mux105_125_5335)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux105_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux105_124_5338),
    .I3(mux105_131_5337),
    .I4(mux105_123_5339),
    .I5(mux105_113_5340),
    .O(mux105_71_5336)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux105_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector3_wrdata_storage_full_21_2525),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_29_2517),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_13_2533),
    .O(mux105_131_5337)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux105_124 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_command_storage_full[5]),
    .I3(basesoc_sdram_phaseinjector3_address_storage_full_13_2240),
    .I4(basesoc_sdram_phaseinjector3_address_storage_full[5]),
    .O(mux105_124_5338)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[21]),
    .I3(basesoc_sdram_phaseinjector2_status[5]),
    .I4(basesoc_sdram_phaseinjector2_status[13]),
    .I5(basesoc_sdram_phaseinjector2_status[29]),
    .O(mux105_123_5339)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_21_2485),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[5]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_13_2493),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_29_2477),
    .O(mux105_113_5340)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux105_7 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux105_122_5343),
    .I3(mux105_13_5342),
    .I4(mux105_121_5344),
    .I5(mux105_112_5345),
    .O(mux105_7_5341)
  );
  LUT4 #(
    .INIT ( 16'hA7F7 ))
  mux105_13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_13_2225),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector2_address_storage_full[5]),
    .O(mux105_13_5342)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_status[13]),
    .I3(basesoc_sdram_phaseinjector2_command_storage_full[5]),
    .I4(basesoc_sdram_phaseinjector1_status[5]),
    .I5(basesoc_sdram_phaseinjector1_status[21]),
    .O(mux105_122_5343)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_13_2453),
    .I3(basesoc_sdram_phaseinjector1_status[29]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[5]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_21_2445),
    .O(mux105_121_5344)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux105_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_13_2210),
    .I3(basesoc_sdram_phaseinjector1_address_storage_full[5]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_29_2437),
    .O(mux105_112_5345)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux105_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux105_111_5348),
    .I3(mux105_12_5347),
    .I4(mux105_11_5349),
    .I5(mux105_10_5350),
    .O(mux105_6_5346)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux105_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector0_status[5]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[5]),
    .I4(basesoc_sdram_phaseinjector0_status[13]),
    .O(mux105_12_5347)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[5]),
    .I3(basesoc_sdram_phaseinjector0_status[21]),
    .I4(basesoc_sdram_phaseinjector0_status[29]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_13_2413),
    .O(mux105_111_5348)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux105_11 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[5]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_29_2397),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_21_2405),
    .O(mux105_11_5349)
  );
  LUT4 #(
    .INIT ( 16'h57DF ))
  mux105_10 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_command_storage_full[5]),
    .I3(basesoc_sdram_phaseinjector0_address_storage_full_13_2195),
    .O(mux105_10_5350)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[22]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[6]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[14]),
    .I5(basesoc_sdram_bandwidth_nreads_status[6]),
    .O(mux106_133_5351)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux106_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[6]),
    .I3(basesoc_sdram_bandwidth_nreads_status[22]),
    .I4(basesoc_sdram_bandwidth_nreads_status[14]),
    .O(mux106_132_5352)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[30]),
    .I3(basesoc_sdram_phaseinjector3_status[14]),
    .I4(basesoc_sdram_phaseinjector3_status[22]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[6]),
    .O(mux106_125_5353)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux106_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux106_124_5356),
    .I3(mux106_131_5355),
    .I4(mux106_123_5357),
    .I5(mux106_112_5358),
    .O(mux106_71_5354)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux106_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector3_wrdata_storage_full_22_2524),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_30_2516),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_14_2532),
    .O(mux106_131_5355)
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  mux106_124 (
    .I0(basesoc_sdram_phaseinjector3_address_storage_full[6]),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .O(mux106_124_5356)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[22]),
    .I3(basesoc_sdram_phaseinjector2_status[6]),
    .I4(basesoc_sdram_phaseinjector2_status[14]),
    .I5(basesoc_sdram_phaseinjector2_status[30]),
    .O(mux106_123_5357)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_22_2484),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[6]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_14_2492),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_30_2476),
    .O(mux106_112_5358)
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  mux106_13 (
    .I0(basesoc_sdram_phaseinjector2_address_storage_full[6]),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .O(mux106_13_5359)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux106_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector1_status[14]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_status[6]),
    .I4(basesoc_sdram_phaseinjector1_status[22]),
    .O(mux106_122_5360)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_14_2452),
    .I3(basesoc_sdram_phaseinjector1_status[30]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[6]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_22_2444),
    .O(mux106_121_5361)
  );
  LUT4 #(
    .INIT ( 16'h57DF ))
  mux106_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[6]),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_30_2436),
    .O(mux106_111_5362)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux106_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr<2>11_5367 ),
    .I2(mux106_10_f7_5364),
    .O(mux106_6_5363)
  );
  MUXF7   mux106_10_f7 (
    .I0(mux106_12_5365),
    .I1(mux106_11_5366),
    .S(\basesoc_interface_adr[2] ),
    .O(mux106_10_f7_5364)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[6]),
    .I3(basesoc_sdram_phaseinjector0_status[22]),
    .I4(basesoc_sdram_phaseinjector0_status[30]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_14_2412),
    .O(mux106_12_5365)
  );
  LUT4 #(
    .INIT ( 16'hFF47 ))
  mux106_11 (
    .I0(basesoc_sdram_phaseinjector0_status[6]),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector0_status[14]),
    .I3(\basesoc_interface_adr[1] ),
    .O(mux106_11_5366)
  );
  MUXCY   \Mcount_crg_por_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_crg_por_cy<0>_rt_8727 ),
    .O(Mcount_crg_por_cy[0])
  );
  XORCY   \Mcount_crg_por_xor<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .LI(\Mcount_crg_por_cy<0>_rt_8727 ),
    .O(Result_11[0])
  );
  MUXCY   \Mcount_crg_por_cy<1>  (
    .CI(Mcount_crg_por_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[1]),
    .O(Mcount_crg_por_cy[1])
  );
  XORCY   \Mcount_crg_por_xor<1>  (
    .CI(Mcount_crg_por_cy[0]),
    .LI(Mcount_crg_por_lut[1]),
    .O(Result_11[1])
  );
  MUXCY   \Mcount_crg_por_cy<2>  (
    .CI(Mcount_crg_por_cy[1]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[2]),
    .O(Mcount_crg_por_cy[2])
  );
  XORCY   \Mcount_crg_por_xor<2>  (
    .CI(Mcount_crg_por_cy[1]),
    .LI(Mcount_crg_por_lut[2]),
    .O(Result_11[2])
  );
  MUXCY   \Mcount_crg_por_cy<3>  (
    .CI(Mcount_crg_por_cy[2]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[3]),
    .O(Mcount_crg_por_cy[3])
  );
  XORCY   \Mcount_crg_por_xor<3>  (
    .CI(Mcount_crg_por_cy[2]),
    .LI(Mcount_crg_por_lut[3]),
    .O(Result_11[3])
  );
  MUXCY   \Mcount_crg_por_cy<4>  (
    .CI(Mcount_crg_por_cy[3]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[4]),
    .O(Mcount_crg_por_cy[4])
  );
  XORCY   \Mcount_crg_por_xor<4>  (
    .CI(Mcount_crg_por_cy[3]),
    .LI(Mcount_crg_por_lut[4]),
    .O(Result_11[4])
  );
  MUXCY   \Mcount_crg_por_cy<5>  (
    .CI(Mcount_crg_por_cy[4]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[5]),
    .O(Mcount_crg_por_cy[5])
  );
  XORCY   \Mcount_crg_por_xor<5>  (
    .CI(Mcount_crg_por_cy[4]),
    .LI(Mcount_crg_por_lut[5]),
    .O(Result_11[5])
  );
  MUXCY   \Mcount_crg_por_cy<6>  (
    .CI(Mcount_crg_por_cy[5]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[6]),
    .O(Mcount_crg_por_cy[6])
  );
  XORCY   \Mcount_crg_por_xor<6>  (
    .CI(Mcount_crg_por_cy[5]),
    .LI(Mcount_crg_por_lut[6]),
    .O(Result_11[6])
  );
  MUXCY   \Mcount_crg_por_cy<7>  (
    .CI(Mcount_crg_por_cy[6]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[7]),
    .O(Mcount_crg_por_cy[7])
  );
  XORCY   \Mcount_crg_por_xor<7>  (
    .CI(Mcount_crg_por_cy[6]),
    .LI(Mcount_crg_por_lut[7]),
    .O(Result_11[7])
  );
  MUXCY   \Mcount_crg_por_cy<8>  (
    .CI(Mcount_crg_por_cy[7]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[8]),
    .O(Mcount_crg_por_cy[8])
  );
  XORCY   \Mcount_crg_por_xor<8>  (
    .CI(Mcount_crg_por_cy[7]),
    .LI(Mcount_crg_por_lut[8]),
    .O(Result_11[8])
  );
  MUXCY   \Mcount_crg_por_cy<9>  (
    .CI(Mcount_crg_por_cy[8]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[9]),
    .O(Mcount_crg_por_cy[9])
  );
  XORCY   \Mcount_crg_por_xor<9>  (
    .CI(Mcount_crg_por_cy[8]),
    .LI(Mcount_crg_por_lut[9]),
    .O(Result_11[9])
  );
  XORCY   \Mcount_crg_por_xor<10>  (
    .CI(Mcount_crg_por_cy[9]),
    .LI(Mcount_crg_por_lut[10]),
    .O(Result_11[10])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_ctrl_bus_errors_lut[0]),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[0])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(Mcount_basesoc_ctrl_bus_errors_lut[0]),
    .O(\Result<0>3 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<1>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_8728 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[1])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<1>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[0]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_8728 ),
    .O(\Result<1>3 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<2>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_8729 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[2])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<2>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[1]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_8729 ),
    .O(\Result<2>3 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<3>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_8730 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[3])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<3>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[2]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_8730 ),
    .O(\Result<3>3 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<4>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_8731 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[4])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<4>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[3]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_8731 ),
    .O(\Result<4>2 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<5>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_8732 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[5])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<5>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[4]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_8732 ),
    .O(\Result<5>2 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<6>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_8733 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[6])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<6>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[5]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_8733 ),
    .O(\Result<6>2 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<7>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_8734 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[7])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<7>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[6]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_8734 ),
    .O(\Result<7>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<8>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_8735 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[8])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<8>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[7]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_8735 ),
    .O(\Result<8>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<9>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_8736 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[9])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<9>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[8]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_8736 ),
    .O(\Result<9>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<10>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_8737 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[10])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<10>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[9]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_8737 ),
    .O(\Result<10>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<11>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_8738 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[11])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<11>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[10]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_8738 ),
    .O(Result_11[11])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<12>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_8739 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[12])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<12>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[11]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_8739 ),
    .O(Result_11[12])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<13>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_8740 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[13])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<13>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[12]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_8740 ),
    .O(Result_11[13])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<14>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_8741 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[14])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<14>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[13]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_8741 ),
    .O(Result_11[14])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<15>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_8742 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[15])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<15>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[14]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_8742 ),
    .O(Result_11[15])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<16>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_8743 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[16])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<16>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[15]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_8743 ),
    .O(Result_11[16])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<17>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_8744 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[17])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<17>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[16]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_8744 ),
    .O(Result_11[17])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<18>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_8745 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[18])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<18>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[17]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_8745 ),
    .O(Result_11[18])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<19>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_8746 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[19])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<19>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[18]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_8746 ),
    .O(Result_11[19])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<20>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_8747 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[20])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<20>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[19]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_8747 ),
    .O(Result_11[20])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<21>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_8748 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[21])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<21>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[20]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_8748 ),
    .O(Result_11[21])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<22>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_8749 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[22])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<22>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[21]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_8749 ),
    .O(Result_11[22])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<23>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[22]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_8750 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[23])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<23>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[22]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_8750 ),
    .O(Result_11[23])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<24>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[23]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_8751 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[24])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<24>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[23]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_8751 ),
    .O(Result_11[24])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<25>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[24]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_8752 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[25])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<25>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[24]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_8752 ),
    .O(Result_11[25])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<26>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[25]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_8753 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[26])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<26>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[25]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_8753 ),
    .O(Result_11[26])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<27>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[26]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_8754 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[27])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<27>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[26]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_8754 ),
    .O(Result_11[27])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<28>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[27]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_8755 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[28])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<28>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[27]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_8755 ),
    .O(Result_11[28])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<29>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[28]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_8756 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[29])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<29>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[28]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_8756 ),
    .O(Result_11[29])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<30>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[29]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_8757 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[30])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<30>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[29]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_8757 ),
    .O(Result_11[30])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<31>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[30]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_xor<31>_rt_8814 ),
    .O(Result_11[31])
  );
  MUXF8   inst_LPM_MUX_2_f8 (
    .I0(inst_LPM_MUX_4_f7_5501),
    .I1(inst_LPM_MUX_3_f7_5504),
    .S(inst_LPM_FF_0_4780),
    .O(basesoc_sram_bus_dat_r[0])
  );
  MUXF7   inst_LPM_MUX_4_f7 (
    .I0(inst_LPM_MUX_6_5502),
    .I1(inst_LPM_MUX_51_5503),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX_4_f7_5501)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_6 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N146),
    .I3(N210),
    .I4(N82),
    .I5(N18),
    .O(inst_LPM_MUX_6_5502)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_51 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N402),
    .I3(N466),
    .I4(N338),
    .I5(N274),
    .O(inst_LPM_MUX_51_5503)
  );
  MUXF7   inst_LPM_MUX_3_f7 (
    .I0(inst_LPM_MUX_5_5505),
    .I1(inst_LPM_MUX_4_5506),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX_3_f7_5504)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_5 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N658),
    .I3(N722),
    .I4(N594),
    .I5(N530),
    .O(inst_LPM_MUX_5_5505)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_4 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N914),
    .I3(N978),
    .I4(N850),
    .I5(N786),
    .O(inst_LPM_MUX_4_5506)
  );
  MUXF8   inst_LPM_MUX1_2_f8 (
    .I0(inst_LPM_MUX1_4_f7_5508),
    .I1(inst_LPM_MUX1_3_f7_5511),
    .S(inst_LPM_FF_0_4780),
    .O(basesoc_sram_bus_dat_r[1])
  );
  MUXF7   inst_LPM_MUX1_4_f7 (
    .I0(inst_LPM_MUX1_6_5509),
    .I1(inst_LPM_MUX1_51_5510),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX1_4_f7_5508)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_6 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N147),
    .I3(N211),
    .I4(N83),
    .I5(N19),
    .O(inst_LPM_MUX1_6_5509)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_51 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N403),
    .I3(N467),
    .I4(N339),
    .I5(N275),
    .O(inst_LPM_MUX1_51_5510)
  );
  MUXF7   inst_LPM_MUX1_3_f7 (
    .I0(inst_LPM_MUX1_5_5512),
    .I1(inst_LPM_MUX1_4_5513),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX1_3_f7_5511)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_5 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N659),
    .I3(N723),
    .I4(N595),
    .I5(N531),
    .O(inst_LPM_MUX1_5_5512)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_4 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N915),
    .I3(N979),
    .I4(N851),
    .I5(N787),
    .O(inst_LPM_MUX1_4_5513)
  );
  MUXF8   inst_LPM_MUX2_2_f8 (
    .I0(inst_LPM_MUX2_4_f7_5514),
    .I1(inst_LPM_MUX2_3_f7_5517),
    .S(inst_LPM_FF_0_4780),
    .O(basesoc_sram_bus_dat_r[2])
  );
  MUXF7   inst_LPM_MUX2_4_f7 (
    .I0(inst_LPM_MUX2_6_5515),
    .I1(inst_LPM_MUX2_51_5516),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX2_4_f7_5514)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_6 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N148),
    .I3(N212),
    .I4(N84),
    .I5(N20),
    .O(inst_LPM_MUX2_6_5515)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_51 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N404),
    .I3(N468),
    .I4(N340),
    .I5(N276),
    .O(inst_LPM_MUX2_51_5516)
  );
  MUXF7   inst_LPM_MUX2_3_f7 (
    .I0(inst_LPM_MUX2_5_5518),
    .I1(inst_LPM_MUX2_4_5519),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX2_3_f7_5517)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_5 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N660),
    .I3(N724),
    .I4(N596),
    .I5(N532),
    .O(inst_LPM_MUX2_5_5518)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_4 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N916),
    .I3(N980),
    .I4(N852),
    .I5(N788),
    .O(inst_LPM_MUX2_4_5519)
  );
  MUXF8   inst_LPM_MUX5_2_f8 (
    .I0(inst_LPM_MUX5_4_f7_5520),
    .I1(inst_LPM_MUX5_3_f7_5523),
    .S(inst_LPM_FF_0_4780),
    .O(basesoc_sram_bus_dat_r[5])
  );
  MUXF7   inst_LPM_MUX5_4_f7 (
    .I0(inst_LPM_MUX5_6_5521),
    .I1(inst_LPM_MUX5_51_5522),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX5_4_f7_5520)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_6 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N151),
    .I3(N215),
    .I4(N87),
    .I5(N23),
    .O(inst_LPM_MUX5_6_5521)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_51 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N407),
    .I3(N471),
    .I4(N343),
    .I5(N279),
    .O(inst_LPM_MUX5_51_5522)
  );
  MUXF7   inst_LPM_MUX5_3_f7 (
    .I0(inst_LPM_MUX5_5_5524),
    .I1(inst_LPM_MUX5_4_5525),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX5_3_f7_5523)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_5 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N663),
    .I3(N727),
    .I4(N599),
    .I5(N535),
    .O(inst_LPM_MUX5_5_5524)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_4 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N919),
    .I3(N983),
    .I4(N855),
    .I5(N791),
    .O(inst_LPM_MUX5_4_5525)
  );
  MUXF8   inst_LPM_MUX3_2_f8 (
    .I0(inst_LPM_MUX3_4_f7_5526),
    .I1(inst_LPM_MUX3_3_f7_5529),
    .S(inst_LPM_FF_0_4780),
    .O(basesoc_sram_bus_dat_r[3])
  );
  MUXF7   inst_LPM_MUX3_4_f7 (
    .I0(inst_LPM_MUX3_6_5527),
    .I1(inst_LPM_MUX3_51_5528),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX3_4_f7_5526)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_6 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N149),
    .I3(N213),
    .I4(N85),
    .I5(N21),
    .O(inst_LPM_MUX3_6_5527)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_51 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N405),
    .I3(N469),
    .I4(N341),
    .I5(N277),
    .O(inst_LPM_MUX3_51_5528)
  );
  MUXF7   inst_LPM_MUX3_3_f7 (
    .I0(inst_LPM_MUX3_5_5530),
    .I1(inst_LPM_MUX3_4_5531),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX3_3_f7_5529)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_5 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N661),
    .I3(N725),
    .I4(N597),
    .I5(N533),
    .O(inst_LPM_MUX3_5_5530)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_4 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N917),
    .I3(N981),
    .I4(N853),
    .I5(N789),
    .O(inst_LPM_MUX3_4_5531)
  );
  MUXF8   inst_LPM_MUX4_2_f8 (
    .I0(inst_LPM_MUX4_4_f7_5532),
    .I1(inst_LPM_MUX4_3_f7_5535),
    .S(inst_LPM_FF_0_4780),
    .O(basesoc_sram_bus_dat_r[4])
  );
  MUXF7   inst_LPM_MUX4_4_f7 (
    .I0(inst_LPM_MUX4_6_5533),
    .I1(inst_LPM_MUX4_51_5534),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX4_4_f7_5532)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_6 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N150),
    .I3(N214),
    .I4(N86),
    .I5(N22),
    .O(inst_LPM_MUX4_6_5533)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_51 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N406),
    .I3(N470),
    .I4(N342),
    .I5(N278),
    .O(inst_LPM_MUX4_51_5534)
  );
  MUXF7   inst_LPM_MUX4_3_f7 (
    .I0(inst_LPM_MUX4_5_5536),
    .I1(inst_LPM_MUX4_4_5537),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX4_3_f7_5535)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_5 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N662),
    .I3(N726),
    .I4(N598),
    .I5(N534),
    .O(inst_LPM_MUX4_5_5536)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_4 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N918),
    .I3(N982),
    .I4(N854),
    .I5(N790),
    .O(inst_LPM_MUX4_4_5537)
  );
  MUXF8   inst_LPM_MUX6_2_f8 (
    .I0(inst_LPM_MUX6_4_f7_5538),
    .I1(inst_LPM_MUX6_3_f7_5541),
    .S(inst_LPM_FF_0_4780),
    .O(basesoc_sram_bus_dat_r[6])
  );
  MUXF7   inst_LPM_MUX6_4_f7 (
    .I0(inst_LPM_MUX6_6_5539),
    .I1(inst_LPM_MUX6_51_5540),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX6_4_f7_5538)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_6 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N152),
    .I3(N216),
    .I4(N88),
    .I5(N24),
    .O(inst_LPM_MUX6_6_5539)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_51 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N408),
    .I3(N472),
    .I4(N344),
    .I5(N280),
    .O(inst_LPM_MUX6_51_5540)
  );
  MUXF7   inst_LPM_MUX6_3_f7 (
    .I0(inst_LPM_MUX6_5_5542),
    .I1(inst_LPM_MUX6_4_5543),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX6_3_f7_5541)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_5 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N664),
    .I3(N728),
    .I4(N600),
    .I5(N536),
    .O(inst_LPM_MUX6_5_5542)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_4 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N920),
    .I3(N984),
    .I4(N856),
    .I5(N792),
    .O(inst_LPM_MUX6_4_5543)
  );
  MUXF8   inst_LPM_MUX7_2_f8 (
    .I0(inst_LPM_MUX7_4_f7_5544),
    .I1(inst_LPM_MUX7_3_f7_5547),
    .S(inst_LPM_FF_0_4780),
    .O(basesoc_sram_bus_dat_r[7])
  );
  MUXF7   inst_LPM_MUX7_4_f7 (
    .I0(inst_LPM_MUX7_6_5545),
    .I1(inst_LPM_MUX7_51_5546),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX7_4_f7_5544)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_6 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N153),
    .I3(N217),
    .I4(N89),
    .I5(N25),
    .O(inst_LPM_MUX7_6_5545)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_51 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N409),
    .I3(N473),
    .I4(N345),
    .I5(N281),
    .O(inst_LPM_MUX7_51_5546)
  );
  MUXF7   inst_LPM_MUX7_3_f7 (
    .I0(inst_LPM_MUX7_5_5548),
    .I1(inst_LPM_MUX7_4_5549),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX7_3_f7_5547)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_5 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N665),
    .I3(N729),
    .I4(N601),
    .I5(N537),
    .O(inst_LPM_MUX7_5_5548)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_4 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N921),
    .I3(N985),
    .I4(N857),
    .I5(N793),
    .O(inst_LPM_MUX7_4_5549)
  );
  MUXF8   inst_LPM_MUX10_2_f8 (
    .I0(inst_LPM_MUX10_4_f7_5550),
    .I1(inst_LPM_MUX10_3_f7_5553),
    .S(inst_LPM_FF_0_4780),
    .O(basesoc_sram_bus_dat_r[10])
  );
  MUXF7   inst_LPM_MUX10_4_f7 (
    .I0(inst_LPM_MUX10_6_5551),
    .I1(inst_LPM_MUX10_51_5552),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX10_4_f7_5550)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_6 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N156),
    .I3(N220),
    .I4(N92),
    .I5(N28),
    .O(inst_LPM_MUX10_6_5551)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_51 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N412),
    .I3(N476),
    .I4(N348),
    .I5(N284),
    .O(inst_LPM_MUX10_51_5552)
  );
  MUXF7   inst_LPM_MUX10_3_f7 (
    .I0(inst_LPM_MUX10_5_5554),
    .I1(inst_LPM_MUX10_4_5555),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX10_3_f7_5553)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_5 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N668),
    .I3(N732),
    .I4(N604),
    .I5(N540),
    .O(inst_LPM_MUX10_5_5554)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_4 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N924),
    .I3(N988),
    .I4(N860),
    .I5(N796),
    .O(inst_LPM_MUX10_4_5555)
  );
  MUXF8   inst_LPM_MUX8_2_f8 (
    .I0(inst_LPM_MUX8_4_f7_5556),
    .I1(inst_LPM_MUX8_3_f7_5559),
    .S(inst_LPM_FF_0_4780),
    .O(basesoc_sram_bus_dat_r[8])
  );
  MUXF7   inst_LPM_MUX8_4_f7 (
    .I0(inst_LPM_MUX8_6_5557),
    .I1(inst_LPM_MUX8_51_5558),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX8_4_f7_5556)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_6 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N154),
    .I3(N218),
    .I4(N90),
    .I5(N26),
    .O(inst_LPM_MUX8_6_5557)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_51 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N410),
    .I3(N474),
    .I4(N346),
    .I5(N282),
    .O(inst_LPM_MUX8_51_5558)
  );
  MUXF7   inst_LPM_MUX8_3_f7 (
    .I0(inst_LPM_MUX8_5_5560),
    .I1(inst_LPM_MUX8_4_5561),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX8_3_f7_5559)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_5 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N666),
    .I3(N730),
    .I4(N602),
    .I5(N538),
    .O(inst_LPM_MUX8_5_5560)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_4 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N922),
    .I3(N986),
    .I4(N858),
    .I5(N794),
    .O(inst_LPM_MUX8_4_5561)
  );
  MUXF8   inst_LPM_MUX9_2_f8 (
    .I0(inst_LPM_MUX9_4_f7_5562),
    .I1(inst_LPM_MUX9_3_f7_5565),
    .S(inst_LPM_FF_0_4780),
    .O(basesoc_sram_bus_dat_r[9])
  );
  MUXF7   inst_LPM_MUX9_4_f7 (
    .I0(inst_LPM_MUX9_6_5563),
    .I1(inst_LPM_MUX9_51_5564),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX9_4_f7_5562)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_6 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N155),
    .I3(N219),
    .I4(N91),
    .I5(N27),
    .O(inst_LPM_MUX9_6_5563)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_51 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N411),
    .I3(N475),
    .I4(N347),
    .I5(N283),
    .O(inst_LPM_MUX9_51_5564)
  );
  MUXF7   inst_LPM_MUX9_3_f7 (
    .I0(inst_LPM_MUX9_5_5566),
    .I1(inst_LPM_MUX9_4_5567),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX9_3_f7_5565)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_5 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N667),
    .I3(N731),
    .I4(N603),
    .I5(N539),
    .O(inst_LPM_MUX9_5_5566)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_4 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N923),
    .I3(N987),
    .I4(N859),
    .I5(N795),
    .O(inst_LPM_MUX9_4_5567)
  );
  MUXF8   inst_LPM_MUX11_2_f8 (
    .I0(inst_LPM_MUX11_4_f7_5568),
    .I1(inst_LPM_MUX11_3_f7_5571),
    .S(inst_LPM_FF_0_4780),
    .O(basesoc_sram_bus_dat_r[11])
  );
  MUXF7   inst_LPM_MUX11_4_f7 (
    .I0(inst_LPM_MUX11_6_5569),
    .I1(inst_LPM_MUX11_51_5570),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX11_4_f7_5568)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_6 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N157),
    .I3(N221),
    .I4(N93),
    .I5(N29),
    .O(inst_LPM_MUX11_6_5569)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_51 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N413),
    .I3(N477),
    .I4(N349),
    .I5(N285),
    .O(inst_LPM_MUX11_51_5570)
  );
  MUXF7   inst_LPM_MUX11_3_f7 (
    .I0(inst_LPM_MUX11_5_5572),
    .I1(inst_LPM_MUX11_4_5573),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX11_3_f7_5571)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_5 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N669),
    .I3(N733),
    .I4(N605),
    .I5(N541),
    .O(inst_LPM_MUX11_5_5572)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_4 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N925),
    .I3(N989),
    .I4(N861),
    .I5(N797),
    .O(inst_LPM_MUX11_4_5573)
  );
  MUXF8   inst_LPM_MUX12_2_f8 (
    .I0(inst_LPM_MUX12_4_f7_5574),
    .I1(inst_LPM_MUX12_3_f7_5577),
    .S(inst_LPM_FF_0_4780),
    .O(basesoc_sram_bus_dat_r[12])
  );
  MUXF7   inst_LPM_MUX12_4_f7 (
    .I0(inst_LPM_MUX12_6_5575),
    .I1(inst_LPM_MUX12_51_5576),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX12_4_f7_5574)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_6 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N158),
    .I3(N222),
    .I4(N94),
    .I5(N30),
    .O(inst_LPM_MUX12_6_5575)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_51 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N414),
    .I3(N478),
    .I4(N350),
    .I5(N286),
    .O(inst_LPM_MUX12_51_5576)
  );
  MUXF7   inst_LPM_MUX12_3_f7 (
    .I0(inst_LPM_MUX12_5_5578),
    .I1(inst_LPM_MUX12_4_5579),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX12_3_f7_5577)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_5 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N670),
    .I3(N734),
    .I4(N606),
    .I5(N542),
    .O(inst_LPM_MUX12_5_5578)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_4 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N926),
    .I3(N990),
    .I4(N862),
    .I5(N798),
    .O(inst_LPM_MUX12_4_5579)
  );
  MUXF8   inst_LPM_MUX15_2_f8 (
    .I0(inst_LPM_MUX15_4_f7_5580),
    .I1(inst_LPM_MUX15_3_f7_5583),
    .S(inst_LPM_FF_0_4780),
    .O(basesoc_sram_bus_dat_r[15])
  );
  MUXF7   inst_LPM_MUX15_4_f7 (
    .I0(inst_LPM_MUX15_6_5581),
    .I1(inst_LPM_MUX15_51_5582),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX15_4_f7_5580)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_6 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N161),
    .I3(N225),
    .I4(N97),
    .I5(N33),
    .O(inst_LPM_MUX15_6_5581)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_51 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N417),
    .I3(N481),
    .I4(N353),
    .I5(N289),
    .O(inst_LPM_MUX15_51_5582)
  );
  MUXF7   inst_LPM_MUX15_3_f7 (
    .I0(inst_LPM_MUX15_5_5584),
    .I1(inst_LPM_MUX15_4_5585),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX15_3_f7_5583)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_5 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N673),
    .I3(N737),
    .I4(N609),
    .I5(N545),
    .O(inst_LPM_MUX15_5_5584)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_4 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N929),
    .I3(N993),
    .I4(N865),
    .I5(N801),
    .O(inst_LPM_MUX15_4_5585)
  );
  MUXF8   inst_LPM_MUX13_2_f8 (
    .I0(inst_LPM_MUX13_4_f7_5586),
    .I1(inst_LPM_MUX13_3_f7_5589),
    .S(inst_LPM_FF_0_4780),
    .O(basesoc_sram_bus_dat_r[13])
  );
  MUXF7   inst_LPM_MUX13_4_f7 (
    .I0(inst_LPM_MUX13_6_5587),
    .I1(inst_LPM_MUX13_51_5588),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX13_4_f7_5586)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_6 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N159),
    .I3(N223),
    .I4(N95),
    .I5(N31),
    .O(inst_LPM_MUX13_6_5587)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_51 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N415),
    .I3(N479),
    .I4(N351),
    .I5(N287),
    .O(inst_LPM_MUX13_51_5588)
  );
  MUXF7   inst_LPM_MUX13_3_f7 (
    .I0(inst_LPM_MUX13_5_5590),
    .I1(inst_LPM_MUX13_4_5591),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX13_3_f7_5589)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_5 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N671),
    .I3(N735),
    .I4(N607),
    .I5(N543),
    .O(inst_LPM_MUX13_5_5590)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_4 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N927),
    .I3(N991),
    .I4(N863),
    .I5(N799),
    .O(inst_LPM_MUX13_4_5591)
  );
  MUXF8   inst_LPM_MUX14_2_f8 (
    .I0(inst_LPM_MUX14_4_f7_5592),
    .I1(inst_LPM_MUX14_3_f7_5595),
    .S(inst_LPM_FF_0_4780),
    .O(basesoc_sram_bus_dat_r[14])
  );
  MUXF7   inst_LPM_MUX14_4_f7 (
    .I0(inst_LPM_MUX14_6_5593),
    .I1(inst_LPM_MUX14_51_5594),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX14_4_f7_5592)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_6 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N160),
    .I3(N224),
    .I4(N96),
    .I5(N32),
    .O(inst_LPM_MUX14_6_5593)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_51 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N416),
    .I3(N480),
    .I4(N352),
    .I5(N288),
    .O(inst_LPM_MUX14_51_5594)
  );
  MUXF7   inst_LPM_MUX14_3_f7 (
    .I0(inst_LPM_MUX14_5_5596),
    .I1(inst_LPM_MUX14_4_5597),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX14_3_f7_5595)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_5 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N672),
    .I3(N736),
    .I4(N608),
    .I5(N544),
    .O(inst_LPM_MUX14_5_5596)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_4 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N928),
    .I3(N992),
    .I4(N864),
    .I5(N800),
    .O(inst_LPM_MUX14_4_5597)
  );
  MUXF8   inst_LPM_MUX16_2_f8 (
    .I0(inst_LPM_MUX16_4_f7_5598),
    .I1(inst_LPM_MUX16_3_f7_5601),
    .S(inst_LPM_FF_0_4780),
    .O(basesoc_sram_bus_dat_r[16])
  );
  MUXF7   inst_LPM_MUX16_4_f7 (
    .I0(inst_LPM_MUX16_6_5599),
    .I1(inst_LPM_MUX16_51_5600),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX16_4_f7_5598)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_6 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N162),
    .I3(N226),
    .I4(N98),
    .I5(N34),
    .O(inst_LPM_MUX16_6_5599)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_51 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N418),
    .I3(N482),
    .I4(N354),
    .I5(N290),
    .O(inst_LPM_MUX16_51_5600)
  );
  MUXF7   inst_LPM_MUX16_3_f7 (
    .I0(inst_LPM_MUX16_5_5602),
    .I1(inst_LPM_MUX16_4_5603),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX16_3_f7_5601)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_5 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N674),
    .I3(N738),
    .I4(N610),
    .I5(N546),
    .O(inst_LPM_MUX16_5_5602)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_4 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N930),
    .I3(N994),
    .I4(N866),
    .I5(N802),
    .O(inst_LPM_MUX16_4_5603)
  );
  MUXF8   inst_LPM_MUX17_2_f8 (
    .I0(inst_LPM_MUX17_4_f7_5604),
    .I1(inst_LPM_MUX17_3_f7_5607),
    .S(inst_LPM_FF_0_4780),
    .O(basesoc_sram_bus_dat_r[17])
  );
  MUXF7   inst_LPM_MUX17_4_f7 (
    .I0(inst_LPM_MUX17_6_5605),
    .I1(inst_LPM_MUX17_51_5606),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX17_4_f7_5604)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_6 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N163),
    .I3(N227),
    .I4(N99),
    .I5(N35),
    .O(inst_LPM_MUX17_6_5605)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_51 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N419),
    .I3(N483),
    .I4(N355),
    .I5(N291),
    .O(inst_LPM_MUX17_51_5606)
  );
  MUXF7   inst_LPM_MUX17_3_f7 (
    .I0(inst_LPM_MUX17_5_5608),
    .I1(inst_LPM_MUX17_4_5609),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX17_3_f7_5607)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_5 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N675),
    .I3(N739),
    .I4(N611),
    .I5(N547),
    .O(inst_LPM_MUX17_5_5608)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_4 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N931),
    .I3(N995),
    .I4(N867),
    .I5(N803),
    .O(inst_LPM_MUX17_4_5609)
  );
  MUXF8   inst_LPM_MUX20_2_f8 (
    .I0(inst_LPM_MUX20_4_f7_5610),
    .I1(inst_LPM_MUX20_3_f7_5613),
    .S(inst_LPM_FF_0_4780),
    .O(basesoc_sram_bus_dat_r[20])
  );
  MUXF7   inst_LPM_MUX20_4_f7 (
    .I0(inst_LPM_MUX20_6_5611),
    .I1(inst_LPM_MUX20_51_5612),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX20_4_f7_5610)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_6 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N166),
    .I3(N230),
    .I4(N102),
    .I5(N38),
    .O(inst_LPM_MUX20_6_5611)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_51 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N422),
    .I3(N486),
    .I4(N358),
    .I5(N294),
    .O(inst_LPM_MUX20_51_5612)
  );
  MUXF7   inst_LPM_MUX20_3_f7 (
    .I0(inst_LPM_MUX20_5_5614),
    .I1(inst_LPM_MUX20_4_5615),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX20_3_f7_5613)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_5 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N678),
    .I3(N742),
    .I4(N614),
    .I5(N550),
    .O(inst_LPM_MUX20_5_5614)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_4 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N934),
    .I3(N998),
    .I4(N870),
    .I5(N806),
    .O(inst_LPM_MUX20_4_5615)
  );
  MUXF8   inst_LPM_MUX18_2_f8 (
    .I0(inst_LPM_MUX18_4_f7_5616),
    .I1(inst_LPM_MUX18_3_f7_5619),
    .S(inst_LPM_FF_0_4780),
    .O(basesoc_sram_bus_dat_r[18])
  );
  MUXF7   inst_LPM_MUX18_4_f7 (
    .I0(inst_LPM_MUX18_6_5617),
    .I1(inst_LPM_MUX18_51_5618),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX18_4_f7_5616)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_6 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N164),
    .I3(N228),
    .I4(N100),
    .I5(N36),
    .O(inst_LPM_MUX18_6_5617)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_51 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N420),
    .I3(N484),
    .I4(N356),
    .I5(N292),
    .O(inst_LPM_MUX18_51_5618)
  );
  MUXF7   inst_LPM_MUX18_3_f7 (
    .I0(inst_LPM_MUX18_5_5620),
    .I1(inst_LPM_MUX18_4_5621),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX18_3_f7_5619)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_5 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N676),
    .I3(N740),
    .I4(N612),
    .I5(N548),
    .O(inst_LPM_MUX18_5_5620)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_4 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N932),
    .I3(N996),
    .I4(N868),
    .I5(N804),
    .O(inst_LPM_MUX18_4_5621)
  );
  MUXF8   inst_LPM_MUX19_2_f8 (
    .I0(inst_LPM_MUX19_4_f7_5622),
    .I1(inst_LPM_MUX19_3_f7_5625),
    .S(inst_LPM_FF_0_4780),
    .O(basesoc_sram_bus_dat_r[19])
  );
  MUXF7   inst_LPM_MUX19_4_f7 (
    .I0(inst_LPM_MUX19_6_5623),
    .I1(inst_LPM_MUX19_51_5624),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX19_4_f7_5622)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_6 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N165),
    .I3(N229),
    .I4(N101),
    .I5(N37),
    .O(inst_LPM_MUX19_6_5623)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_51 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N421),
    .I3(N485),
    .I4(N357),
    .I5(N293),
    .O(inst_LPM_MUX19_51_5624)
  );
  MUXF7   inst_LPM_MUX19_3_f7 (
    .I0(inst_LPM_MUX19_5_5626),
    .I1(inst_LPM_MUX19_4_5627),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX19_3_f7_5625)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_5 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N677),
    .I3(N741),
    .I4(N613),
    .I5(N549),
    .O(inst_LPM_MUX19_5_5626)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_4 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N933),
    .I3(N997),
    .I4(N869),
    .I5(N805),
    .O(inst_LPM_MUX19_4_5627)
  );
  MUXF8   inst_LPM_MUX21_2_f8 (
    .I0(inst_LPM_MUX21_4_f7_5628),
    .I1(inst_LPM_MUX21_3_f7_5631),
    .S(inst_LPM_FF_0_4780),
    .O(basesoc_sram_bus_dat_r[21])
  );
  MUXF7   inst_LPM_MUX21_4_f7 (
    .I0(inst_LPM_MUX21_6_5629),
    .I1(inst_LPM_MUX21_51_5630),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX21_4_f7_5628)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_6 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N167),
    .I3(N231),
    .I4(N103),
    .I5(N39),
    .O(inst_LPM_MUX21_6_5629)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_51 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N423),
    .I3(N487),
    .I4(N359),
    .I5(N295),
    .O(inst_LPM_MUX21_51_5630)
  );
  MUXF7   inst_LPM_MUX21_3_f7 (
    .I0(inst_LPM_MUX21_5_5632),
    .I1(inst_LPM_MUX21_4_5633),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX21_3_f7_5631)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_5 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N679),
    .I3(N743),
    .I4(N615),
    .I5(N551),
    .O(inst_LPM_MUX21_5_5632)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_4 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N935),
    .I3(N999),
    .I4(N871),
    .I5(N807),
    .O(inst_LPM_MUX21_4_5633)
  );
  MUXF8   inst_LPM_MUX22_2_f8 (
    .I0(inst_LPM_MUX22_4_f7_5634),
    .I1(inst_LPM_MUX22_3_f7_5637),
    .S(inst_LPM_FF_0_4780),
    .O(basesoc_sram_bus_dat_r[22])
  );
  MUXF7   inst_LPM_MUX22_4_f7 (
    .I0(inst_LPM_MUX22_6_5635),
    .I1(inst_LPM_MUX22_51_5636),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX22_4_f7_5634)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_6 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N168),
    .I3(N232),
    .I4(N104),
    .I5(N40),
    .O(inst_LPM_MUX22_6_5635)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_51 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N424),
    .I3(N488),
    .I4(N360),
    .I5(N296),
    .O(inst_LPM_MUX22_51_5636)
  );
  MUXF7   inst_LPM_MUX22_3_f7 (
    .I0(inst_LPM_MUX22_5_5638),
    .I1(inst_LPM_MUX22_4_5639),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX22_3_f7_5637)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_5 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N680),
    .I3(N744),
    .I4(N616),
    .I5(N552),
    .O(inst_LPM_MUX22_5_5638)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_4 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N936),
    .I3(N1000),
    .I4(N872),
    .I5(N808),
    .O(inst_LPM_MUX22_4_5639)
  );
  MUXF8   inst_LPM_MUX25_2_f8 (
    .I0(inst_LPM_MUX25_4_f7_5640),
    .I1(inst_LPM_MUX25_3_f7_5643),
    .S(inst_LPM_FF_0_4780),
    .O(basesoc_sram_bus_dat_r[25])
  );
  MUXF7   inst_LPM_MUX25_4_f7 (
    .I0(inst_LPM_MUX25_6_5641),
    .I1(inst_LPM_MUX25_51_5642),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX25_4_f7_5640)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_6 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N171),
    .I3(N235),
    .I4(N107),
    .I5(N43),
    .O(inst_LPM_MUX25_6_5641)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_51 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N427),
    .I3(N491),
    .I4(N363),
    .I5(N299),
    .O(inst_LPM_MUX25_51_5642)
  );
  MUXF7   inst_LPM_MUX25_3_f7 (
    .I0(inst_LPM_MUX25_5_5644),
    .I1(inst_LPM_MUX25_4_5645),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX25_3_f7_5643)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_5 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N683),
    .I3(N747),
    .I4(N619),
    .I5(N555),
    .O(inst_LPM_MUX25_5_5644)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_4 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N939),
    .I3(N1003),
    .I4(N875),
    .I5(N811),
    .O(inst_LPM_MUX25_4_5645)
  );
  MUXF8   inst_LPM_MUX23_2_f8 (
    .I0(inst_LPM_MUX23_4_f7_5646),
    .I1(inst_LPM_MUX23_3_f7_5649),
    .S(inst_LPM_FF_0_4780),
    .O(basesoc_sram_bus_dat_r[23])
  );
  MUXF7   inst_LPM_MUX23_4_f7 (
    .I0(inst_LPM_MUX23_6_5647),
    .I1(inst_LPM_MUX23_51_5648),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX23_4_f7_5646)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_6 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N169),
    .I3(N233),
    .I4(N105),
    .I5(N41),
    .O(inst_LPM_MUX23_6_5647)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_51 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N425),
    .I3(N489),
    .I4(N361),
    .I5(N297),
    .O(inst_LPM_MUX23_51_5648)
  );
  MUXF7   inst_LPM_MUX23_3_f7 (
    .I0(inst_LPM_MUX23_5_5650),
    .I1(inst_LPM_MUX23_4_5651),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX23_3_f7_5649)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_5 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N681),
    .I3(N745),
    .I4(N617),
    .I5(N553),
    .O(inst_LPM_MUX23_5_5650)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_4 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N937),
    .I3(N1001),
    .I4(N873),
    .I5(N809),
    .O(inst_LPM_MUX23_4_5651)
  );
  MUXF8   inst_LPM_MUX24_2_f8 (
    .I0(inst_LPM_MUX24_4_f7_5652),
    .I1(inst_LPM_MUX24_3_f7_5655),
    .S(inst_LPM_FF_0_4780),
    .O(basesoc_sram_bus_dat_r[24])
  );
  MUXF7   inst_LPM_MUX24_4_f7 (
    .I0(inst_LPM_MUX24_6_5653),
    .I1(inst_LPM_MUX24_51_5654),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX24_4_f7_5652)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_6 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N170),
    .I3(N234),
    .I4(N106),
    .I5(N42),
    .O(inst_LPM_MUX24_6_5653)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_51 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N426),
    .I3(N490),
    .I4(N362),
    .I5(N298),
    .O(inst_LPM_MUX24_51_5654)
  );
  MUXF7   inst_LPM_MUX24_3_f7 (
    .I0(inst_LPM_MUX24_5_5656),
    .I1(inst_LPM_MUX24_4_5657),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX24_3_f7_5655)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_5 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N682),
    .I3(N746),
    .I4(N618),
    .I5(N554),
    .O(inst_LPM_MUX24_5_5656)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_4 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N938),
    .I3(N1002),
    .I4(N874),
    .I5(N810),
    .O(inst_LPM_MUX24_4_5657)
  );
  MUXF8   inst_LPM_MUX26_2_f8 (
    .I0(inst_LPM_MUX26_4_f7_5658),
    .I1(inst_LPM_MUX26_3_f7_5661),
    .S(inst_LPM_FF_0_4780),
    .O(basesoc_sram_bus_dat_r[26])
  );
  MUXF7   inst_LPM_MUX26_4_f7 (
    .I0(inst_LPM_MUX26_6_5659),
    .I1(inst_LPM_MUX26_51_5660),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX26_4_f7_5658)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_6 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N172),
    .I3(N236),
    .I4(N108),
    .I5(N44),
    .O(inst_LPM_MUX26_6_5659)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_51 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N428),
    .I3(N492),
    .I4(N364),
    .I5(N300),
    .O(inst_LPM_MUX26_51_5660)
  );
  MUXF7   inst_LPM_MUX26_3_f7 (
    .I0(inst_LPM_MUX26_5_5662),
    .I1(inst_LPM_MUX26_4_5663),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX26_3_f7_5661)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_5 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N684),
    .I3(N748),
    .I4(N620),
    .I5(N556),
    .O(inst_LPM_MUX26_5_5662)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_4 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N940),
    .I3(N1004),
    .I4(N876),
    .I5(N812),
    .O(inst_LPM_MUX26_4_5663)
  );
  MUXF8   inst_LPM_MUX27_2_f8 (
    .I0(inst_LPM_MUX27_4_f7_5664),
    .I1(inst_LPM_MUX27_3_f7_5667),
    .S(inst_LPM_FF_0_4780),
    .O(basesoc_sram_bus_dat_r[27])
  );
  MUXF7   inst_LPM_MUX27_4_f7 (
    .I0(inst_LPM_MUX27_6_5665),
    .I1(inst_LPM_MUX27_51_5666),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX27_4_f7_5664)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_6 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N173),
    .I3(N237),
    .I4(N109),
    .I5(N45),
    .O(inst_LPM_MUX27_6_5665)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_51 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N429),
    .I3(N493),
    .I4(N365),
    .I5(N301),
    .O(inst_LPM_MUX27_51_5666)
  );
  MUXF7   inst_LPM_MUX27_3_f7 (
    .I0(inst_LPM_MUX27_5_5668),
    .I1(inst_LPM_MUX27_4_5669),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX27_3_f7_5667)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_5 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N685),
    .I3(N749),
    .I4(N621),
    .I5(N557),
    .O(inst_LPM_MUX27_5_5668)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_4 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N941),
    .I3(N1005),
    .I4(N877),
    .I5(N813),
    .O(inst_LPM_MUX27_4_5669)
  );
  MUXF8   inst_LPM_MUX30_2_f8 (
    .I0(inst_LPM_MUX30_4_f7_5670),
    .I1(inst_LPM_MUX30_3_f7_5673),
    .S(inst_LPM_FF_0_4780),
    .O(basesoc_sram_bus_dat_r[30])
  );
  MUXF7   inst_LPM_MUX30_4_f7 (
    .I0(inst_LPM_MUX30_6_5671),
    .I1(inst_LPM_MUX30_51_5672),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX30_4_f7_5670)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_6 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N176),
    .I3(N240),
    .I4(N112),
    .I5(N48),
    .O(inst_LPM_MUX30_6_5671)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_51 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N432),
    .I3(N496),
    .I4(N368),
    .I5(N304),
    .O(inst_LPM_MUX30_51_5672)
  );
  MUXF7   inst_LPM_MUX30_3_f7 (
    .I0(inst_LPM_MUX30_5_5674),
    .I1(inst_LPM_MUX30_4_5675),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX30_3_f7_5673)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_5 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N688),
    .I3(N752),
    .I4(N624),
    .I5(N560),
    .O(inst_LPM_MUX30_5_5674)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_4 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N944),
    .I3(N1008),
    .I4(N880),
    .I5(N816),
    .O(inst_LPM_MUX30_4_5675)
  );
  MUXF8   inst_LPM_MUX28_2_f8 (
    .I0(inst_LPM_MUX28_4_f7_5676),
    .I1(inst_LPM_MUX28_3_f7_5679),
    .S(inst_LPM_FF_0_4780),
    .O(basesoc_sram_bus_dat_r[28])
  );
  MUXF7   inst_LPM_MUX28_4_f7 (
    .I0(inst_LPM_MUX28_6_5677),
    .I1(inst_LPM_MUX28_51_5678),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX28_4_f7_5676)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_6 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N174),
    .I3(N238),
    .I4(N110),
    .I5(N46),
    .O(inst_LPM_MUX28_6_5677)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_51 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N430),
    .I3(N494),
    .I4(N366),
    .I5(N302),
    .O(inst_LPM_MUX28_51_5678)
  );
  MUXF7   inst_LPM_MUX28_3_f7 (
    .I0(inst_LPM_MUX28_5_5680),
    .I1(inst_LPM_MUX28_4_5681),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX28_3_f7_5679)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_5 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N686),
    .I3(N750),
    .I4(N622),
    .I5(N558),
    .O(inst_LPM_MUX28_5_5680)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_4 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N942),
    .I3(N1006),
    .I4(N878),
    .I5(N814),
    .O(inst_LPM_MUX28_4_5681)
  );
  MUXF8   inst_LPM_MUX29_2_f8 (
    .I0(inst_LPM_MUX29_4_f7_5682),
    .I1(inst_LPM_MUX29_3_f7_5685),
    .S(inst_LPM_FF_0_4780),
    .O(basesoc_sram_bus_dat_r[29])
  );
  MUXF7   inst_LPM_MUX29_4_f7 (
    .I0(inst_LPM_MUX29_6_5683),
    .I1(inst_LPM_MUX29_51_5684),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX29_4_f7_5682)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_6 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N175),
    .I3(N239),
    .I4(N111),
    .I5(N47),
    .O(inst_LPM_MUX29_6_5683)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_51 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N431),
    .I3(N495),
    .I4(N367),
    .I5(N303),
    .O(inst_LPM_MUX29_51_5684)
  );
  MUXF7   inst_LPM_MUX29_3_f7 (
    .I0(inst_LPM_MUX29_5_5686),
    .I1(inst_LPM_MUX29_4_5687),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX29_3_f7_5685)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_5 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N687),
    .I3(N751),
    .I4(N623),
    .I5(N559),
    .O(inst_LPM_MUX29_5_5686)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_4 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N943),
    .I3(N1007),
    .I4(N879),
    .I5(N815),
    .O(inst_LPM_MUX29_4_5687)
  );
  MUXF8   inst_LPM_MUX31_2_f8 (
    .I0(inst_LPM_MUX31_4_f7_5688),
    .I1(inst_LPM_MUX31_3_f7_5691),
    .S(inst_LPM_FF_0_4780),
    .O(basesoc_sram_bus_dat_r[31])
  );
  MUXF7   inst_LPM_MUX31_4_f7 (
    .I0(inst_LPM_MUX31_6_5689),
    .I1(inst_LPM_MUX31_51_5690),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX31_4_f7_5688)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_6 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N177),
    .I3(N241),
    .I4(N113),
    .I5(N49),
    .O(inst_LPM_MUX31_6_5689)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_51 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N433),
    .I3(N497),
    .I4(N369),
    .I5(N305),
    .O(inst_LPM_MUX31_51_5690)
  );
  MUXF7   inst_LPM_MUX31_3_f7 (
    .I0(inst_LPM_MUX31_5_5692),
    .I1(inst_LPM_MUX31_4_5693),
    .S(inst_LPM_FF_1_4779),
    .O(inst_LPM_MUX31_3_f7_5691)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_5 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N689),
    .I3(N753),
    .I4(N625),
    .I5(N561),
    .O(inst_LPM_MUX31_5_5692)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_4 (
    .I0(inst_LPM_FF_2_4778),
    .I1(inst_LPM_FF_3_4777),
    .I2(N945),
    .I3(N1009),
    .I4(N881),
    .I5(N817),
    .O(inst_LPM_MUX31_4_5693)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<0>  (
    .I0(\picorv32/mem_addr [15]),
    .I1(\picorv32/mem_addr [14]),
    .I2(\picorv32/mem_addr [13]),
    .I3(_n6525[2]),
    .I4(_n6525[1]),
    .I5(_n6525[0]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<0>_5694 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<0>_5694 ),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<0>_5695 )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<1>  (
    .I0(\picorv32/mem_addr [18]),
    .I1(\picorv32/mem_addr [17]),
    .I2(\picorv32/mem_addr [16]),
    .I3(_n6525[5]),
    .I4(_n6525[4]),
    .I5(_n6525[3]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<1>_5696 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<1>  (
    .CI(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<0>_5695 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<1>_5696 ),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<1>_5697 )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<2>  (
    .I0(\picorv32/mem_addr [21]),
    .I1(\picorv32/mem_addr [20]),
    .I2(\picorv32/mem_addr [19]),
    .I3(_n6525[8]),
    .I4(_n6525[7]),
    .I5(_n6525[6]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<2>_5698 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<2>  (
    .CI(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<1>_5697 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<2>_5698 ),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<2>_5699 )
  );
  LUT6 #(
    .INIT ( 64'h8008400420021001 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<3>  (
    .I0(\picorv32/mem_addr [23]),
    .I1(\picorv32/mem_addr [22]),
    .I2(\picorv32/mem_addr [24]),
    .I3(_n6525[11]),
    .I4(_n6525[10]),
    .I5(_n6525[9]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<3>_5700 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<3>  (
    .CI(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<2>_5699 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<3>_5700 ),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<3>_5701 )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<4>  (
    .I0(\picorv32/mem_addr [27]),
    .I1(\picorv32/mem_addr [26]),
    .I2(\picorv32/mem_addr [25]),
    .I3(_n6525[14]),
    .I4(_n6525[13]),
    .I5(_n6525[12]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<4>_5702 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<4>  (
    .CI(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<3>_5701 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<4>_5702 ),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<4>_5703 )
  );
  LUT6 #(
    .INIT ( 64'h8040080420100201 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<5>  (
    .I0(\picorv32/mem_addr [30]),
    .I1(\picorv32/mem_addr [28]),
    .I2(\picorv32/mem_addr [29]),
    .I3(_n6525[17]),
    .I4(_n6525[16]),
    .I5(_n6525[15]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<5>_5704 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<5>  (
    .CI(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<4>_5703 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<5>_5704 ),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<5>_5705 )
  );
  LUT6 #(
    .INIT ( 64'h0001000000000001 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<6>  (
    .I0(_n6525[19]),
    .I1(_n6525[20]),
    .I2(_n6525[21]),
    .I3(_n6525[22]),
    .I4(_n6525[18]),
    .I5(\picorv32/mem_addr [31]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<6>_5706 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<6>  (
    .CI(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<5>_5705 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<6>_5706 ),
    .O(\basesoc_tag_do_tag[22]_GND_1_o_equal_824_o )
  );
  IBUFG #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IOSTANDARD ( "DEFAULT" ))
  IBUFG_0 (
    .I(clk100),
    .O(crg_clk100a)
  );
  BUFIO2 #(
    .DIVIDE_BYPASS ( "TRUE" ),
    .I_INVERT ( "FALSE" ),
    .USE_DOUBLER ( "FALSE" ),
    .DIVIDE ( 1 ))
  BUFIO2_1 (
    .DIVCLK(crg_clk100b),
    .IOCLK(NLW_BUFIO2_IOCLK_UNCONNECTED),
    .I(crg_clk100a),
    .SERDESSTROBE(NLW_BUFIO2_SERDESSTROBE_UNCONNECTED)
  );
  DCM_CLKGEN #(
    .SPREAD_SPECTRUM ( "NONE" ),
    .STARTUP_WAIT ( "FALSE" ),
    .CLKFXDV_DIVIDE ( 2 ),
    .CLKFX_DIVIDE ( 4 ),
    .CLKFX_MULTIPLY ( 2 ),
    .CLKFX_MD_MAX ( 0.500000 ),
    .CLKIN_PERIOD ( 10.000000 ))
  crg_periph_dcm_clkgen (
    .CLKFX180(NLW_crg_periph_dcm_clkgen_CLKFX180_UNCONNECTED),
    .CLKIN(crg_clk100a),
    .PROGDATA(NLW_crg_periph_dcm_clkgen_PROGDATA_UNCONNECTED),
    .CLKFX(base50_clk),
    .PROGEN(NLW_crg_periph_dcm_clkgen_PROGEN_UNCONNECTED),
    .PROGDONE(NLW_crg_periph_dcm_clkgen_PROGDONE_UNCONNECTED),
    .CLKFXDV(NLW_crg_periph_dcm_clkgen_CLKFXDV_UNCONNECTED),
    .FREEZEDCM(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PROGCLK(NLW_crg_periph_dcm_clkgen_PROGCLK_UNCONNECTED),
    .RST(sys_rst),
    .LOCKED(crg_dcm_base50_locked),
    .STATUS({\NLW_crg_periph_dcm_clkgen_STATUS<2>_UNCONNECTED , \NLW_crg_periph_dcm_clkgen_STATUS<1>_UNCONNECTED })
  );
  PLL_ADV #(
    .BANDWIDTH ( "OPTIMIZED" ),
    .CLKFBOUT_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT0_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT1_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT2_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT3_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT4_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT5_DESKEW_ADJUST ( "NONE" ),
    .CLK_FEEDBACK ( "CLKFBOUT" ),
    .COMPENSATION ( "INTERNAL" ),
    .EN_REL ( "FALSE" ),
    .PLL_PMCD_MODE ( "FALSE" ),
    .RESET_ON_LOSS_OF_LOCK ( "FALSE" ),
    .RST_DEASSERT_CLK ( "CLKIN1" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .CLKFBOUT_MULT ( 4 ),
    .CLKOUT0_DIVIDE ( 1 ),
    .CLKOUT1_DIVIDE ( 6 ),
    .CLKOUT2_DIVIDE ( 2 ),
    .CLKOUT3_DIVIDE ( 2 ),
    .CLKOUT4_DIVIDE ( 4 ),
    .CLKOUT5_DIVIDE ( 8 ),
    .DIVCLK_DIVIDE ( 1 ),
    .CLKFBOUT_PHASE ( 0.000000 ),
    .CLKIN1_PERIOD ( 10.000000 ),
    .CLKIN2_PERIOD ( 0.000000 ),
    .CLKOUT0_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT0_PHASE ( 0.000000 ),
    .CLKOUT1_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT1_PHASE ( 0.000000 ),
    .CLKOUT2_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT2_PHASE ( 230.000000 ),
    .CLKOUT3_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT3_PHASE ( 210.000000 ),
    .CLKOUT4_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT4_PHASE ( 0.000000 ),
    .CLKOUT5_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT5_PHASE ( 0.000000 ),
    .REF_JITTER ( 0.010000 ))
  crg_pll_adv (
    .CLKOUT3(crg_unbuf_sdram_half_b),
    .CLKFBIN(crg_pll_fb),
    .CLKOUTDCM3(NLW_crg_pll_adv_CLKOUTDCM3_UNCONNECTED),
    .CLKFBOUT(crg_pll_fb),
    .DCLK(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKOUTDCM4(NLW_crg_pll_adv_CLKOUTDCM4_UNCONNECTED),
    .CLKOUT1(crg_unbuf_encoder),
    .DEN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKOUT5(crg_unbuf_sys),
    .CLKINSEL(basesoc_sdram_tfawcon_ready),
    .CLKIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKOUTDCM2(NLW_crg_pll_adv_CLKOUTDCM2_UNCONNECTED),
    .DRDY(NLW_crg_pll_adv_DRDY_UNCONNECTED),
    .CLKOUTDCM1(NLW_crg_pll_adv_CLKOUTDCM1_UNCONNECTED),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DWE(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKOUTDCM5(NLW_crg_pll_adv_CLKOUTDCM5_UNCONNECTED),
    .CLKFBDCM(NLW_crg_pll_adv_CLKFBDCM_UNCONNECTED),
    .CLKOUT0(crg_unbuf_sdram_full),
    .CLKOUT4(crg_unbuf_sys2x),
    .REL(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKIN1(crg_clk100b),
    .CLKOUT2(crg_unbuf_sdram_half_a),
    .CLKOUTDCM0(NLW_crg_pll_adv_CLKOUTDCM0_UNCONNECTED),
    .LOCKED(crg_pll_lckd),
    .DADDR({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DI({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DO({\NLW_crg_pll_adv_DO<15>_UNCONNECTED , \NLW_crg_pll_adv_DO<14>_UNCONNECTED , \NLW_crg_pll_adv_DO<13>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<12>_UNCONNECTED , \NLW_crg_pll_adv_DO<11>_UNCONNECTED , \NLW_crg_pll_adv_DO<10>_UNCONNECTED , \NLW_crg_pll_adv_DO<9>_UNCONNECTED 
, \NLW_crg_pll_adv_DO<8>_UNCONNECTED , \NLW_crg_pll_adv_DO<7>_UNCONNECTED , \NLW_crg_pll_adv_DO<6>_UNCONNECTED , \NLW_crg_pll_adv_DO<5>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<4>_UNCONNECTED , \NLW_crg_pll_adv_DO<3>_UNCONNECTED , \NLW_crg_pll_adv_DO<2>_UNCONNECTED , \NLW_crg_pll_adv_DO<1>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<0>_UNCONNECTED })
  );
  BUFPLL #(
    .ENABLE_SYNC ( "TRUE" ),
    .DIVIDE ( 4 ))
  sdram_full_bufpll (
    .IOCLK(sdram_full_wr_clk),
    .LOCK(NLW_sdram_full_bufpll_LOCK_UNCONNECTED),
    .SERDESSTROBE(crg_clk8x_wr_strb),
    .PLLIN(crg_unbuf_sdram_full),
    .GCLK(sys2x_clk),
    .LOCKED(crg_pll_lckd)
  );
  BUFG   encoder_bufg (
    .O(encoder_clk),
    .I(crg_unbuf_encoder)
  );
  BUFG   sdram_half_a_bufpll (
    .O(sdram_half_clk),
    .I(crg_unbuf_sdram_half_a)
  );
  BUFG   sdram_half_b_bufpll (
    .O(crg_clk_sdram_half_shifted),
    .I(crg_unbuf_sdram_half_b)
  );
  BUFG   sys2x_bufg (
    .O(sys2x_clk),
    .I(crg_unbuf_sys2x)
  );
  BUFG   sys_bufg (
    .O(sys_clk),
    .I(crg_unbuf_sys)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_2 (
    .SHIFTOUT1(NLW_OSERDES2_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[0]),
    .D3(half_rate_phy_record3_wrdata[16]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[0]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1_392),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[0]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1_392),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[16]),
    .D4(half_rate_phy_record3_wrdata[0]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1_392),
    .SHIFTOUT2(NLW_OSERDES2_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1_392)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_1 (
    .SHIFTOUT1(NLW_OSERDES2_1_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[1]),
    .D3(half_rate_phy_record3_wrdata[17]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[1]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1_392),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_1_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[1]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1_392),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[17]),
    .D4(half_rate_phy_record3_wrdata[1]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1_392),
    .SHIFTOUT2(NLW_OSERDES2_1_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_1_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1_392)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_2_3357 (
    .SHIFTOUT1(NLW_OSERDES2_2_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[2]),
    .D3(half_rate_phy_record3_wrdata[18]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[2]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1_392),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_2_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[2]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1_392),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[18]),
    .D4(half_rate_phy_record3_wrdata[2]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1_392),
    .SHIFTOUT2(NLW_OSERDES2_2_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_2_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1_392)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_3 (
    .SHIFTOUT1(NLW_OSERDES2_3_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[3]),
    .D3(half_rate_phy_record3_wrdata[19]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[3]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1_392),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_3_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[3]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1_392),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[19]),
    .D4(half_rate_phy_record3_wrdata[3]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1_392),
    .SHIFTOUT2(NLW_OSERDES2_3_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_3_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1_392)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_4 (
    .SHIFTOUT1(NLW_OSERDES2_4_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[4]),
    .D3(half_rate_phy_record3_wrdata[20]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[4]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1_392),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_4_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[4]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1_392),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[20]),
    .D4(half_rate_phy_record3_wrdata[4]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1_392),
    .SHIFTOUT2(NLW_OSERDES2_4_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_4_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1_392)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_5 (
    .SHIFTOUT1(NLW_OSERDES2_5_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[5]),
    .D3(half_rate_phy_record3_wrdata[21]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[5]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1_392),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_5_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[5]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1_392),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[21]),
    .D4(half_rate_phy_record3_wrdata[5]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1_392),
    .SHIFTOUT2(NLW_OSERDES2_5_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_5_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1_392)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_6 (
    .SHIFTOUT1(NLW_OSERDES2_6_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[6]),
    .D3(half_rate_phy_record3_wrdata[22]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[6]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1_392),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_6_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[6]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1_392),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[22]),
    .D4(half_rate_phy_record3_wrdata[6]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1_392),
    .SHIFTOUT2(NLW_OSERDES2_6_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_6_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1_392)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_7 (
    .SHIFTOUT1(NLW_OSERDES2_7_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[7]),
    .D3(half_rate_phy_record3_wrdata[23]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[7]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1_392),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_7_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[7]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1_392),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[23]),
    .D4(half_rate_phy_record3_wrdata[7]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1_392),
    .SHIFTOUT2(NLW_OSERDES2_7_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_7_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1_392)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_8 (
    .SHIFTOUT1(NLW_OSERDES2_8_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[8]),
    .D3(half_rate_phy_record3_wrdata[24]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[8]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1_392),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_8_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[8]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1_392),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[24]),
    .D4(half_rate_phy_record3_wrdata[8]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1_392),
    .SHIFTOUT2(NLW_OSERDES2_8_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_8_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1_392)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_9 (
    .SHIFTOUT1(NLW_OSERDES2_9_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[9]),
    .D3(half_rate_phy_record3_wrdata[25]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[9]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1_392),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_9_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[9]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1_392),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[25]),
    .D4(half_rate_phy_record3_wrdata[9]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1_392),
    .SHIFTOUT2(NLW_OSERDES2_9_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_9_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1_392)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_10 (
    .SHIFTOUT1(NLW_OSERDES2_10_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[10]),
    .D3(half_rate_phy_record3_wrdata[26]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[10]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1_392),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_10_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[10]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1_392),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[26]),
    .D4(half_rate_phy_record3_wrdata[10]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1_392),
    .SHIFTOUT2(NLW_OSERDES2_10_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_10_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1_392)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_11 (
    .SHIFTOUT1(NLW_OSERDES2_11_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[11]),
    .D3(half_rate_phy_record3_wrdata[27]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[11]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1_392),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_11_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[11]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1_392),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[27]),
    .D4(half_rate_phy_record3_wrdata[11]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1_392),
    .SHIFTOUT2(NLW_OSERDES2_11_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_11_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1_392)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_12 (
    .SHIFTOUT1(NLW_OSERDES2_12_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[12]),
    .D3(half_rate_phy_record3_wrdata[28]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[12]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1_392),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_12_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[12]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1_392),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[28]),
    .D4(half_rate_phy_record3_wrdata[12]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1_392),
    .SHIFTOUT2(NLW_OSERDES2_12_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_12_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1_392)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_13 (
    .SHIFTOUT1(NLW_OSERDES2_13_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[13]),
    .D3(half_rate_phy_record3_wrdata[29]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[13]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1_392),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_13_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[13]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1_392),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[29]),
    .D4(half_rate_phy_record3_wrdata[13]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1_392),
    .SHIFTOUT2(NLW_OSERDES2_13_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_13_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1_392)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_14 (
    .SHIFTOUT1(NLW_OSERDES2_14_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[14]),
    .D3(half_rate_phy_record3_wrdata[30]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[14]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1_392),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_14_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[14]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1_392),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[30]),
    .D4(half_rate_phy_record3_wrdata[14]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1_392),
    .SHIFTOUT2(NLW_OSERDES2_14_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_14_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1_392)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_15 (
    .SHIFTOUT1(NLW_OSERDES2_15_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[15]),
    .D3(half_rate_phy_record3_wrdata[31]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[15]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1_392),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_15_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[15]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1_392),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[31]),
    .D4(half_rate_phy_record3_wrdata[15]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1_392),
    .SHIFTOUT2(NLW_OSERDES2_15_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_15_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1_392)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_16 (
    .SHIFTOUT1(NLW_OSERDES2_16_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata_mask[0]),
    .D3(half_rate_phy_record2_wrdata_mask[0]),
    .CLKDIV(sys2x_clk),
    .TQ(NLW_OSERDES2_16_TQ_UNCONNECTED),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(NLW_OSERDES2_16_T4_UNCONNECTED),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_16_SHIFTOUT3_UNCONNECTED),
    .OQ(ddram_dm_0_OBUF_110),
    .CLK0(sdram_full_wr_clk),
    .T1(NLW_OSERDES2_16_T1_UNCONNECTED),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata_mask[0]),
    .D4(half_rate_phy_record2_wrdata_mask[0]),
    .TCE(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T3(NLW_OSERDES2_16_T3_UNCONNECTED),
    .SHIFTOUT2(NLW_OSERDES2_16_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_16_SHIFTOUT4_UNCONNECTED),
    .T2(NLW_OSERDES2_16_T2_UNCONNECTED)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_17 (
    .SHIFTOUT1(NLW_OSERDES2_17_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata_mask[0]),
    .D3(half_rate_phy_record2_wrdata_mask[0]),
    .CLKDIV(sys2x_clk),
    .TQ(NLW_OSERDES2_17_TQ_UNCONNECTED),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(NLW_OSERDES2_17_T4_UNCONNECTED),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_17_SHIFTOUT3_UNCONNECTED),
    .OQ(ddram_dm_1_OBUF_111),
    .CLK0(sdram_full_wr_clk),
    .T1(NLW_OSERDES2_17_T1_UNCONNECTED),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata_mask[0]),
    .D4(half_rate_phy_record2_wrdata_mask[0]),
    .TCE(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T3(NLW_OSERDES2_17_T3_UNCONNECTED),
    .SHIFTOUT2(NLW_OSERDES2_17_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_17_SHIFTOUT4_UNCONNECTED),
    .T2(NLW_OSERDES2_17_T2_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_3 (
    .CFB0(NLW_ISERDES2_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[16]),
    .DFB(NLW_ISERDES2_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[0]),
    .Q2(half_rate_phy_record0_rddata[0]),
    .Q1(half_rate_phy_record0_rddata[16]),
    .FABRICOUT(NLW_ISERDES2_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[0]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_1 (
    .CFB0(NLW_ISERDES2_1_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[17]),
    .DFB(NLW_ISERDES2_1_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_1_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_1_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_1_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_1_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[1]),
    .Q2(half_rate_phy_record0_rddata[1]),
    .Q1(half_rate_phy_record0_rddata[17]),
    .FABRICOUT(NLW_ISERDES2_1_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[1]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_1_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_2 (
    .CFB0(NLW_ISERDES2_2_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[18]),
    .DFB(NLW_ISERDES2_2_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_2_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_2_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_2_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_2_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[2]),
    .Q2(half_rate_phy_record0_rddata[2]),
    .Q1(half_rate_phy_record0_rddata[18]),
    .FABRICOUT(NLW_ISERDES2_2_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[2]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_2_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_3_3376 (
    .CFB0(NLW_ISERDES2_3_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[19]),
    .DFB(NLW_ISERDES2_3_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_3_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_3_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_3_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_3_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[3]),
    .Q2(half_rate_phy_record0_rddata[3]),
    .Q1(half_rate_phy_record0_rddata[19]),
    .FABRICOUT(NLW_ISERDES2_3_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[3]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_3_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_4 (
    .CFB0(NLW_ISERDES2_4_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[20]),
    .DFB(NLW_ISERDES2_4_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_4_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_4_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_4_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_4_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[4]),
    .Q2(half_rate_phy_record0_rddata[4]),
    .Q1(half_rate_phy_record0_rddata[20]),
    .FABRICOUT(NLW_ISERDES2_4_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[4]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_4_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_5 (
    .CFB0(NLW_ISERDES2_5_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[21]),
    .DFB(NLW_ISERDES2_5_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_5_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_5_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_5_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_5_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[5]),
    .Q2(half_rate_phy_record0_rddata[5]),
    .Q1(half_rate_phy_record0_rddata[21]),
    .FABRICOUT(NLW_ISERDES2_5_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[5]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_5_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_6 (
    .CFB0(NLW_ISERDES2_6_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[22]),
    .DFB(NLW_ISERDES2_6_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_6_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_6_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_6_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_6_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[6]),
    .Q2(half_rate_phy_record0_rddata[6]),
    .Q1(half_rate_phy_record0_rddata[22]),
    .FABRICOUT(NLW_ISERDES2_6_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[6]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_6_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_7 (
    .CFB0(NLW_ISERDES2_7_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[23]),
    .DFB(NLW_ISERDES2_7_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_7_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_7_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_7_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_7_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[7]),
    .Q2(half_rate_phy_record0_rddata[7]),
    .Q1(half_rate_phy_record0_rddata[23]),
    .FABRICOUT(NLW_ISERDES2_7_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[7]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_7_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_8 (
    .CFB0(NLW_ISERDES2_8_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[24]),
    .DFB(NLW_ISERDES2_8_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_8_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_8_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_8_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_8_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[8]),
    .Q2(half_rate_phy_record0_rddata[8]),
    .Q1(half_rate_phy_record0_rddata[24]),
    .FABRICOUT(NLW_ISERDES2_8_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[8]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_8_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_9 (
    .CFB0(NLW_ISERDES2_9_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[25]),
    .DFB(NLW_ISERDES2_9_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_9_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_9_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_9_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_9_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[9]),
    .Q2(half_rate_phy_record0_rddata[9]),
    .Q1(half_rate_phy_record0_rddata[25]),
    .FABRICOUT(NLW_ISERDES2_9_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[9]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_9_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_10 (
    .CFB0(NLW_ISERDES2_10_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[26]),
    .DFB(NLW_ISERDES2_10_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_10_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_10_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_10_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_10_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[10]),
    .Q2(half_rate_phy_record0_rddata[10]),
    .Q1(half_rate_phy_record0_rddata[26]),
    .FABRICOUT(NLW_ISERDES2_10_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[10]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_10_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_11 (
    .CFB0(NLW_ISERDES2_11_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[27]),
    .DFB(NLW_ISERDES2_11_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_11_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_11_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_11_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_11_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[11]),
    .Q2(half_rate_phy_record0_rddata[11]),
    .Q1(half_rate_phy_record0_rddata[27]),
    .FABRICOUT(NLW_ISERDES2_11_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[11]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_11_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_12 (
    .CFB0(NLW_ISERDES2_12_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[28]),
    .DFB(NLW_ISERDES2_12_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_12_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_12_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_12_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_12_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[12]),
    .Q2(half_rate_phy_record0_rddata[12]),
    .Q1(half_rate_phy_record0_rddata[28]),
    .FABRICOUT(NLW_ISERDES2_12_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[12]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_12_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_13 (
    .CFB0(NLW_ISERDES2_13_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[29]),
    .DFB(NLW_ISERDES2_13_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_13_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_13_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_13_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_13_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[13]),
    .Q2(half_rate_phy_record0_rddata[13]),
    .Q1(half_rate_phy_record0_rddata[29]),
    .FABRICOUT(NLW_ISERDES2_13_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[13]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_13_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_14 (
    .CFB0(NLW_ISERDES2_14_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[30]),
    .DFB(NLW_ISERDES2_14_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_14_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_14_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_14_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_14_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[14]),
    .Q2(half_rate_phy_record0_rddata[14]),
    .Q1(half_rate_phy_record0_rddata[30]),
    .FABRICOUT(NLW_ISERDES2_14_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[14]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_14_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_15 (
    .CFB0(NLW_ISERDES2_15_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[31]),
    .DFB(NLW_ISERDES2_15_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_15_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_15_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_15_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_15_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[15]),
    .Q2(half_rate_phy_record0_rddata[15]),
    .Q1(half_rate_phy_record0_rddata[31]),
    .FABRICOUT(NLW_ISERDES2_15_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[15]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_15_SHIFTOUT_UNCONNECTED)
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C0" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_1 (
    .D0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(basesoc_sdram_tfawcon_ready),
    .C0(sdram_half_clk),
    .C1(half_rate_phy_sdram_half_clk_n),
    .CE(basesoc_sdram_tfawcon_ready),
    .R(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .Q(half_rate_phy_dqs_o[0])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C0" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_2 (
    .D0(half_rate_phy_dqs_t_d0),
    .D1(half_rate_phy_dqs_t_d1),
    .C0(sdram_half_clk),
    .C1(half_rate_phy_sdram_half_clk_n),
    .CE(basesoc_sdram_tfawcon_ready),
    .R(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .Q(half_rate_phy_dqs_t[0])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C0" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_3 (
    .D0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(basesoc_sdram_tfawcon_ready),
    .C0(sdram_half_clk),
    .C1(half_rate_phy_sdram_half_clk_n),
    .CE(basesoc_sdram_tfawcon_ready),
    .R(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .Q(half_rate_phy_dqs_o[1])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C0" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_4 (
    .D0(half_rate_phy_dqs_t_d0),
    .D1(half_rate_phy_dqs_t_d1),
    .C0(sdram_half_clk),
    .C1(half_rate_phy_sdram_half_clk_n),
    .CE(basesoc_sdram_tfawcon_ready),
    .R(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .Q(half_rate_phy_dqs_t[1])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "NONE" ),
    .SRTYPE ( "SYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_4_3393 (
    .D0(basesoc_sdram_tfawcon_ready),
    .D1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .C0(crg_clk_sdram_half_shifted),
    .C1(crg_clk_sdram_half_shifted_INV_495_o),
    .CE(basesoc_sdram_tfawcon_ready),
    .R(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .Q(crg_output_clk)
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_5 (
    .I(half_rate_phy_dq_o[0]),
    .T(half_rate_phy_dq_t[0]),
    .O(half_rate_phy_dq_i[0]),
    .IO(ddram_dq[0])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_1 (
    .I(half_rate_phy_dq_o[1]),
    .T(half_rate_phy_dq_t[1]),
    .O(half_rate_phy_dq_i[1]),
    .IO(ddram_dq[1])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_2 (
    .I(half_rate_phy_dq_o[2]),
    .T(half_rate_phy_dq_t[2]),
    .O(half_rate_phy_dq_i[2]),
    .IO(ddram_dq[2])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_3 (
    .I(half_rate_phy_dq_o[3]),
    .T(half_rate_phy_dq_t[3]),
    .O(half_rate_phy_dq_i[3]),
    .IO(ddram_dq[3])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_4 (
    .I(half_rate_phy_dq_o[4]),
    .T(half_rate_phy_dq_t[4]),
    .O(half_rate_phy_dq_i[4]),
    .IO(ddram_dq[4])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_5_3399 (
    .I(half_rate_phy_dq_o[5]),
    .T(half_rate_phy_dq_t[5]),
    .O(half_rate_phy_dq_i[5]),
    .IO(ddram_dq[5])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_6 (
    .I(half_rate_phy_dq_o[6]),
    .T(half_rate_phy_dq_t[6]),
    .O(half_rate_phy_dq_i[6]),
    .IO(ddram_dq[6])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_7 (
    .I(half_rate_phy_dq_o[7]),
    .T(half_rate_phy_dq_t[7]),
    .O(half_rate_phy_dq_i[7]),
    .IO(ddram_dq[7])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_8 (
    .I(half_rate_phy_dq_o[8]),
    .T(half_rate_phy_dq_t[8]),
    .O(half_rate_phy_dq_i[8]),
    .IO(ddram_dq[8])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_9 (
    .I(half_rate_phy_dq_o[9]),
    .T(half_rate_phy_dq_t[9]),
    .O(half_rate_phy_dq_i[9]),
    .IO(ddram_dq[9])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_10 (
    .I(half_rate_phy_dq_o[10]),
    .T(half_rate_phy_dq_t[10]),
    .O(half_rate_phy_dq_i[10]),
    .IO(ddram_dq[10])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_11 (
    .I(half_rate_phy_dq_o[11]),
    .T(half_rate_phy_dq_t[11]),
    .O(half_rate_phy_dq_i[11]),
    .IO(ddram_dq[11])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_12 (
    .I(half_rate_phy_dq_o[12]),
    .T(half_rate_phy_dq_t[12]),
    .O(half_rate_phy_dq_i[12]),
    .IO(ddram_dq[12])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_13 (
    .I(half_rate_phy_dq_o[13]),
    .T(half_rate_phy_dq_t[13]),
    .O(half_rate_phy_dq_i[13]),
    .IO(ddram_dq[13])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_14 (
    .I(half_rate_phy_dq_o[14]),
    .T(half_rate_phy_dq_t[14]),
    .O(half_rate_phy_dq_i[14]),
    .IO(ddram_dq[14])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_15 (
    .I(half_rate_phy_dq_o[15]),
    .T(half_rate_phy_dq_t[15]),
    .O(half_rate_phy_dq_i[15]),
    .IO(ddram_dq[15])
  );
  OBUFTDS #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ))
  OBUFTDS_6 (
    .I(half_rate_phy_dqs_o[0]),
    .T(half_rate_phy_dqs_t[0]),
    .O(ddram_dqs[0]),
    .OB(ddram_dqs_n[0])
  );
  OBUFTDS #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ))
  OBUFTDS_1 (
    .I(half_rate_phy_dqs_o[1]),
    .T(half_rate_phy_dqs_t[1]),
    .O(ddram_dqs[1]),
    .OB(ddram_dqs_n[1])
  );
  OBUFDS #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ))
  OBUFDS_7 (
    .I(crg_output_clk),
    .O(ddram_clock_p),
    .OB(ddram_clock_n)
  );
  DNA_PORT #(
    .SIM_DNA_VALUE ( 57'h000000000000000 ))
  DNA_PORT_8 (
    .SHIFT(basesoc_sdram_tfawcon_ready),
    .DIN(dna_status[56]),
    .CLK(dna_cnt[0]),
    .READ(\dna_cnt[6]_GND_1_o_LessThan_2592_o ),
    .DOUT(dna_do)
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<14>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [13]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi14_6071 ),
    .S(\picorv32/Mcompar_alu_lts_lut [14]),
    .O(\picorv32/Mcompar_alu_lts_cy [14])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<14>  (
    .I0(\picorv32/reg_op2_28_7249 ),
    .I1(\picorv32/reg_op1_28_7279 ),
    .I2(\picorv32/reg_op2_29_7250 ),
    .I3(\picorv32/reg_op1_29_7280 ),
    .O(\picorv32/Mcompar_alu_lts_lut [14])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi14  (
    .I0(\picorv32/reg_op1_29_7280 ),
    .I1(\picorv32/reg_op1_28_7279 ),
    .I2(\picorv32/reg_op2_28_7249 ),
    .I3(\picorv32/reg_op2_29_7250 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi14_6071 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<13>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [12]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi13_6074 ),
    .S(\picorv32/Mcompar_alu_lts_lut [13]),
    .O(\picorv32/Mcompar_alu_lts_cy [13])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<13>  (
    .I0(\picorv32/reg_op2_26_7247 ),
    .I1(\picorv32/reg_op1_26_7277 ),
    .I2(\picorv32/reg_op2_27_7248 ),
    .I3(\picorv32/reg_op1_27_7278 ),
    .O(\picorv32/Mcompar_alu_lts_lut [13])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi13  (
    .I0(\picorv32/reg_op1_27_7278 ),
    .I1(\picorv32/reg_op1_26_7277 ),
    .I2(\picorv32/reg_op2_26_7247 ),
    .I3(\picorv32/reg_op2_27_7248 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi13_6074 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<12>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [11]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi12_6077 ),
    .S(\picorv32/Mcompar_alu_lts_lut [12]),
    .O(\picorv32/Mcompar_alu_lts_cy [12])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<12>  (
    .I0(\picorv32/reg_op2_24_7245 ),
    .I1(\picorv32/reg_op1_24_7275 ),
    .I2(\picorv32/reg_op2_25_7246 ),
    .I3(\picorv32/reg_op1_25_7276 ),
    .O(\picorv32/Mcompar_alu_lts_lut [12])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi12  (
    .I0(\picorv32/reg_op1_25_7276 ),
    .I1(\picorv32/reg_op1_24_7275 ),
    .I2(\picorv32/reg_op2_24_7245 ),
    .I3(\picorv32/reg_op2_25_7246 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi12_6077 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<11>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [10]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi11_6080 ),
    .S(\picorv32/Mcompar_alu_lts_lut [11]),
    .O(\picorv32/Mcompar_alu_lts_cy [11])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<11>  (
    .I0(\picorv32/reg_op2_22_7243 ),
    .I1(\picorv32/reg_op1_22_7273 ),
    .I2(\picorv32/reg_op2_23_7244 ),
    .I3(\picorv32/reg_op1_23_7274 ),
    .O(\picorv32/Mcompar_alu_lts_lut [11])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi11  (
    .I0(\picorv32/reg_op1_23_7274 ),
    .I1(\picorv32/reg_op1_22_7273 ),
    .I2(\picorv32/reg_op2_22_7243 ),
    .I3(\picorv32/reg_op2_23_7244 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi11_6080 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<10>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [9]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi10_6083 ),
    .S(\picorv32/Mcompar_alu_lts_lut [10]),
    .O(\picorv32/Mcompar_alu_lts_cy [10])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<10>  (
    .I0(\picorv32/reg_op2_20_7241 ),
    .I1(\picorv32/reg_op1_20_7271 ),
    .I2(\picorv32/reg_op2_21_7242 ),
    .I3(\picorv32/reg_op1_21_7272 ),
    .O(\picorv32/Mcompar_alu_lts_lut [10])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi10  (
    .I0(\picorv32/reg_op1_21_7272 ),
    .I1(\picorv32/reg_op1_20_7271 ),
    .I2(\picorv32/reg_op2_20_7241 ),
    .I3(\picorv32/reg_op2_21_7242 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi10_6083 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<9>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [8]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi9_6086 ),
    .S(\picorv32/Mcompar_alu_lts_lut [9]),
    .O(\picorv32/Mcompar_alu_lts_cy [9])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<9>  (
    .I0(\picorv32/reg_op2_18_7239 ),
    .I1(\picorv32/reg_op1_18_7269 ),
    .I2(\picorv32/reg_op2_19_7240 ),
    .I3(\picorv32/reg_op1_19_7270 ),
    .O(\picorv32/Mcompar_alu_lts_lut [9])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi9  (
    .I0(\picorv32/reg_op1_19_7270 ),
    .I1(\picorv32/reg_op1_18_7269 ),
    .I2(\picorv32/reg_op2_18_7239 ),
    .I3(\picorv32/reg_op2_19_7240 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi9_6086 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<8>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [7]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi8_6089 ),
    .S(\picorv32/Mcompar_alu_lts_lut [8]),
    .O(\picorv32/Mcompar_alu_lts_cy [8])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<8>  (
    .I0(\picorv32/reg_op2_16_7237 ),
    .I1(\picorv32/reg_op1_16_7267 ),
    .I2(\picorv32/reg_op2_17_7238 ),
    .I3(\picorv32/reg_op1_17_7268 ),
    .O(\picorv32/Mcompar_alu_lts_lut [8])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi8  (
    .I0(\picorv32/reg_op1_17_7268 ),
    .I1(\picorv32/reg_op1_16_7267 ),
    .I2(\picorv32/reg_op2_16_7237 ),
    .I3(\picorv32/reg_op2_17_7238 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi8_6089 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<7>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [6]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi7_6092 ),
    .S(\picorv32/Mcompar_alu_lts_lut [7]),
    .O(\picorv32/Mcompar_alu_lts_cy [7])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<7>  (
    .I0(\picorv32/reg_op2_14_7235 ),
    .I1(\picorv32/reg_op1_14_7265 ),
    .I2(\picorv32/reg_op2_15_7236 ),
    .I3(\picorv32/reg_op1_15_7266 ),
    .O(\picorv32/Mcompar_alu_lts_lut [7])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi7  (
    .I0(\picorv32/reg_op1_15_7266 ),
    .I1(\picorv32/reg_op1_14_7265 ),
    .I2(\picorv32/reg_op2_14_7235 ),
    .I3(\picorv32/reg_op2_15_7236 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi7_6092 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<6>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [5]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi6_6095 ),
    .S(\picorv32/Mcompar_alu_lts_lut [6]),
    .O(\picorv32/Mcompar_alu_lts_cy [6])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<6>  (
    .I0(\picorv32/reg_op2_12_7233 ),
    .I1(\picorv32/reg_op1_12_7263 ),
    .I2(\picorv32/reg_op2_13_7234 ),
    .I3(\picorv32/reg_op1_13_7264 ),
    .O(\picorv32/Mcompar_alu_lts_lut [6])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi6  (
    .I0(\picorv32/reg_op1_13_7264 ),
    .I1(\picorv32/reg_op1_12_7263 ),
    .I2(\picorv32/reg_op2_12_7233 ),
    .I3(\picorv32/reg_op2_13_7234 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi6_6095 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<5>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [4]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi5_6098 ),
    .S(\picorv32/Mcompar_alu_lts_lut [5]),
    .O(\picorv32/Mcompar_alu_lts_cy [5])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<5>  (
    .I0(\picorv32/reg_op2_10_7231 ),
    .I1(\picorv32/reg_op1_10_7261 ),
    .I2(\picorv32/reg_op2_11_7232 ),
    .I3(\picorv32/reg_op1_11_7262 ),
    .O(\picorv32/Mcompar_alu_lts_lut [5])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi5  (
    .I0(\picorv32/reg_op1_11_7262 ),
    .I1(\picorv32/reg_op1_10_7261 ),
    .I2(\picorv32/reg_op2_10_7231 ),
    .I3(\picorv32/reg_op2_11_7232 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi5_6098 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<4>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [3]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi4_6101 ),
    .S(\picorv32/Mcompar_alu_lts_lut [4]),
    .O(\picorv32/Mcompar_alu_lts_cy [4])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<4>  (
    .I0(\picorv32/reg_op2_8_7229 ),
    .I1(\picorv32/reg_op1_8_7259 ),
    .I2(\picorv32/reg_op2_9_7230 ),
    .I3(\picorv32/reg_op1_9_7260 ),
    .O(\picorv32/Mcompar_alu_lts_lut [4])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi4  (
    .I0(\picorv32/reg_op1_9_7260 ),
    .I1(\picorv32/reg_op1_8_7259 ),
    .I2(\picorv32/reg_op2_8_7229 ),
    .I3(\picorv32/reg_op2_9_7230 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi4_6101 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<3>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [2]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi3_6104 ),
    .S(\picorv32/Mcompar_alu_lts_lut [3]),
    .O(\picorv32/Mcompar_alu_lts_cy [3])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<3>  (
    .I0(\picorv32/reg_op2_6_6763 ),
    .I1(\picorv32/reg_op1_6_7257 ),
    .I2(\picorv32/reg_op2_7_6764 ),
    .I3(\picorv32/reg_op1_7_7258 ),
    .O(\picorv32/Mcompar_alu_lts_lut [3])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi3  (
    .I0(\picorv32/reg_op1_7_7258 ),
    .I1(\picorv32/reg_op1_6_7257 ),
    .I2(\picorv32/reg_op2_6_6763 ),
    .I3(\picorv32/reg_op2_7_6764 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi3_6104 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<2>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [1]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi2_6107 ),
    .S(\picorv32/Mcompar_alu_lts_lut [2]),
    .O(\picorv32/Mcompar_alu_lts_cy [2])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<2>  (
    .I0(\picorv32/reg_op2_4_6761 ),
    .I1(\picorv32/reg_op1_4_7255 ),
    .I2(\picorv32/reg_op2_5_6762 ),
    .I3(\picorv32/reg_op1_5_7256 ),
    .O(\picorv32/Mcompar_alu_lts_lut [2])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi2  (
    .I0(\picorv32/reg_op1_5_7256 ),
    .I1(\picorv32/reg_op1_4_7255 ),
    .I2(\picorv32/reg_op2_4_6761 ),
    .I3(\picorv32/reg_op2_5_6762 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi2_6107 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<1>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [0]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi1_6110 ),
    .S(\picorv32/Mcompar_alu_lts_lut [1]),
    .O(\picorv32/Mcompar_alu_lts_cy [1])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<1>  (
    .I0(\picorv32/reg_op2_2_6759 ),
    .I1(\picorv32/reg_op1_2_7253 ),
    .I2(\picorv32/reg_op2_3_6760 ),
    .I3(\picorv32/reg_op1_3_7254 ),
    .O(\picorv32/Mcompar_alu_lts_lut [1])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi1  (
    .I0(\picorv32/reg_op1_3_7254 ),
    .I1(\picorv32/reg_op1_2_7253 ),
    .I2(\picorv32/reg_op2_2_6759 ),
    .I3(\picorv32/reg_op2_3_6760 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi1_6110 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(\picorv32/Mcompar_alu_lts_lutdi_6113 ),
    .S(\picorv32/Mcompar_alu_lts_lut [0]),
    .O(\picorv32/Mcompar_alu_lts_cy [0])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<0>  (
    .I0(\picorv32/reg_op2_0_6757 ),
    .I1(\picorv32/reg_op1_0_6493 ),
    .I2(\picorv32/reg_op2_1_6758 ),
    .I3(\picorv32/reg_op1_1_6492 ),
    .O(\picorv32/Mcompar_alu_lts_lut [0])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi  (
    .I0(\picorv32/reg_op1_1_6492 ),
    .I1(\picorv32/reg_op1_0_6493 ),
    .I2(\picorv32/reg_op2_0_6757 ),
    .I3(\picorv32/reg_op2_1_6758 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi_6113 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<14>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [13]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi14_6117 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [14]),
    .O(\picorv32/Mcompar_alu_ltu_cy [14])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<14>  (
    .I0(\picorv32/reg_op2_28_7249 ),
    .I1(\picorv32/reg_op1_28_7279 ),
    .I2(\picorv32/reg_op2_29_7250 ),
    .I3(\picorv32/reg_op1_29_7280 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [14])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi14  (
    .I0(\picorv32/reg_op1_29_7280 ),
    .I1(\picorv32/reg_op1_28_7279 ),
    .I2(\picorv32/reg_op2_28_7249 ),
    .I3(\picorv32/reg_op2_29_7250 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi14_6117 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<13>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [12]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi13_6120 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [13]),
    .O(\picorv32/Mcompar_alu_ltu_cy [13])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<13>  (
    .I0(\picorv32/reg_op2_26_7247 ),
    .I1(\picorv32/reg_op1_26_7277 ),
    .I2(\picorv32/reg_op2_27_7248 ),
    .I3(\picorv32/reg_op1_27_7278 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [13])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi13  (
    .I0(\picorv32/reg_op1_27_7278 ),
    .I1(\picorv32/reg_op1_26_7277 ),
    .I2(\picorv32/reg_op2_26_7247 ),
    .I3(\picorv32/reg_op2_27_7248 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi13_6120 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<12>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [11]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi12_6123 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [12]),
    .O(\picorv32/Mcompar_alu_ltu_cy [12])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<12>  (
    .I0(\picorv32/reg_op2_24_7245 ),
    .I1(\picorv32/reg_op1_24_7275 ),
    .I2(\picorv32/reg_op2_25_7246 ),
    .I3(\picorv32/reg_op1_25_7276 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [12])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi12  (
    .I0(\picorv32/reg_op1_25_7276 ),
    .I1(\picorv32/reg_op1_24_7275 ),
    .I2(\picorv32/reg_op2_24_7245 ),
    .I3(\picorv32/reg_op2_25_7246 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi12_6123 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<11>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [10]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi11_6126 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [11]),
    .O(\picorv32/Mcompar_alu_ltu_cy [11])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<11>  (
    .I0(\picorv32/reg_op2_22_7243 ),
    .I1(\picorv32/reg_op1_22_7273 ),
    .I2(\picorv32/reg_op2_23_7244 ),
    .I3(\picorv32/reg_op1_23_7274 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [11])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi11  (
    .I0(\picorv32/reg_op1_23_7274 ),
    .I1(\picorv32/reg_op1_22_7273 ),
    .I2(\picorv32/reg_op2_22_7243 ),
    .I3(\picorv32/reg_op2_23_7244 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi11_6126 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<10>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [9]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi10_6129 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [10]),
    .O(\picorv32/Mcompar_alu_ltu_cy [10])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<10>  (
    .I0(\picorv32/reg_op2_20_7241 ),
    .I1(\picorv32/reg_op1_20_7271 ),
    .I2(\picorv32/reg_op2_21_7242 ),
    .I3(\picorv32/reg_op1_21_7272 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [10])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi10  (
    .I0(\picorv32/reg_op1_21_7272 ),
    .I1(\picorv32/reg_op1_20_7271 ),
    .I2(\picorv32/reg_op2_20_7241 ),
    .I3(\picorv32/reg_op2_21_7242 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi10_6129 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<9>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [8]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi9_6132 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [9]),
    .O(\picorv32/Mcompar_alu_ltu_cy [9])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<9>  (
    .I0(\picorv32/reg_op2_18_7239 ),
    .I1(\picorv32/reg_op1_18_7269 ),
    .I2(\picorv32/reg_op2_19_7240 ),
    .I3(\picorv32/reg_op1_19_7270 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [9])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi9  (
    .I0(\picorv32/reg_op1_19_7270 ),
    .I1(\picorv32/reg_op1_18_7269 ),
    .I2(\picorv32/reg_op2_18_7239 ),
    .I3(\picorv32/reg_op2_19_7240 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi9_6132 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<8>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [7]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi8_6135 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [8]),
    .O(\picorv32/Mcompar_alu_ltu_cy [8])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<8>  (
    .I0(\picorv32/reg_op2_16_7237 ),
    .I1(\picorv32/reg_op1_16_7267 ),
    .I2(\picorv32/reg_op2_17_7238 ),
    .I3(\picorv32/reg_op1_17_7268 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [8])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi8  (
    .I0(\picorv32/reg_op1_17_7268 ),
    .I1(\picorv32/reg_op1_16_7267 ),
    .I2(\picorv32/reg_op2_16_7237 ),
    .I3(\picorv32/reg_op2_17_7238 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi8_6135 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<7>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [6]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi7_6138 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [7]),
    .O(\picorv32/Mcompar_alu_ltu_cy [7])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<7>  (
    .I0(\picorv32/reg_op2_14_7235 ),
    .I1(\picorv32/reg_op1_14_7265 ),
    .I2(\picorv32/reg_op2_15_7236 ),
    .I3(\picorv32/reg_op1_15_7266 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [7])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi7  (
    .I0(\picorv32/reg_op1_15_7266 ),
    .I1(\picorv32/reg_op1_14_7265 ),
    .I2(\picorv32/reg_op2_14_7235 ),
    .I3(\picorv32/reg_op2_15_7236 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi7_6138 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<6>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [5]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi6_6141 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [6]),
    .O(\picorv32/Mcompar_alu_ltu_cy [6])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<6>  (
    .I0(\picorv32/reg_op2_12_7233 ),
    .I1(\picorv32/reg_op1_12_7263 ),
    .I2(\picorv32/reg_op2_13_7234 ),
    .I3(\picorv32/reg_op1_13_7264 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [6])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi6  (
    .I0(\picorv32/reg_op1_13_7264 ),
    .I1(\picorv32/reg_op1_12_7263 ),
    .I2(\picorv32/reg_op2_12_7233 ),
    .I3(\picorv32/reg_op2_13_7234 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi6_6141 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<5>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [4]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi5_6144 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [5]),
    .O(\picorv32/Mcompar_alu_ltu_cy [5])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<5>  (
    .I0(\picorv32/reg_op2_10_7231 ),
    .I1(\picorv32/reg_op1_10_7261 ),
    .I2(\picorv32/reg_op2_11_7232 ),
    .I3(\picorv32/reg_op1_11_7262 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [5])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi5  (
    .I0(\picorv32/reg_op1_11_7262 ),
    .I1(\picorv32/reg_op1_10_7261 ),
    .I2(\picorv32/reg_op2_10_7231 ),
    .I3(\picorv32/reg_op2_11_7232 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi5_6144 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<4>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [3]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi4_6147 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [4]),
    .O(\picorv32/Mcompar_alu_ltu_cy [4])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<4>  (
    .I0(\picorv32/reg_op2_8_7229 ),
    .I1(\picorv32/reg_op1_8_7259 ),
    .I2(\picorv32/reg_op2_9_7230 ),
    .I3(\picorv32/reg_op1_9_7260 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [4])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi4  (
    .I0(\picorv32/reg_op1_9_7260 ),
    .I1(\picorv32/reg_op1_8_7259 ),
    .I2(\picorv32/reg_op2_8_7229 ),
    .I3(\picorv32/reg_op2_9_7230 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi4_6147 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<3>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [2]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi3_6150 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [3]),
    .O(\picorv32/Mcompar_alu_ltu_cy [3])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<3>  (
    .I0(\picorv32/reg_op2_6_6763 ),
    .I1(\picorv32/reg_op1_6_7257 ),
    .I2(\picorv32/reg_op2_7_6764 ),
    .I3(\picorv32/reg_op1_7_7258 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [3])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi3  (
    .I0(\picorv32/reg_op1_7_7258 ),
    .I1(\picorv32/reg_op1_6_7257 ),
    .I2(\picorv32/reg_op2_6_6763 ),
    .I3(\picorv32/reg_op2_7_6764 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi3_6150 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<2>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [1]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi2_6153 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [2]),
    .O(\picorv32/Mcompar_alu_ltu_cy [2])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<2>  (
    .I0(\picorv32/reg_op2_4_6761 ),
    .I1(\picorv32/reg_op1_4_7255 ),
    .I2(\picorv32/reg_op2_5_6762 ),
    .I3(\picorv32/reg_op1_5_7256 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [2])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi2  (
    .I0(\picorv32/reg_op1_5_7256 ),
    .I1(\picorv32/reg_op1_4_7255 ),
    .I2(\picorv32/reg_op2_4_6761 ),
    .I3(\picorv32/reg_op2_5_6762 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi2_6153 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<1>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [0]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi1_6156 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [1]),
    .O(\picorv32/Mcompar_alu_ltu_cy [1])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<1>  (
    .I0(\picorv32/reg_op2_2_6759 ),
    .I1(\picorv32/reg_op1_2_7253 ),
    .I2(\picorv32/reg_op2_3_6760 ),
    .I3(\picorv32/reg_op1_3_7254 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [1])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi1  (
    .I0(\picorv32/reg_op1_3_7254 ),
    .I1(\picorv32/reg_op1_2_7253 ),
    .I2(\picorv32/reg_op2_2_6759 ),
    .I3(\picorv32/reg_op2_3_6760 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi1_6156 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi_6159 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [0]),
    .O(\picorv32/Mcompar_alu_ltu_cy [0])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<0>  (
    .I0(\picorv32/reg_op2_0_6757 ),
    .I1(\picorv32/reg_op1_0_6493 ),
    .I2(\picorv32/reg_op2_1_6758 ),
    .I3(\picorv32/reg_op1_1_6492 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [0])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi  (
    .I0(\picorv32/reg_op1_1_6492 ),
    .I1(\picorv32/reg_op1_0_6493 ),
    .I2(\picorv32/reg_op2_0_6757 ),
    .I3(\picorv32/reg_op2_1_6758 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi_6159 )
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<10>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcompar_alu_eq_lut [10]),
    .O(\picorv32/alu_eq )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_eq_lut<10>  (
    .I0(\picorv32/reg_op1_30_7281 ),
    .I1(\picorv32/reg_op2_30_7251 ),
    .I2(\picorv32/reg_op1_31_7282 ),
    .I3(\picorv32/reg_op2_31_7252 ),
    .O(\picorv32/Mcompar_alu_eq_lut [10])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<9>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcompar_alu_eq_lut [9]),
    .O(\picorv32/Mcompar_alu_eq_cy [9])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<9>  (
    .I0(\picorv32/reg_op1_27_7278 ),
    .I1(\picorv32/reg_op2_27_7248 ),
    .I2(\picorv32/reg_op1_28_7279 ),
    .I3(\picorv32/reg_op2_28_7249 ),
    .I4(\picorv32/reg_op1_29_7280 ),
    .I5(\picorv32/reg_op2_29_7250 ),
    .O(\picorv32/Mcompar_alu_eq_lut [9])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<8>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcompar_alu_eq_lut [8]),
    .O(\picorv32/Mcompar_alu_eq_cy [8])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<8>  (
    .I0(\picorv32/reg_op1_24_7275 ),
    .I1(\picorv32/reg_op2_24_7245 ),
    .I2(\picorv32/reg_op1_25_7276 ),
    .I3(\picorv32/reg_op2_25_7246 ),
    .I4(\picorv32/reg_op1_26_7277 ),
    .I5(\picorv32/reg_op2_26_7247 ),
    .O(\picorv32/Mcompar_alu_eq_lut [8])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<7>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcompar_alu_eq_lut [7]),
    .O(\picorv32/Mcompar_alu_eq_cy [7])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<7>  (
    .I0(\picorv32/reg_op1_21_7272 ),
    .I1(\picorv32/reg_op2_21_7242 ),
    .I2(\picorv32/reg_op1_22_7273 ),
    .I3(\picorv32/reg_op2_22_7243 ),
    .I4(\picorv32/reg_op1_23_7274 ),
    .I5(\picorv32/reg_op2_23_7244 ),
    .O(\picorv32/Mcompar_alu_eq_lut [7])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<6>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcompar_alu_eq_lut [6]),
    .O(\picorv32/Mcompar_alu_eq_cy [6])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<6>  (
    .I0(\picorv32/reg_op1_18_7269 ),
    .I1(\picorv32/reg_op2_18_7239 ),
    .I2(\picorv32/reg_op1_19_7270 ),
    .I3(\picorv32/reg_op2_19_7240 ),
    .I4(\picorv32/reg_op1_20_7271 ),
    .I5(\picorv32/reg_op2_20_7241 ),
    .O(\picorv32/Mcompar_alu_eq_lut [6])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<5>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcompar_alu_eq_lut [5]),
    .O(\picorv32/Mcompar_alu_eq_cy [5])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<5>  (
    .I0(\picorv32/reg_op1_15_7266 ),
    .I1(\picorv32/reg_op2_15_7236 ),
    .I2(\picorv32/reg_op1_16_7267 ),
    .I3(\picorv32/reg_op2_16_7237 ),
    .I4(\picorv32/reg_op1_17_7268 ),
    .I5(\picorv32/reg_op2_17_7238 ),
    .O(\picorv32/Mcompar_alu_eq_lut [5])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<4>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcompar_alu_eq_lut [4]),
    .O(\picorv32/Mcompar_alu_eq_cy [4])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<4>  (
    .I0(\picorv32/reg_op1_12_7263 ),
    .I1(\picorv32/reg_op2_12_7233 ),
    .I2(\picorv32/reg_op1_13_7264 ),
    .I3(\picorv32/reg_op2_13_7234 ),
    .I4(\picorv32/reg_op1_14_7265 ),
    .I5(\picorv32/reg_op2_14_7235 ),
    .O(\picorv32/Mcompar_alu_eq_lut [4])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<3>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcompar_alu_eq_lut [3]),
    .O(\picorv32/Mcompar_alu_eq_cy [3])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<3>  (
    .I0(\picorv32/reg_op1_9_7260 ),
    .I1(\picorv32/reg_op2_9_7230 ),
    .I2(\picorv32/reg_op1_10_7261 ),
    .I3(\picorv32/reg_op2_10_7231 ),
    .I4(\picorv32/reg_op1_11_7262 ),
    .I5(\picorv32/reg_op2_11_7232 ),
    .O(\picorv32/Mcompar_alu_eq_lut [3])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<2>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcompar_alu_eq_lut [2]),
    .O(\picorv32/Mcompar_alu_eq_cy [2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<2>  (
    .I0(\picorv32/reg_op1_6_7257 ),
    .I1(\picorv32/reg_op2_6_6763 ),
    .I2(\picorv32/reg_op1_7_7258 ),
    .I3(\picorv32/reg_op2_7_6764 ),
    .I4(\picorv32/reg_op1_8_7259 ),
    .I5(\picorv32/reg_op2_8_7229 ),
    .O(\picorv32/Mcompar_alu_eq_lut [2])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<1>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcompar_alu_eq_lut [1]),
    .O(\picorv32/Mcompar_alu_eq_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<1>  (
    .I0(\picorv32/reg_op1_3_7254 ),
    .I1(\picorv32/reg_op2_3_6760 ),
    .I2(\picorv32/reg_op1_4_7255 ),
    .I3(\picorv32/reg_op2_4_6761 ),
    .I4(\picorv32/reg_op1_5_7256 ),
    .I5(\picorv32/reg_op2_5_6762 ),
    .O(\picorv32/Mcompar_alu_eq_lut [1])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcompar_alu_eq_lut [0]),
    .O(\picorv32/Mcompar_alu_eq_cy [0])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<0>  (
    .I0(\picorv32/reg_op1_0_6493 ),
    .I1(\picorv32/reg_op2_0_6757 ),
    .I2(\picorv32/reg_op1_1_6492 ),
    .I3(\picorv32/reg_op2_1_6758 ),
    .I4(\picorv32/reg_op1_2_7253 ),
    .I5(\picorv32/reg_op2_2_6759 ),
    .O(\picorv32/Mcompar_alu_eq_lut [0])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<31>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [30]),
    .LI(\picorv32/_n1416<31>11_9132 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [31])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<30>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [29]),
    .LI(\picorv32/_n1416<30>1_8758 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [30])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<30>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [29]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<30>1_8758 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [30])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<29>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [28]),
    .LI(\picorv32/_n1416<29>1_8759 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [29])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<29>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [28]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<29>1_8759 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [29])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<28>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [27]),
    .LI(\picorv32/_n1416<28>1_8760 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [28])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<28>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [27]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<28>1_8760 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [28])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<27>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [26]),
    .LI(\picorv32/_n1416<27>1_8761 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [27])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<27>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [26]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<27>1_8761 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [27])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<26>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [25]),
    .LI(\picorv32/_n1416<26>1_8762 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [26])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<26>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [25]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<26>1_8762 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [26])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<25>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [24]),
    .LI(\picorv32/_n1416<25>1_8763 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [25])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<25>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [24]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<25>1_8763 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [25])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<24>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [23]),
    .LI(\picorv32/_n1416<24>1_8764 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [24])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<24>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [23]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<24>1_8764 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [24])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<23>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [22]),
    .LI(\picorv32/_n1416<23>1_8765 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [23])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<23>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [22]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<23>1_8765 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [23])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<22>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [21]),
    .LI(\picorv32/_n1416<22>1_8766 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [22])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<22>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<22>1_8766 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [22])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<21>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [20]),
    .LI(\picorv32/_n1416<21>1_8767 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [21])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<21>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<21>1_8767 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [21])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<20>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [19]),
    .LI(\picorv32/_n1416<20>1_8768 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [20])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<20>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<20>1_8768 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [20])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<19>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [18]),
    .LI(\picorv32/_n1416<19>1_8769 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [19])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<19>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<19>1_8769 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [19])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<18>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [17]),
    .LI(\picorv32/_n1416<18>1_8770 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [18])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<18>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<18>1_8770 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [18])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<17>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [16]),
    .LI(\picorv32/_n1416<17>1_8771 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [17])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<17>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<17>1_8771 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [17])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<16>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [15]),
    .LI(\picorv32/_n1416<16>1_8772 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [16])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<16>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<16>1_8772 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [16])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<15>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [14]),
    .LI(\picorv32/_n1416<15>1_8773 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [15])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<15>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<15>1_8773 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [15])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<14>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [13]),
    .LI(\picorv32/_n1416<14>1_8774 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [14])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<14>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<14>1_8774 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [14])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<13>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [12]),
    .LI(\picorv32/_n1416<13>1_8775 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [13])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<13>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<13>1_8775 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [13])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<12>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [11]),
    .LI(\picorv32/_n1416<12>1_8776 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [12])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<12>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<12>1_8776 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [12])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<11>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [10]),
    .LI(\picorv32/_n1416<11>1_8777 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [11])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<11>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<11>1_8777 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [11])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<10>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [9]),
    .LI(\picorv32/_n1416<10>1_8778 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [10])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<10>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<10>1_8778 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [10])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<9>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [8]),
    .LI(\picorv32/_n1416<9>1_8779 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [9])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<9>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<9>1_8779 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [9])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<8>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [7]),
    .LI(\picorv32/_n1416<8>1_8780 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [8])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<8>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<8>1_8780 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [8])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<7>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [6]),
    .LI(\picorv32/_n1416<7>1_8781 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [7])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<7>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<7>1_8781 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [7])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<6>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [5]),
    .LI(\picorv32/_n1416<6>1_8782 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [6])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<6>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<6>1_8782 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [6])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<5>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [4]),
    .LI(\picorv32/_n1416<5>1_8783 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [5])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<5>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<5>1_8783 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [5])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<4>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [3]),
    .LI(\picorv32/_n1416<4>2 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [4])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<4>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<4>2 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [4])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<3>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [2]),
    .LI(\picorv32/_n1416<3>1_8785 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [3])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<3>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<3>1_8785 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [3])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_lut [2]),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [2])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_lut [2]),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [2])
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<31>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<30>_6211 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<31>_rt_8816 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<31> )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<30>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<29>_6212 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<30>_rt_8786 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<30> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<30>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<29>_6212 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<30>_rt_8786 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<30>_6211 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<29>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<28>_6213 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<29>_rt_8787 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<29> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<29>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<28>_6213 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<29>_rt_8787 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<29>_6212 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<28>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<27>_6214 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<28>_rt_8788 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<28> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<28>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<27>_6214 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<28>_rt_8788 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<28>_6213 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<27>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<26>_6215 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<27>_rt_8789 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<27> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<27>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<26>_6215 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<27>_rt_8789 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<27>_6214 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<26>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<25>_6216 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<26>_rt_8790 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<26> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<26>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<25>_6216 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<26>_rt_8790 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<26>_6215 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<25>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<24>_6217 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<25>_rt_8791 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<25> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<25>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<24>_6217 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<25>_rt_8791 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<25>_6216 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<24>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<23>_6218 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<24>_rt_8792 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<24> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<24>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<23>_6218 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<24>_rt_8792 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<24>_6217 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<23>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<22>_6219 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<23>_rt_8793 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<23> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<23>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<22>_6219 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<23>_rt_8793 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<23>_6218 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<22>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<21>_6220 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<22>_rt_8794 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<22> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<22>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<21>_6220 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<22>_rt_8794 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<22>_6219 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<21>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<20>_6221 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<21>_rt_8795 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<21> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<21>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<20>_6221 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<21>_rt_8795 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<21>_6220 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<20>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<19>_6222 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<20>_rt_8796 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<20> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<20>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<19>_6222 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<20>_rt_8796 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<20>_6221 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<19>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<18>_6223 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<19>_rt_8797 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<19> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<19>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<18>_6223 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<19>_rt_8797 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<19>_6222 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<18>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<17>_6224 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<18>_rt_8798 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<18> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<18>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<17>_6224 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<18>_rt_8798 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<18>_6223 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<17>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<16>_6225 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<17>_rt_8799 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<17> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<17>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<16>_6225 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<17>_rt_8799 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<17>_6224 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<16>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<15>_6226 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<16>_rt_8800 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<16> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<16>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<15>_6226 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<16>_rt_8800 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<16>_6225 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<15>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<14>_6227 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<15>_rt_8801 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<15> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<15>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<14>_6227 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<15>_rt_8801 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<15>_6226 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<14>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<13>_6228 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<14>_rt_8802 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<14> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<14>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<13>_6228 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<14>_rt_8802 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<14>_6227 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<13>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<12>_6229 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<13>_rt_8803 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<13> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<13>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<12>_6229 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<13>_rt_8803 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<13>_6228 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<12>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<11>_6230 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<12>_rt_8804 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<12> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<12>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<11>_6230 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<12>_rt_8804 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<12>_6229 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<11>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<10>_6231 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<11>_rt_8805 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<11> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<11>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<10>_6231 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<11>_rt_8805 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<11>_6230 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<10>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<9>_6232 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<10>_rt_8806 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<10> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<10>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<9>_6232 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<10>_rt_8806 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<10>_6231 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<9>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<8>_6233 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<9>_rt_8807 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<9> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<9>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<8>_6233 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<9>_rt_8807 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<9>_6232 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<8>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<7>_6234 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<8>_rt_8808 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<8> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<8>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<7>_6234 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<8>_rt_8808 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<8>_6233 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<7>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<6>_6235 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<7>_rt_8809 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<7> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<7>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<6>_6235 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<7>_rt_8809 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<7>_6234 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<6>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<5>_6236 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<6>_rt_8810 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<6> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<6>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<5>_6236 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<6>_rt_8810 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<6>_6235 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<5>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<4>_6237 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<5>_rt_8811 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<5> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<5>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<4>_6237 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<5>_rt_8811 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<5>_6236 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<4>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<3>_6238 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<4>_rt_8812 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<4> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<4>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<3>_6238 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<4>_rt_8812 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<4>_6237 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<3>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<2>_6239 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<3>_rt_8813 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<3> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<3>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<2>_6239 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<3>_rt_8813 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<3>_6238 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_lut<2> ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<2> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_lut<2> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<2>_6239 )
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<31>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [30]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [31]),
    .O(\picorv32/alu_add_sub [31])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<31>  (
    .I0(\picorv32/reg_op1_31_7282 ),
    .I1(\picorv32/reg_op2_31_7252 ),
    .I2(\picorv32/instr_sub_7406 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [31])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<30>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [29]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [30]),
    .O(\picorv32/alu_add_sub [30])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<30>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [29]),
    .DI(\picorv32/reg_op1_30_7281 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [30]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [30])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<30>  (
    .I0(\picorv32/reg_op1_30_7281 ),
    .I1(\picorv32/reg_op2_30_7251 ),
    .I2(\picorv32/instr_sub_7406 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [30])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<29>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [28]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [29]),
    .O(\picorv32/alu_add_sub [29])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<29>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [28]),
    .DI(\picorv32/reg_op1_29_7280 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [29]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [29])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<29>  (
    .I0(\picorv32/reg_op1_29_7280 ),
    .I1(\picorv32/reg_op2_29_7250 ),
    .I2(\picorv32/instr_sub_7406 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [29])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<28>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [27]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [28]),
    .O(\picorv32/alu_add_sub [28])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<28>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [27]),
    .DI(\picorv32/reg_op1_28_7279 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [28]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [28])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<28>  (
    .I0(\picorv32/reg_op1_28_7279 ),
    .I1(\picorv32/reg_op2_28_7249 ),
    .I2(\picorv32/instr_sub_7406 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [28])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<27>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [26]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [27]),
    .O(\picorv32/alu_add_sub [27])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<27>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [26]),
    .DI(\picorv32/reg_op1_27_7278 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [27]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [27])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<27>  (
    .I0(\picorv32/reg_op1_27_7278 ),
    .I1(\picorv32/reg_op2_27_7248 ),
    .I2(\picorv32/instr_sub_7406 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [27])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<26>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [25]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [26]),
    .O(\picorv32/alu_add_sub [26])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<26>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [25]),
    .DI(\picorv32/reg_op1_26_7277 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [26]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [26])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<26>  (
    .I0(\picorv32/reg_op1_26_7277 ),
    .I1(\picorv32/reg_op2_26_7247 ),
    .I2(\picorv32/instr_sub_7406 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [26])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<25>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [24]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [25]),
    .O(\picorv32/alu_add_sub [25])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<25>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [24]),
    .DI(\picorv32/reg_op1_25_7276 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [25]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [25])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<25>  (
    .I0(\picorv32/reg_op1_25_7276 ),
    .I1(\picorv32/reg_op2_25_7246 ),
    .I2(\picorv32/instr_sub_7406 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [25])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<24>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [23]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [24]),
    .O(\picorv32/alu_add_sub [24])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<24>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [23]),
    .DI(\picorv32/reg_op1_24_7275 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [24]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [24])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<24>  (
    .I0(\picorv32/reg_op1_24_7275 ),
    .I1(\picorv32/reg_op2_24_7245 ),
    .I2(\picorv32/instr_sub_7406 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [24])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<23>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [22]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [23]),
    .O(\picorv32/alu_add_sub [23])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<23>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [22]),
    .DI(\picorv32/reg_op1_23_7274 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [23]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [23])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<23>  (
    .I0(\picorv32/reg_op1_23_7274 ),
    .I1(\picorv32/reg_op2_23_7244 ),
    .I2(\picorv32/instr_sub_7406 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [23])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<22>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [21]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [22]),
    .O(\picorv32/alu_add_sub [22])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<22>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [21]),
    .DI(\picorv32/reg_op1_22_7273 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [22]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [22])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<22>  (
    .I0(\picorv32/reg_op1_22_7273 ),
    .I1(\picorv32/reg_op2_22_7243 ),
    .I2(\picorv32/instr_sub_7406 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [22])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<21>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [20]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [21]),
    .O(\picorv32/alu_add_sub [21])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<21>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [20]),
    .DI(\picorv32/reg_op1_21_7272 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [21]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [21])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<21>  (
    .I0(\picorv32/reg_op1_21_7272 ),
    .I1(\picorv32/reg_op2_21_7242 ),
    .I2(\picorv32/instr_sub_7406 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [21])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<20>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [19]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [20]),
    .O(\picorv32/alu_add_sub [20])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<20>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [19]),
    .DI(\picorv32/reg_op1_20_7271 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [20]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [20])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<20>  (
    .I0(\picorv32/reg_op1_20_7271 ),
    .I1(\picorv32/reg_op2_20_7241 ),
    .I2(\picorv32/instr_sub_7406 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [20])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<19>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [18]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [19]),
    .O(\picorv32/alu_add_sub [19])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<19>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [18]),
    .DI(\picorv32/reg_op1_19_7270 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [19]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [19])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<19>  (
    .I0(\picorv32/reg_op1_19_7270 ),
    .I1(\picorv32/reg_op2_19_7240 ),
    .I2(\picorv32/instr_sub_7406 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [19])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<18>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [17]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [18]),
    .O(\picorv32/alu_add_sub [18])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<18>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [17]),
    .DI(\picorv32/reg_op1_18_7269 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [18]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [18])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<18>  (
    .I0(\picorv32/reg_op1_18_7269 ),
    .I1(\picorv32/reg_op2_18_7239 ),
    .I2(\picorv32/instr_sub_7406 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [18])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<17>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [16]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [17]),
    .O(\picorv32/alu_add_sub [17])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<17>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [16]),
    .DI(\picorv32/reg_op1_17_7268 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [17]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [17])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<17>  (
    .I0(\picorv32/reg_op1_17_7268 ),
    .I1(\picorv32/reg_op2_17_7238 ),
    .I2(\picorv32/instr_sub_7406 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [17])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<16>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [15]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [16]),
    .O(\picorv32/alu_add_sub [16])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<16>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [15]),
    .DI(\picorv32/reg_op1_16_7267 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [16]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [16])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<16>  (
    .I0(\picorv32/reg_op1_16_7267 ),
    .I1(\picorv32/reg_op2_16_7237 ),
    .I2(\picorv32/instr_sub_7406 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [16])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<15>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [14]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [15]),
    .O(\picorv32/alu_add_sub [15])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<15>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [14]),
    .DI(\picorv32/reg_op1_15_7266 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [15]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [15])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<15>  (
    .I0(\picorv32/reg_op1_15_7266 ),
    .I1(\picorv32/reg_op2_15_7236 ),
    .I2(\picorv32/instr_sub_7406 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [15])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<14>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [13]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [14]),
    .O(\picorv32/alu_add_sub [14])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<14>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [13]),
    .DI(\picorv32/reg_op1_14_7265 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [14]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [14])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<14>  (
    .I0(\picorv32/reg_op1_14_7265 ),
    .I1(\picorv32/reg_op2_14_7235 ),
    .I2(\picorv32/instr_sub_7406 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [14])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<13>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [12]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [13]),
    .O(\picorv32/alu_add_sub [13])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<13>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [12]),
    .DI(\picorv32/reg_op1_13_7264 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [13]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [13])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<13>  (
    .I0(\picorv32/reg_op1_13_7264 ),
    .I1(\picorv32/reg_op2_13_7234 ),
    .I2(\picorv32/instr_sub_7406 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [13])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<12>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [11]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [12]),
    .O(\picorv32/alu_add_sub [12])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<12>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [11]),
    .DI(\picorv32/reg_op1_12_7263 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [12]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [12])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<12>  (
    .I0(\picorv32/reg_op1_12_7263 ),
    .I1(\picorv32/reg_op2_12_7233 ),
    .I2(\picorv32/instr_sub_7406 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [12])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<11>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [10]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [11]),
    .O(\picorv32/alu_add_sub [11])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<11>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [10]),
    .DI(\picorv32/reg_op1_11_7262 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [11]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [11])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<11>  (
    .I0(\picorv32/reg_op1_11_7262 ),
    .I1(\picorv32/reg_op2_11_7232 ),
    .I2(\picorv32/instr_sub_7406 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [11])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<10>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [9]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [10]),
    .O(\picorv32/alu_add_sub [10])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<10>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [9]),
    .DI(\picorv32/reg_op1_10_7261 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [10]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [10])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<10>  (
    .I0(\picorv32/reg_op1_10_7261 ),
    .I1(\picorv32/reg_op2_10_7231 ),
    .I2(\picorv32/instr_sub_7406 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [10])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<9>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [8]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [9]),
    .O(\picorv32/alu_add_sub [9])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<9>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [8]),
    .DI(\picorv32/reg_op1_9_7260 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [9]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [9])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<9>  (
    .I0(\picorv32/reg_op1_9_7260 ),
    .I1(\picorv32/reg_op2_9_7230 ),
    .I2(\picorv32/instr_sub_7406 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [9])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<8>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [7]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [8]),
    .O(\picorv32/alu_add_sub [8])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<8>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [7]),
    .DI(\picorv32/reg_op1_8_7259 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [8]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [8])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<8>  (
    .I0(\picorv32/reg_op1_8_7259 ),
    .I1(\picorv32/reg_op2_8_7229 ),
    .I2(\picorv32/instr_sub_7406 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [8])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<7>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [6]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [7]),
    .O(\picorv32/alu_add_sub [7])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<7>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [6]),
    .DI(\picorv32/reg_op1_7_7258 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [7]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [7])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<7>  (
    .I0(\picorv32/reg_op1_7_7258 ),
    .I1(\picorv32/reg_op2_7_6764 ),
    .I2(\picorv32/instr_sub_7406 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [7])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<6>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [5]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [6]),
    .O(\picorv32/alu_add_sub [6])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<6>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [5]),
    .DI(\picorv32/reg_op1_6_7257 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [6]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [6])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<6>  (
    .I0(\picorv32/reg_op1_6_7257 ),
    .I1(\picorv32/reg_op2_6_6763 ),
    .I2(\picorv32/instr_sub_7406 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [6])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<5>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [4]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [5]),
    .O(\picorv32/alu_add_sub [5])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<5>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [4]),
    .DI(\picorv32/reg_op1_5_7256 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [5]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [5])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<5>  (
    .I0(\picorv32/reg_op1_5_7256 ),
    .I1(\picorv32/reg_op2_5_6762 ),
    .I2(\picorv32/instr_sub_7406 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [5])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<4>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [3]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [4]),
    .O(\picorv32/alu_add_sub [4])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<4>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [3]),
    .DI(\picorv32/reg_op1_4_7255 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [4]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [4])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<4>  (
    .I0(\picorv32/reg_op1_4_7255 ),
    .I1(\picorv32/reg_op2_4_6761 ),
    .I2(\picorv32/instr_sub_7406 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [4])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<3>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [2]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [3]),
    .O(\picorv32/alu_add_sub [3])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<3>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [2]),
    .DI(\picorv32/reg_op1_3_7254 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [3]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [3])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<3>  (
    .I0(\picorv32/reg_op1_3_7254 ),
    .I1(\picorv32/reg_op2_3_6760 ),
    .I2(\picorv32/instr_sub_7406 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [3])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<2>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [1]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [2]),
    .O(\picorv32/alu_add_sub [2])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<2>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [1]),
    .DI(\picorv32/reg_op1_2_7253 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [2]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [2])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<2>  (
    .I0(\picorv32/reg_op1_2_7253 ),
    .I1(\picorv32/reg_op2_2_6759 ),
    .I2(\picorv32/instr_sub_7406 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [2])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<1>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [0]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [1]),
    .O(\picorv32/alu_add_sub [1])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<1>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [0]),
    .DI(\picorv32/reg_op1_1_6492 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [1]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [1])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<1>  (
    .I0(\picorv32/reg_op1_1_6492 ),
    .I1(\picorv32/reg_op2_1_6758 ),
    .I2(\picorv32/instr_sub_7406 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [1])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<0>  (
    .CI(\picorv32/instr_sub_7406 ),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [0]),
    .O(\picorv32/alu_add_sub [0])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<0>  (
    .CI(\picorv32/instr_sub_7406 ),
    .DI(\picorv32/reg_op1_0_6493 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [0]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [0])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<0>  (
    .I0(\picorv32/reg_op1_0_6493 ),
    .I1(\picorv32/reg_op2_0_6757 ),
    .I2(\picorv32/instr_sub_7406 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [0])
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<31>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<30>_6305 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<31>_6304 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<31>  (
    .I0(\picorv32/reg_op1_31_7282 ),
    .I1(\picorv32/decoded_imm [31]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<31>_6304 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<30>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<29>_6307 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<30>_6306 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<30> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<30>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<29>_6307 ),
    .DI(\picorv32/reg_op1_30_7281 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<30>_6306 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<30>_6305 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<30>  (
    .I0(\picorv32/reg_op1_30_7281 ),
    .I1(\picorv32/decoded_imm [30]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<30>_6306 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<29>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<28>_6309 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<29>_6308 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<29> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<29>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<28>_6309 ),
    .DI(\picorv32/reg_op1_29_7280 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<29>_6308 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<29>_6307 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<29>  (
    .I0(\picorv32/reg_op1_29_7280 ),
    .I1(\picorv32/decoded_imm [29]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<29>_6308 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<28>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<27>_6311 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<28>_6310 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<28> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<28>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<27>_6311 ),
    .DI(\picorv32/reg_op1_28_7279 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<28>_6310 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<28>_6309 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<28>  (
    .I0(\picorv32/reg_op1_28_7279 ),
    .I1(\picorv32/decoded_imm [28]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<28>_6310 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<27>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<26>_6313 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<27>_6312 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<27> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<27>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<26>_6313 ),
    .DI(\picorv32/reg_op1_27_7278 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<27>_6312 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<27>_6311 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<27>  (
    .I0(\picorv32/reg_op1_27_7278 ),
    .I1(\picorv32/decoded_imm [27]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<27>_6312 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<26>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<25>_6315 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<26>_6314 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<26> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<26>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<25>_6315 ),
    .DI(\picorv32/reg_op1_26_7277 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<26>_6314 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<26>_6313 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<26>  (
    .I0(\picorv32/reg_op1_26_7277 ),
    .I1(\picorv32/decoded_imm [26]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<26>_6314 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<25>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<24>_6317 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<25>_6316 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<25> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<25>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<24>_6317 ),
    .DI(\picorv32/reg_op1_25_7276 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<25>_6316 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<25>_6315 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<25>  (
    .I0(\picorv32/reg_op1_25_7276 ),
    .I1(\picorv32/decoded_imm [25]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<25>_6316 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<24>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<23>_6319 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<24>_6318 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<24> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<24>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<23>_6319 ),
    .DI(\picorv32/reg_op1_24_7275 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<24>_6318 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<24>_6317 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<24>  (
    .I0(\picorv32/reg_op1_24_7275 ),
    .I1(\picorv32/decoded_imm [24]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<24>_6318 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<23>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<22>_6321 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<23>_6320 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<23> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<23>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<22>_6321 ),
    .DI(\picorv32/reg_op1_23_7274 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<23>_6320 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<23>_6319 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<23>  (
    .I0(\picorv32/reg_op1_23_7274 ),
    .I1(\picorv32/decoded_imm [23]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<23>_6320 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<22>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<21>_6323 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<22>_6322 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<22> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<22>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<21>_6323 ),
    .DI(\picorv32/reg_op1_22_7273 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<22>_6322 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<22>_6321 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<22>  (
    .I0(\picorv32/reg_op1_22_7273 ),
    .I1(\picorv32/decoded_imm [22]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<22>_6322 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<21>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<20>_6325 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<21>_6324 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<21> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<21>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<20>_6325 ),
    .DI(\picorv32/reg_op1_21_7272 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<21>_6324 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<21>_6323 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<21>  (
    .I0(\picorv32/reg_op1_21_7272 ),
    .I1(\picorv32/decoded_imm [21]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<21>_6324 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<20>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<19>_6327 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<20>_6326 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<20> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<20>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<19>_6327 ),
    .DI(\picorv32/reg_op1_20_7271 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<20>_6326 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<20>_6325 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<20>  (
    .I0(\picorv32/reg_op1_20_7271 ),
    .I1(\picorv32/decoded_imm [20]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<20>_6326 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<19>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<18>_6329 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<19>_6328 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<19> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<19>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<18>_6329 ),
    .DI(\picorv32/reg_op1_19_7270 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<19>_6328 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<19>_6327 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<19>  (
    .I0(\picorv32/reg_op1_19_7270 ),
    .I1(\picorv32/decoded_imm [19]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<19>_6328 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<18>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<17>_6331 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<18>_6330 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<18> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<18>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<17>_6331 ),
    .DI(\picorv32/reg_op1_18_7269 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<18>_6330 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<18>_6329 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<18>  (
    .I0(\picorv32/reg_op1_18_7269 ),
    .I1(\picorv32/decoded_imm [18]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<18>_6330 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<17>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<16>_6333 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<17>_6332 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<17> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<17>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<16>_6333 ),
    .DI(\picorv32/reg_op1_17_7268 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<17>_6332 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<17>_6331 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<17>  (
    .I0(\picorv32/reg_op1_17_7268 ),
    .I1(\picorv32/decoded_imm [17]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<17>_6332 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<16>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<15>_6335 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<16>_6334 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<16> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<16>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<15>_6335 ),
    .DI(\picorv32/reg_op1_16_7267 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<16>_6334 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<16>_6333 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<16>  (
    .I0(\picorv32/reg_op1_16_7267 ),
    .I1(\picorv32/decoded_imm [16]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<16>_6334 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<15>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<14>_6337 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<15>_6336 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<15> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<15>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<14>_6337 ),
    .DI(\picorv32/reg_op1_15_7266 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<15>_6336 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<15>_6335 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<15>  (
    .I0(\picorv32/reg_op1_15_7266 ),
    .I1(\picorv32/decoded_imm [15]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<15>_6336 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<14>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<13>_6339 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<14>_6338 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<14> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<14>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<13>_6339 ),
    .DI(\picorv32/reg_op1_14_7265 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<14>_6338 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<14>_6337 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<14>  (
    .I0(\picorv32/reg_op1_14_7265 ),
    .I1(\picorv32/decoded_imm [14]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<14>_6338 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<13>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<12>_6341 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<13>_6340 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<13> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<13>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<12>_6341 ),
    .DI(\picorv32/reg_op1_13_7264 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<13>_6340 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<13>_6339 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<13>  (
    .I0(\picorv32/reg_op1_13_7264 ),
    .I1(\picorv32/decoded_imm [13]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<13>_6340 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<12>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<11>_6343 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<12>_6342 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<12> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<12>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<11>_6343 ),
    .DI(\picorv32/reg_op1_12_7263 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<12>_6342 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<12>_6341 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<12>  (
    .I0(\picorv32/reg_op1_12_7263 ),
    .I1(\picorv32/decoded_imm [12]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<12>_6342 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<11>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<10>_6345 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<11>_6344 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<11> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<11>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<10>_6345 ),
    .DI(\picorv32/reg_op1_11_7262 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<11>_6344 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<11>_6343 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<11>  (
    .I0(\picorv32/reg_op1_11_7262 ),
    .I1(\picorv32/decoded_imm [11]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<11>_6344 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<10>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<9>_6347 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<10>_6346 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<10> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<10>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<9>_6347 ),
    .DI(\picorv32/reg_op1_10_7261 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<10>_6346 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<10>_6345 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<10>  (
    .I0(\picorv32/reg_op1_10_7261 ),
    .I1(\picorv32/decoded_imm [10]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<10>_6346 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<9>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<8>_6349 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<9>_6348 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<9> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<9>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<8>_6349 ),
    .DI(\picorv32/reg_op1_9_7260 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<9>_6348 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<9>_6347 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<9>  (
    .I0(\picorv32/reg_op1_9_7260 ),
    .I1(\picorv32/decoded_imm [9]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<9>_6348 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<8>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<7>_6351 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<8>_6350 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<8> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<8>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<7>_6351 ),
    .DI(\picorv32/reg_op1_8_7259 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<8>_6350 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<8>_6349 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<8>  (
    .I0(\picorv32/reg_op1_8_7259 ),
    .I1(\picorv32/decoded_imm [8]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<8>_6350 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<7>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<6>_6353 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<7>_6352 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<7> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<7>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<6>_6353 ),
    .DI(\picorv32/reg_op1_7_7258 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<7>_6352 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<7>_6351 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<7>  (
    .I0(\picorv32/reg_op1_7_7258 ),
    .I1(\picorv32/decoded_imm [7]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<7>_6352 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<6>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<5>_6355 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<6>_6354 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<6> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<6>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<5>_6355 ),
    .DI(\picorv32/reg_op1_6_7257 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<6>_6354 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<6>_6353 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<6>  (
    .I0(\picorv32/reg_op1_6_7257 ),
    .I1(\picorv32/decoded_imm [6]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<6>_6354 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<5>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<4>_6357 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<5>_6356 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<5> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<5>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<4>_6357 ),
    .DI(\picorv32/reg_op1_5_7256 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<5>_6356 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<5>_6355 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<5>  (
    .I0(\picorv32/reg_op1_5_7256 ),
    .I1(\picorv32/decoded_imm [5]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<5>_6356 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<4>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<3>_6359 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<4>_6358 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<4> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<4>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<3>_6359 ),
    .DI(\picorv32/reg_op1_4_7255 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<4>_6358 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<4>_6357 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<4>  (
    .I0(\picorv32/reg_op1_4_7255 ),
    .I1(\picorv32/decoded_imm [4]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<4>_6358 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<3>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<2>_6361 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<3>_6360 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<3> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<3>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<2>_6361 ),
    .DI(\picorv32/reg_op1_3_7254 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<3>_6360 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<3>_6359 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<3>  (
    .I0(\picorv32/reg_op1_3_7254 ),
    .I1(\picorv32/decoded_imm [3]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<3>_6360 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<2>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<1>_6363 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<2>_6362 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<2> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<2>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<1>_6363 ),
    .DI(\picorv32/reg_op1_2_7253 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<2>_6362 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<2>_6361 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<2>  (
    .I0(\picorv32/reg_op1_2_7253 ),
    .I1(\picorv32/decoded_imm [2]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<2>_6362 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<1>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<0>_6365 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<1>_6364 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<1> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<1>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<0>_6365 ),
    .DI(\picorv32/reg_op1_1_6492 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<1>_6364 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<1>_6363 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<1>  (
    .I0(\picorv32/reg_op1_1_6492 ),
    .I1(\picorv32/decoded_imm [1]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<1>_6364 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<0>_6366 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<0> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(\picorv32/reg_op1_0_6493 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<0>_6366 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<0>_6365 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<0>  (
    .I0(\picorv32/reg_op1_0_6493 ),
    .I1(\picorv32/decoded_imm [0]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<0>_6366 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<31>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<30>_6368 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<31>_6367 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<31>  (
    .I0(\picorv32/reg_pc_31_7576 ),
    .I1(\picorv32/decoded_imm [31]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<31>_6367 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<30>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<29>_6370 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<30>_6369 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<30> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<30>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<29>_6370 ),
    .DI(\picorv32/reg_pc_30_7575 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<30>_6369 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<30>_6368 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<30>  (
    .I0(\picorv32/reg_pc_30_7575 ),
    .I1(\picorv32/decoded_imm [30]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<30>_6369 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<29>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<28>_6372 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<29>_6371 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<29> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<29>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<28>_6372 ),
    .DI(\picorv32/reg_pc_29_7574 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<29>_6371 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<29>_6370 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<29>  (
    .I0(\picorv32/reg_pc_29_7574 ),
    .I1(\picorv32/decoded_imm [29]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<29>_6371 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<28>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<27>_6374 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<28>_6373 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<28> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<28>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<27>_6374 ),
    .DI(\picorv32/reg_pc_28_7573 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<28>_6373 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<28>_6372 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<28>  (
    .I0(\picorv32/reg_pc_28_7573 ),
    .I1(\picorv32/decoded_imm [28]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<28>_6373 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<27>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<26>_6376 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<27>_6375 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<27> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<27>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<26>_6376 ),
    .DI(\picorv32/reg_pc_27_7572 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<27>_6375 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<27>_6374 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<27>  (
    .I0(\picorv32/reg_pc_27_7572 ),
    .I1(\picorv32/decoded_imm [27]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<27>_6375 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<26>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<25>_6378 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<26>_6377 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<26> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<26>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<25>_6378 ),
    .DI(\picorv32/reg_pc_26_7571 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<26>_6377 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<26>_6376 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<26>  (
    .I0(\picorv32/reg_pc_26_7571 ),
    .I1(\picorv32/decoded_imm [26]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<26>_6377 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<25>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<24>_6380 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<25>_6379 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<25> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<25>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<24>_6380 ),
    .DI(\picorv32/reg_pc_25_7570 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<25>_6379 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<25>_6378 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<25>  (
    .I0(\picorv32/reg_pc_25_7570 ),
    .I1(\picorv32/decoded_imm [25]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<25>_6379 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<24>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<23>_6382 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<24>_6381 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<24> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<24>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<23>_6382 ),
    .DI(\picorv32/reg_pc_24_7569 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<24>_6381 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<24>_6380 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<24>  (
    .I0(\picorv32/reg_pc_24_7569 ),
    .I1(\picorv32/decoded_imm [24]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<24>_6381 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<23>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<22>_6384 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<23>_6383 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<23> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<23>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<22>_6384 ),
    .DI(\picorv32/reg_pc_23_7568 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<23>_6383 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<23>_6382 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<23>  (
    .I0(\picorv32/reg_pc_23_7568 ),
    .I1(\picorv32/decoded_imm [23]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<23>_6383 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<22>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<21>_6386 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<22>_6385 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<22> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<22>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<21>_6386 ),
    .DI(\picorv32/reg_pc_22_7567 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<22>_6385 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<22>_6384 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<22>  (
    .I0(\picorv32/reg_pc_22_7567 ),
    .I1(\picorv32/decoded_imm [22]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<22>_6385 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<21>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<20>_6388 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<21>_6387 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<21> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<21>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<20>_6388 ),
    .DI(\picorv32/reg_pc_21_7566 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<21>_6387 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<21>_6386 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<21>  (
    .I0(\picorv32/reg_pc_21_7566 ),
    .I1(\picorv32/decoded_imm [21]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<21>_6387 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<20>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<19>_6390 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<20>_6389 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<20> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<20>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<19>_6390 ),
    .DI(\picorv32/reg_pc_20_7565 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<20>_6389 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<20>_6388 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<20>  (
    .I0(\picorv32/reg_pc_20_7565 ),
    .I1(\picorv32/decoded_imm [20]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<20>_6389 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<19>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<18>_6392 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<19>_6391 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<19> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<19>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<18>_6392 ),
    .DI(\picorv32/reg_pc_19_7564 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<19>_6391 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<19>_6390 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<19>  (
    .I0(\picorv32/reg_pc_19_7564 ),
    .I1(\picorv32/decoded_imm [19]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<19>_6391 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<18>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<17>_6394 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<18>_6393 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<18> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<18>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<17>_6394 ),
    .DI(\picorv32/reg_pc_18_7563 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<18>_6393 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<18>_6392 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<18>  (
    .I0(\picorv32/reg_pc_18_7563 ),
    .I1(\picorv32/decoded_imm [18]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<18>_6393 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<17>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<16>_6396 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<17>_6395 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<17> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<17>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<16>_6396 ),
    .DI(\picorv32/reg_pc_17_7562 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<17>_6395 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<17>_6394 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<17>  (
    .I0(\picorv32/reg_pc_17_7562 ),
    .I1(\picorv32/decoded_imm [17]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<17>_6395 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<16>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<15>_6398 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<16>_6397 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<16> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<16>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<15>_6398 ),
    .DI(\picorv32/reg_pc_16_7561 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<16>_6397 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<16>_6396 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<16>  (
    .I0(\picorv32/reg_pc_16_7561 ),
    .I1(\picorv32/decoded_imm [16]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<16>_6397 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<15>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<14>_6400 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<15>_6399 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<15> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<15>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<14>_6400 ),
    .DI(\picorv32/reg_pc_15_7560 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<15>_6399 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<15>_6398 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<15>  (
    .I0(\picorv32/reg_pc_15_7560 ),
    .I1(\picorv32/decoded_imm [15]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<15>_6399 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<14>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<13>_6402 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<14>_6401 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<14> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<14>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<13>_6402 ),
    .DI(\picorv32/reg_pc_14_7559 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<14>_6401 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<14>_6400 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<14>  (
    .I0(\picorv32/reg_pc_14_7559 ),
    .I1(\picorv32/decoded_imm [14]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<14>_6401 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<13>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<12>_6404 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<13>_6403 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<13> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<13>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<12>_6404 ),
    .DI(\picorv32/reg_pc_13_7558 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<13>_6403 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<13>_6402 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<13>  (
    .I0(\picorv32/reg_pc_13_7558 ),
    .I1(\picorv32/decoded_imm [13]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<13>_6403 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<12>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<11>_6406 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<12>_6405 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<12> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<12>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<11>_6406 ),
    .DI(\picorv32/reg_pc_12_7557 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<12>_6405 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<12>_6404 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<12>  (
    .I0(\picorv32/reg_pc_12_7557 ),
    .I1(\picorv32/decoded_imm [12]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<12>_6405 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<11>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<10>_6408 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<11>_6407 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<11> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<11>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<10>_6408 ),
    .DI(\picorv32/reg_pc_11_7556 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<11>_6407 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<11>_6406 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<11>  (
    .I0(\picorv32/reg_pc_11_7556 ),
    .I1(\picorv32/decoded_imm [11]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<11>_6407 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<10>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<9>_6410 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<10>_6409 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<10> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<10>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<9>_6410 ),
    .DI(\picorv32/reg_pc_10_7555 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<10>_6409 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<10>_6408 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<10>  (
    .I0(\picorv32/reg_pc_10_7555 ),
    .I1(\picorv32/decoded_imm [10]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<10>_6409 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<9>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<8>_6412 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<9>_6411 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<9> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<9>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<8>_6412 ),
    .DI(\picorv32/reg_pc_9_7554 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<9>_6411 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<9>_6410 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<9>  (
    .I0(\picorv32/reg_pc_9_7554 ),
    .I1(\picorv32/decoded_imm [9]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<9>_6411 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<8>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<7>_6414 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<8>_6413 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<8> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<8>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<7>_6414 ),
    .DI(\picorv32/reg_pc_8_7553 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<8>_6413 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<8>_6412 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<8>  (
    .I0(\picorv32/reg_pc_8_7553 ),
    .I1(\picorv32/decoded_imm [8]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<8>_6413 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<7>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<6>_6416 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<7>_6415 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<7> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<7>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<6>_6416 ),
    .DI(\picorv32/reg_pc_7_7552 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<7>_6415 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<7>_6414 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<7>  (
    .I0(\picorv32/reg_pc_7_7552 ),
    .I1(\picorv32/decoded_imm [7]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<7>_6415 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<6>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<5>_6418 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<6>_6417 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<6> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<6>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<5>_6418 ),
    .DI(\picorv32/reg_pc_6_7551 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<6>_6417 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<6>_6416 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<6>  (
    .I0(\picorv32/reg_pc_6_7551 ),
    .I1(\picorv32/decoded_imm [6]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<6>_6417 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<5>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<4>_6420 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<5>_6419 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<5> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<5>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<4>_6420 ),
    .DI(\picorv32/reg_pc_5_7550 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<5>_6419 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<5>_6418 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<5>  (
    .I0(\picorv32/reg_pc_5_7550 ),
    .I1(\picorv32/decoded_imm [5]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<5>_6419 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<4>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<3>_6422 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<4>_6421 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<4> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<4>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<3>_6422 ),
    .DI(\picorv32/reg_pc_4_7549 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<4>_6421 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<4>_6420 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<4>  (
    .I0(\picorv32/reg_pc_4_7549 ),
    .I1(\picorv32/decoded_imm [4]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<4>_6421 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<3>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<2>_6424 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<3>_6423 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<3> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<3>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<2>_6424 ),
    .DI(\picorv32/reg_pc_3_7548 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<3>_6423 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<3>_6422 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<3>  (
    .I0(\picorv32/reg_pc_3_7548 ),
    .I1(\picorv32/decoded_imm [3]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<3>_6423 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<2>_6425 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<2> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(\picorv32/reg_pc_2_7547 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<2>_6425 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<2>_6424 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<2>  (
    .I0(\picorv32/reg_pc_2_7547 ),
    .I1(\picorv32/decoded_imm [2]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<2>_6425 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<31>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<30>_6427 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<31>_6426 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<31> )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<30>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<29>_6429 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<30>_6428 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<30> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<30>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<29>_6429 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<30>_6428 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<30>_6427 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<29>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<28>_6431 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<29>_6430 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<29> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<29>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<28>_6431 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<29>_6430 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<29>_6429 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<28>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<27>_6433 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<28>_6432 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<28> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<28>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<27>_6433 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<28>_6432 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<28>_6431 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<27>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<26>_6435 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<27>_6434 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<27> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<27>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<26>_6435 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<27>_6434 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<27>_6433 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<26>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<25>_6437 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<26>_6436 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<26> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<26>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<25>_6437 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<26>_6436 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<26>_6435 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<25>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<24>_6439 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<25>_6438 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<25> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<25>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<24>_6439 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<25>_6438 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<25>_6437 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<24>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<23>_6441 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<24>_6440 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<24> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<24>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<23>_6441 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<24>_6440 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<24>_6439 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<23>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<22>_6443 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<23>_6442 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<23> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<23>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<22>_6443 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<23>_6442 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<23>_6441 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<22>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<21>_6445 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<22>_6444 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<22> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<22>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<21>_6445 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<22>_6444 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<22>_6443 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<21>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<20>_6447 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<21>_6446 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<21> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<21>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<20>_6447 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<21>_6446 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<21>_6445 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<20>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<19>_6449 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<20>_6448 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<20> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<20>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<19>_6449 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<20>_6448 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<20>_6447 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<19>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<18>_6451 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<19>_6450 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<19> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<19>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<18>_6451 ),
    .DI(\picorv32/decoded_imm_uj [19]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<19>_6450 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<19>_6449 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<18>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<17>_6453 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<18>_6452 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<18> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<18>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<17>_6453 ),
    .DI(\picorv32/decoded_imm_uj [18]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<18>_6452 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<18>_6451 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<17>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<16>_6455 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<17>_6454 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<17> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<17>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<16>_6455 ),
    .DI(\picorv32/decoded_imm_uj [17]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<17>_6454 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<17>_6453 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<16>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<15>_6457 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<16>_6456 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<16> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<16>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<15>_6457 ),
    .DI(\picorv32/decoded_imm_uj [16]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<16>_6456 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<16>_6455 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<15>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<14>_6459 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<15>_6458 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<15> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<15>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<14>_6459 ),
    .DI(\picorv32/decoded_imm_uj [15]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<15>_6458 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<15>_6457 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<14>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<13>_6461 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<14>_6460 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<14> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<14>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<13>_6461 ),
    .DI(\picorv32/decoded_imm_uj [14]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<14>_6460 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<14>_6459 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<13>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<12>_6463 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<13>_6462 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<13> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<13>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<12>_6463 ),
    .DI(\picorv32/decoded_imm_uj [13]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<13>_6462 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<13>_6461 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<12>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<11>_6465 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<12>_6464 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<12> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<12>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<11>_6465 ),
    .DI(\picorv32/decoded_imm_uj [12]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<12>_6464 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<12>_6463 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<11>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<10>_6467 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<11>_6466 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<11> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<11>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<10>_6467 ),
    .DI(\picorv32/decoded_imm_uj [11]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<11>_6466 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<11>_6465 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<10>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<9>_6469 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<10>_6468 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<10> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<10>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<9>_6469 ),
    .DI(\picorv32/decoded_imm_uj [10]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<10>_6468 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<10>_6467 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<9>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<8>_6471 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<9>_6470 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<9> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<9>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<8>_6471 ),
    .DI(\picorv32/decoded_imm_uj [9]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<9>_6470 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<9>_6469 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<8>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<7>_6473 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<8>_6472 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<8> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<8>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<7>_6473 ),
    .DI(\picorv32/decoded_imm_uj [8]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<8>_6472 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<8>_6471 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<7>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<6>_6475 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<7>_6474 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<7> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<7>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<6>_6475 ),
    .DI(\picorv32/decoded_imm_uj [7]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<7>_6474 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<7>_6473 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<6>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<5>_6477 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<6>_6476 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<6> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<6>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<5>_6477 ),
    .DI(\picorv32/decoded_imm_uj [6]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<6>_6476 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<6>_6475 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<5>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<4>_6479 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<5>_6478 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<5> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<5>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<4>_6479 ),
    .DI(\picorv32/decoded_imm_uj [5]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<5>_6478 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<5>_6477 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<4>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<3>_6481 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<4>_6480 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<4> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<4>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<3>_6481 ),
    .DI(\picorv32/decoded_imm_uj [4]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<4>_6480 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<4>_6479 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<4>  (
    .I0(\picorv32/_n1416 [4]),
    .I1(\picorv32/decoded_imm_uj [4]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<4>_6480 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<3>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<2>_6483 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<3>_6482 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<3> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<3>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<2>_6483 ),
    .DI(\picorv32/decoded_imm_uj [3]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<3>_6482 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<3>_6481 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<3>  (
    .I0(\picorv32/_n1416 [3]),
    .I1(\picorv32/decoded_imm_uj [3]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<3>_6482 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<2>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<1>_6485 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<2>_6484 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<2> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<2>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<1>_6485 ),
    .DI(\picorv32/decoded_imm_uj [2]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<2>_6484 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<2>_6483 )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<1>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(\picorv32/decoded_imm_uj [1]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<1>_6486 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<1>_6485 )
  );
  FDR   \picorv32/irq_state_FSM_FFd1  (
    .C(sys_clk),
    .D(\picorv32/irq_state_FSM_FFd1-In ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_state_FSM_FFd1_7503 )
  );
  FDR   \picorv32/irq_state_FSM_FFd2  (
    .C(sys_clk),
    .D(\picorv32/irq_state_FSM_FFd2-In ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_state_FSM_FFd2_7504 )
  );
  FDR   \picorv32/cpu_state_FSM_FFd2  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd2-In4 ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/cpu_state_FSM_FFd2_6495 )
  );
  FDS   \picorv32/cpu_state_FSM_FFd3  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd3-In ),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/cpu_state_FSM_FFd3_6496 )
  );
  FDR   \picorv32/cpu_state_FSM_FFd1  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd1-In3 ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/cpu_state_FSM_FFd1_6494 )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs132  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [31]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1178_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs132_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<31> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs130  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [29]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1178_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs130_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<29> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs129  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [28]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1178_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs129_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<28> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs131  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [30]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1178_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs131_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<30> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs127  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [26]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1178_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs127_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<26> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs126  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [25]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1178_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs126_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<25> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs128  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [27]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1178_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs128_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<27> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs124  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [23]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1178_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs124_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<23> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs123  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [22]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1178_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs123_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<22> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs125  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [24]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1178_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs125_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<24> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs121  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [20]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1178_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs121_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<20> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs120  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [19]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1178_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs120_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<19> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs122  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [21]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1178_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs122_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<21> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs118  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [17]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1178_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs118_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<17> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs117  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [16]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1178_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs117_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<16> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs119  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [18]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1178_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs119_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<18> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs115  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [14]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1178_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs115_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<14> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs114  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [13]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1178_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs114_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<13> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs116  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [15]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1178_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs116_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<15> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs113  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [12]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1178_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs113_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<12> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs112  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [11]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1178_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs112_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<11> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs111  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [10]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1178_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs111_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<10> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs110  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [9]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1178_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs110_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<9> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs18  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [7]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1178_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs18_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<7> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs17  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [6]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1178_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs17_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<6> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs19  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [8]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1178_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs19_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<8> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs15  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [4]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1178_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs15_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<4> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs14  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [3]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1178_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs14_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<3> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs16  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [5]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1178_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs16_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<5> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs12  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [1]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1178_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs12_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<1> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs11  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [0]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1178_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs11_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<0> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs13  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [2]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1178_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs13_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<2> )
  );
  FDE   \picorv32/mem_addr_31  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6510 ),
    .D(\picorv32/mem_la_addr [31]),
    .Q(\picorv32/mem_addr [31])
  );
  FDE   \picorv32/mem_addr_30  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6510 ),
    .D(\picorv32/mem_la_addr [30]),
    .Q(\picorv32/mem_addr [30])
  );
  FDE   \picorv32/mem_addr_29  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6510 ),
    .D(\picorv32/mem_la_addr [29]),
    .Q(\picorv32/mem_addr [29])
  );
  FDE   \picorv32/mem_addr_28  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6510 ),
    .D(\picorv32/mem_la_addr [28]),
    .Q(\picorv32/mem_addr [28])
  );
  FDE   \picorv32/mem_addr_27  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6510 ),
    .D(\picorv32/mem_la_addr [27]),
    .Q(\picorv32/mem_addr [27])
  );
  FDE   \picorv32/mem_addr_26  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6510 ),
    .D(\picorv32/mem_la_addr [26]),
    .Q(\picorv32/mem_addr [26])
  );
  FDE   \picorv32/mem_addr_25  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6510 ),
    .D(\picorv32/mem_la_addr [25]),
    .Q(\picorv32/mem_addr [25])
  );
  FDE   \picorv32/mem_addr_24  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6510 ),
    .D(\picorv32/mem_la_addr [24]),
    .Q(\picorv32/mem_addr [24])
  );
  FDE   \picorv32/mem_addr_23  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6510 ),
    .D(\picorv32/mem_la_addr [23]),
    .Q(\picorv32/mem_addr [23])
  );
  FDE   \picorv32/mem_addr_22  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6510 ),
    .D(\picorv32/mem_la_addr [22]),
    .Q(\picorv32/mem_addr [22])
  );
  FDE   \picorv32/mem_addr_21  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6510 ),
    .D(\picorv32/mem_la_addr [21]),
    .Q(\picorv32/mem_addr [21])
  );
  FDE   \picorv32/mem_addr_20  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6510 ),
    .D(\picorv32/mem_la_addr [20]),
    .Q(\picorv32/mem_addr [20])
  );
  FDE   \picorv32/mem_addr_19  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6510 ),
    .D(\picorv32/mem_la_addr [19]),
    .Q(\picorv32/mem_addr [19])
  );
  FDE   \picorv32/mem_addr_18  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6510 ),
    .D(\picorv32/mem_la_addr [18]),
    .Q(\picorv32/mem_addr [18])
  );
  FDE   \picorv32/mem_addr_17  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6510 ),
    .D(\picorv32/mem_la_addr [17]),
    .Q(\picorv32/mem_addr [17])
  );
  FDE   \picorv32/mem_addr_16  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6510 ),
    .D(\picorv32/mem_la_addr [16]),
    .Q(\picorv32/mem_addr [16])
  );
  FDE   \picorv32/mem_addr_15  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6510 ),
    .D(\picorv32/mem_la_addr [15]),
    .Q(\picorv32/mem_addr [15])
  );
  FDE   \picorv32/mem_addr_14  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6510 ),
    .D(\picorv32/mem_la_addr [14]),
    .Q(\picorv32/mem_addr [14])
  );
  FDE   \picorv32/mem_addr_13  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6510 ),
    .D(\picorv32/mem_la_addr [13]),
    .Q(\picorv32/mem_addr [13])
  );
  FDE   \picorv32/mem_addr_12  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6510 ),
    .D(\picorv32/mem_la_addr [12]),
    .Q(\picorv32/mem_addr [12])
  );
  FDE   \picorv32/mem_addr_11  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6510 ),
    .D(\picorv32/mem_la_addr [11]),
    .Q(\picorv32/mem_addr [11])
  );
  FDE   \picorv32/mem_addr_10  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6510 ),
    .D(\picorv32/mem_la_addr [10]),
    .Q(\picorv32/mem_addr [10])
  );
  FDE   \picorv32/mem_addr_9  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6510 ),
    .D(\picorv32/mem_la_addr [9]),
    .Q(\picorv32/mem_addr [9])
  );
  FDE   \picorv32/mem_addr_8  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6510 ),
    .D(\picorv32/mem_la_addr [8]),
    .Q(\picorv32/mem_addr [8])
  );
  FDE   \picorv32/mem_addr_7  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6510 ),
    .D(\picorv32/mem_la_addr [7]),
    .Q(\picorv32/mem_addr [7])
  );
  FDE   \picorv32/mem_addr_6  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6510 ),
    .D(\picorv32/mem_la_addr [6]),
    .Q(\picorv32/mem_addr [6])
  );
  FDE   \picorv32/mem_addr_5  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6510 ),
    .D(\picorv32/mem_la_addr [5]),
    .Q(\picorv32/mem_addr [5])
  );
  FDE   \picorv32/mem_addr_4  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6510 ),
    .D(\picorv32/mem_la_addr [4]),
    .Q(\picorv32/mem_addr [4])
  );
  FDE   \picorv32/mem_addr_3  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6510 ),
    .D(\picorv32/mem_la_addr [3]),
    .Q(\picorv32/mem_addr [3])
  );
  FDE   \picorv32/mem_addr_2  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6510 ),
    .D(\picorv32/mem_la_addr [2]),
    .Q(\picorv32/mem_addr [2])
  );
  FDRE   \picorv32/mem_state_1  (
    .C(sys_clk),
    .CE(\picorv32/resetn_trap_OR_574_o_inv ),
    .D(\picorv32/mem_state[1]_mem_state[1]_wide_mux_49_OUT<1> ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/mem_state [1])
  );
  FDRE   \picorv32/mem_state_0  (
    .C(sys_clk),
    .CE(\picorv32/resetn_trap_OR_574_o_inv ),
    .D(\picorv32/mem_state[1]_mem_state[1]_wide_mux_49_OUT<0> ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/mem_state [0])
  );
  FDR   \picorv32/reg_next_pc_31  (
    .C(sys_clk),
    .D(\picorv32/_n1176 [31]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_31_7546 )
  );
  FDR   \picorv32/reg_pc_31  (
    .C(sys_clk),
    .D(\picorv32/_n1175 [31]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_31_7576 )
  );
  FDR   \picorv32/do_waitirq  (
    .C(sys_clk),
    .D(\picorv32/GND_2_o_GND_2_o_MUX_2248_o ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/do_waitirq_7577 )
  );
  FDR   \picorv32/trap  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_PWR_11_o_equal_498_o ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/trap_7579 )
  );
  FDSE   \picorv32/irq_mask_31  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [31]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [31])
  );
  FDSE   \picorv32/irq_mask_30  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [30]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [30])
  );
  FDSE   \picorv32/irq_mask_29  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [29]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [29])
  );
  FDSE   \picorv32/irq_mask_28  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [28]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [28])
  );
  FDSE   \picorv32/irq_mask_27  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [27]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [27])
  );
  FDSE   \picorv32/irq_mask_26  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [26]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [26])
  );
  FDSE   \picorv32/irq_mask_25  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [25]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [25])
  );
  FDSE   \picorv32/irq_mask_24  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [24]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [24])
  );
  FDSE   \picorv32/irq_mask_23  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [23]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [23])
  );
  FDSE   \picorv32/irq_mask_22  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [22]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [22])
  );
  FDSE   \picorv32/irq_mask_21  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [21]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [21])
  );
  FDSE   \picorv32/irq_mask_20  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [20]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [20])
  );
  FDSE   \picorv32/irq_mask_19  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [19]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [19])
  );
  FDSE   \picorv32/irq_mask_18  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [18]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [18])
  );
  FDSE   \picorv32/irq_mask_17  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [17]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [17])
  );
  FDSE   \picorv32/irq_mask_16  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [16]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [16])
  );
  FDSE   \picorv32/irq_mask_15  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [15]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [15])
  );
  FDSE   \picorv32/irq_mask_14  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [14]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [14])
  );
  FDSE   \picorv32/irq_mask_13  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [13]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [13])
  );
  FDSE   \picorv32/irq_mask_12  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [12]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [12])
  );
  FDSE   \picorv32/irq_mask_11  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [11]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [11])
  );
  FDSE   \picorv32/irq_mask_10  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [10]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [10])
  );
  FDSE   \picorv32/irq_mask_9  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [9]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [9])
  );
  FDSE   \picorv32/irq_mask_8  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [8]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [8])
  );
  FDSE   \picorv32/irq_mask_7  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [7]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [7])
  );
  FDSE   \picorv32/irq_mask_6  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [6]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [6])
  );
  FDSE   \picorv32/irq_mask_5  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [5]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [5])
  );
  FDSE   \picorv32/irq_mask_4  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [4]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [4])
  );
  FDSE   \picorv32/irq_mask_3  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [3]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [3])
  );
  FDSE   \picorv32/irq_mask_2  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [2]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [2])
  );
  FDSE   \picorv32/irq_mask_1  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [1]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [1])
  );
  FDSE   \picorv32/irq_mask_0  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [0]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [0])
  );
  FDE   \picorv32/decoded_rs1_5  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<5> ),
    .Q(\picorv32/decoded_rs1 [5])
  );
  FDE   \picorv32/decoded_rs1_4  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<4> ),
    .Q(\picorv32/decoded_rs1 [4])
  );
  FDE   \picorv32/decoded_rs1_3  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<3> ),
    .Q(\picorv32/decoded_rs1 [3])
  );
  FDE   \picorv32/decoded_rs1_2  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<2> ),
    .Q(\picorv32/decoded_rs1 [2])
  );
  FDE   \picorv32/decoded_rs1_1  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<1> ),
    .Q(\picorv32/decoded_rs1 [1])
  );
  FDE   \picorv32/decoded_rs1_0  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<0> ),
    .Q(\picorv32/decoded_rs1 [0])
  );
  FDE   \picorv32/decoded_rd_4  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [11]),
    .Q(\picorv32/decoded_rd [4])
  );
  FDE   \picorv32/decoded_rd_3  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [10]),
    .Q(\picorv32/decoded_rd [3])
  );
  FDE   \picorv32/decoded_rd_2  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [9]),
    .Q(\picorv32/decoded_rd [2])
  );
  FDE   \picorv32/decoded_rd_1  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [8]),
    .Q(\picorv32/decoded_rd [1])
  );
  FDE   \picorv32/decoded_rd_0  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [7]),
    .Q(\picorv32/decoded_rd [0])
  );
  FDE   \picorv32/decoded_imm_uj_20  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [31]),
    .Q(\picorv32/decoded_imm_uj [20])
  );
  FDE   \picorv32/decoded_imm_uj_19  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [19]),
    .Q(\picorv32/decoded_imm_uj [19])
  );
  FDE   \picorv32/decoded_imm_uj_18  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [18]),
    .Q(\picorv32/decoded_imm_uj [18])
  );
  FDE   \picorv32/decoded_imm_uj_17  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [17]),
    .Q(\picorv32/decoded_imm_uj [17])
  );
  FDE   \picorv32/decoded_imm_uj_16  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [16]),
    .Q(\picorv32/decoded_imm_uj [16])
  );
  FDE   \picorv32/decoded_imm_uj_15  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [15]),
    .Q(\picorv32/decoded_imm_uj [15])
  );
  FDE   \picorv32/decoded_imm_uj_14  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [14]),
    .Q(\picorv32/decoded_imm_uj [14])
  );
  FDE   \picorv32/decoded_imm_uj_13  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [13]),
    .Q(\picorv32/decoded_imm_uj [13])
  );
  FDE   \picorv32/decoded_imm_uj_12  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [12]),
    .Q(\picorv32/decoded_imm_uj [12])
  );
  FDE   \picorv32/decoded_imm_uj_11  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [20]),
    .Q(\picorv32/decoded_imm_uj [11])
  );
  FDE   \picorv32/decoded_imm_uj_10  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [30]),
    .Q(\picorv32/decoded_imm_uj [10])
  );
  FDE   \picorv32/decoded_imm_uj_9  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [29]),
    .Q(\picorv32/decoded_imm_uj [9])
  );
  FDE   \picorv32/decoded_imm_uj_8  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [28]),
    .Q(\picorv32/decoded_imm_uj [8])
  );
  FDE   \picorv32/decoded_imm_uj_7  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [27]),
    .Q(\picorv32/decoded_imm_uj [7])
  );
  FDE   \picorv32/decoded_imm_uj_6  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [26]),
    .Q(\picorv32/decoded_imm_uj [6])
  );
  FDE   \picorv32/decoded_imm_uj_5  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [25]),
    .Q(\picorv32/decoded_imm_uj [5])
  );
  FDE   \picorv32/decoded_imm_uj_4  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [24]),
    .Q(\picorv32/decoded_imm_uj [4])
  );
  FDE   \picorv32/decoded_imm_uj_3  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [23]),
    .Q(\picorv32/decoded_imm_uj [3])
  );
  FDE   \picorv32/decoded_imm_uj_2  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [22]),
    .Q(\picorv32/decoded_imm_uj [2])
  );
  FDE   \picorv32/decoded_imm_uj_1  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [21]),
    .Q(\picorv32/decoded_imm_uj [1])
  );
  FDE   \picorv32/mem_wdata_31  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [31]),
    .Q(\picorv32/mem_wdata [31])
  );
  FDE   \picorv32/mem_wdata_30  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [30]),
    .Q(\picorv32/mem_wdata [30])
  );
  FDE   \picorv32/mem_wdata_29  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [29]),
    .Q(\picorv32/mem_wdata [29])
  );
  FDE   \picorv32/mem_wdata_28  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [28]),
    .Q(\picorv32/mem_wdata [28])
  );
  FDE   \picorv32/mem_wdata_27  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [27]),
    .Q(\picorv32/mem_wdata [27])
  );
  FDE   \picorv32/mem_wdata_26  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [26]),
    .Q(\picorv32/mem_wdata [26])
  );
  FDE   \picorv32/mem_wdata_25  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [25]),
    .Q(\picorv32/mem_wdata [25])
  );
  FDE   \picorv32/mem_wdata_24  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [24]),
    .Q(\picorv32/mem_wdata [24])
  );
  FDE   \picorv32/mem_wdata_23  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [23]),
    .Q(\picorv32/mem_wdata [23])
  );
  FDE   \picorv32/mem_wdata_22  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [22]),
    .Q(\picorv32/mem_wdata [22])
  );
  FDE   \picorv32/mem_wdata_21  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [21]),
    .Q(\picorv32/mem_wdata [21])
  );
  FDE   \picorv32/mem_wdata_20  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [20]),
    .Q(\picorv32/mem_wdata [20])
  );
  FDE   \picorv32/mem_wdata_19  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [19]),
    .Q(\picorv32/mem_wdata [19])
  );
  FDE   \picorv32/mem_wdata_18  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [18]),
    .Q(\picorv32/mem_wdata [18])
  );
  FDE   \picorv32/mem_wdata_17  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [17]),
    .Q(\picorv32/mem_wdata [17])
  );
  FDE   \picorv32/mem_wdata_16  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [16]),
    .Q(\picorv32/mem_wdata [16])
  );
  FDE   \picorv32/mem_wdata_15  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [15]),
    .Q(\picorv32/mem_wdata [15])
  );
  FDE   \picorv32/mem_wdata_14  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [14]),
    .Q(\picorv32/mem_wdata [14])
  );
  FDE   \picorv32/mem_wdata_13  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [13]),
    .Q(\picorv32/mem_wdata [13])
  );
  FDE   \picorv32/mem_wdata_12  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [12]),
    .Q(\picorv32/mem_wdata [12])
  );
  FDE   \picorv32/mem_wdata_11  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [11]),
    .Q(\picorv32/mem_wdata [11])
  );
  FDE   \picorv32/mem_wdata_10  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [10]),
    .Q(\picorv32/mem_wdata [10])
  );
  FDE   \picorv32/mem_wdata_9  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [9]),
    .Q(\picorv32/mem_wdata [9])
  );
  FDE   \picorv32/mem_wdata_8  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [8]),
    .Q(\picorv32/mem_wdata [8])
  );
  FDE   \picorv32/mem_wdata_7  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/reg_op2_7_6764 ),
    .Q(\picorv32/mem_wdata [7])
  );
  FDE   \picorv32/mem_wdata_6  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/reg_op2_6_6763 ),
    .Q(\picorv32/mem_wdata [6])
  );
  FDE   \picorv32/mem_wdata_5  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/reg_op2_5_6762 ),
    .Q(\picorv32/mem_wdata [5])
  );
  FDE   \picorv32/mem_wdata_4  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/reg_op2_4_6761 ),
    .Q(\picorv32/mem_wdata [4])
  );
  FDE   \picorv32/mem_wdata_3  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/reg_op2_3_6760 ),
    .Q(\picorv32/mem_wdata [3])
  );
  FDE   \picorv32/mem_wdata_2  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/reg_op2_2_6759 ),
    .Q(\picorv32/mem_wdata [2])
  );
  FDE   \picorv32/mem_wdata_1  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/reg_op2_1_6758 ),
    .Q(\picorv32/mem_wdata [1])
  );
  FDE   \picorv32/mem_wdata_0  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/reg_op2_0_6757 ),
    .Q(\picorv32/mem_wdata [0])
  );
  FDR   \picorv32/decoder_pseudo_trigger  (
    .C(sys_clk),
    .D(\picorv32/_n1155 ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/decoder_pseudo_trigger_7578 )
  );
  FDR   \picorv32/is_compare  (
    .C(sys_clk),
    .D(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_GND_2_o_MUX_1805_o ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/is_compare_7580 )
  );
  FD   \picorv32/decoder_trigger  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_mem_do_rinst_MUX_2273_o ),
    .Q(\picorv32/decoder_trigger_7582 )
  );
  FDE   \picorv32/reg_op1_31  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31> ),
    .Q(\picorv32/reg_op1_31_7282 )
  );
  FDE   \picorv32/reg_op1_30  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<30> ),
    .Q(\picorv32/reg_op1_30_7281 )
  );
  FDE   \picorv32/reg_op1_29  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<29> ),
    .Q(\picorv32/reg_op1_29_7280 )
  );
  FDE   \picorv32/reg_op1_28  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<28> ),
    .Q(\picorv32/reg_op1_28_7279 )
  );
  FDE   \picorv32/reg_op1_27  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<27> ),
    .Q(\picorv32/reg_op1_27_7278 )
  );
  FDE   \picorv32/reg_op1_26  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<26> ),
    .Q(\picorv32/reg_op1_26_7277 )
  );
  FDE   \picorv32/reg_op1_25  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<25> ),
    .Q(\picorv32/reg_op1_25_7276 )
  );
  FDE   \picorv32/reg_op1_24  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<24> ),
    .Q(\picorv32/reg_op1_24_7275 )
  );
  FDE   \picorv32/reg_op1_23  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<23> ),
    .Q(\picorv32/reg_op1_23_7274 )
  );
  FDE   \picorv32/reg_op1_22  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<22> ),
    .Q(\picorv32/reg_op1_22_7273 )
  );
  FDE   \picorv32/reg_op1_21  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<21> ),
    .Q(\picorv32/reg_op1_21_7272 )
  );
  FDE   \picorv32/reg_op1_20  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<20> ),
    .Q(\picorv32/reg_op1_20_7271 )
  );
  FDE   \picorv32/reg_op1_19  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<19> ),
    .Q(\picorv32/reg_op1_19_7270 )
  );
  FDE   \picorv32/reg_op1_18  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<18> ),
    .Q(\picorv32/reg_op1_18_7269 )
  );
  FDE   \picorv32/reg_op1_17  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<17> ),
    .Q(\picorv32/reg_op1_17_7268 )
  );
  FDE   \picorv32/reg_op1_16  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<16> ),
    .Q(\picorv32/reg_op1_16_7267 )
  );
  FDE   \picorv32/reg_op1_15  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<15> ),
    .Q(\picorv32/reg_op1_15_7266 )
  );
  FDE   \picorv32/reg_op1_14  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<14> ),
    .Q(\picorv32/reg_op1_14_7265 )
  );
  FDE   \picorv32/reg_op1_13  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<13> ),
    .Q(\picorv32/reg_op1_13_7264 )
  );
  FDE   \picorv32/reg_op1_12  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<12> ),
    .Q(\picorv32/reg_op1_12_7263 )
  );
  FDE   \picorv32/reg_op1_11  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<11> ),
    .Q(\picorv32/reg_op1_11_7262 )
  );
  FDE   \picorv32/reg_op1_10  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10> ),
    .Q(\picorv32/reg_op1_10_7261 )
  );
  FDE   \picorv32/reg_op1_9  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<9> ),
    .Q(\picorv32/reg_op1_9_7260 )
  );
  FDE   \picorv32/reg_op1_8  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<8> ),
    .Q(\picorv32/reg_op1_8_7259 )
  );
  FDE   \picorv32/reg_op1_7  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<7> ),
    .Q(\picorv32/reg_op1_7_7258 )
  );
  FDE   \picorv32/reg_op1_6  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<6> ),
    .Q(\picorv32/reg_op1_6_7257 )
  );
  FDE   \picorv32/reg_op1_5  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<5> ),
    .Q(\picorv32/reg_op1_5_7256 )
  );
  FDE   \picorv32/reg_op1_4  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<4> ),
    .Q(\picorv32/reg_op1_4_7255 )
  );
  FDE   \picorv32/reg_op1_3  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<3> ),
    .Q(\picorv32/reg_op1_3_7254 )
  );
  FDE   \picorv32/reg_op1_2  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<2> ),
    .Q(\picorv32/reg_op1_2_7253 )
  );
  FDE   \picorv32/reg_op1_1  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<1> ),
    .Q(\picorv32/reg_op1_1_6492 )
  );
  FDE   \picorv32/reg_op1_0  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<0> ),
    .Q(\picorv32/reg_op1_0_6493 )
  );
  FDE   \picorv32/reg_op2_31  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<31>_6586 ),
    .Q(\picorv32/reg_op2_31_7252 )
  );
  FDE   \picorv32/reg_op2_30  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<30>_6585 ),
    .Q(\picorv32/reg_op2_30_7251 )
  );
  FDE   \picorv32/reg_op2_29  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<29>_6584 ),
    .Q(\picorv32/reg_op2_29_7250 )
  );
  FDE   \picorv32/reg_op2_28  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<28>_6583 ),
    .Q(\picorv32/reg_op2_28_7249 )
  );
  FDE   \picorv32/reg_op2_27  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<27>_6582 ),
    .Q(\picorv32/reg_op2_27_7248 )
  );
  FDE   \picorv32/reg_op2_26  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<26>_6581 ),
    .Q(\picorv32/reg_op2_26_7247 )
  );
  FDE   \picorv32/reg_op2_25  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<25>_6580 ),
    .Q(\picorv32/reg_op2_25_7246 )
  );
  FDE   \picorv32/reg_op2_24  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<24>_6579 ),
    .Q(\picorv32/reg_op2_24_7245 )
  );
  FDE   \picorv32/reg_op2_23  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<23>_6578 ),
    .Q(\picorv32/reg_op2_23_7244 )
  );
  FDE   \picorv32/reg_op2_22  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<22>_6577 ),
    .Q(\picorv32/reg_op2_22_7243 )
  );
  FDE   \picorv32/reg_op2_21  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<21>_6576 ),
    .Q(\picorv32/reg_op2_21_7242 )
  );
  FDE   \picorv32/reg_op2_20  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<20>_6575 ),
    .Q(\picorv32/reg_op2_20_7241 )
  );
  FDE   \picorv32/reg_op2_19  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<19>_6574 ),
    .Q(\picorv32/reg_op2_19_7240 )
  );
  FDE   \picorv32/reg_op2_18  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<18>_6573 ),
    .Q(\picorv32/reg_op2_18_7239 )
  );
  FDE   \picorv32/reg_op2_17  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<17>_6572 ),
    .Q(\picorv32/reg_op2_17_7238 )
  );
  FDE   \picorv32/reg_op2_16  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<16>_6571 ),
    .Q(\picorv32/reg_op2_16_7237 )
  );
  FDE   \picorv32/reg_op2_15  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<15>_6570 ),
    .Q(\picorv32/reg_op2_15_7236 )
  );
  FDE   \picorv32/reg_op2_14  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<14>_6569 ),
    .Q(\picorv32/reg_op2_14_7235 )
  );
  FDE   \picorv32/reg_op2_13  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<13>_6568 ),
    .Q(\picorv32/reg_op2_13_7234 )
  );
  FDE   \picorv32/reg_op2_12  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<12>_6567 ),
    .Q(\picorv32/reg_op2_12_7233 )
  );
  FDE   \picorv32/reg_op2_11  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<11>_6566 ),
    .Q(\picorv32/reg_op2_11_7232 )
  );
  FDE   \picorv32/reg_op2_10  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<10>_6565 ),
    .Q(\picorv32/reg_op2_10_7231 )
  );
  FDE   \picorv32/reg_op2_9  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<9>_6564 ),
    .Q(\picorv32/reg_op2_9_7230 )
  );
  FDE   \picorv32/reg_op2_8  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<8>_6563 ),
    .Q(\picorv32/reg_op2_8_7229 )
  );
  FDE   \picorv32/reg_op2_7  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<7>_6562 ),
    .Q(\picorv32/reg_op2_7_6764 )
  );
  FDE   \picorv32/reg_op2_6  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<6>_6561 ),
    .Q(\picorv32/reg_op2_6_6763 )
  );
  FDE   \picorv32/reg_op2_5  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<5>_6560 ),
    .Q(\picorv32/reg_op2_5_6762 )
  );
  FDE   \picorv32/reg_op2_4  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<4>_6559 ),
    .Q(\picorv32/reg_op2_4_6761 )
  );
  FDE   \picorv32/reg_op2_3  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<3>_6558 ),
    .Q(\picorv32/reg_op2_3_6760 )
  );
  FDE   \picorv32/reg_op2_2  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<2>_6557 ),
    .Q(\picorv32/reg_op2_2_6759 )
  );
  FDE   \picorv32/reg_op2_1  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<1>_6556 ),
    .Q(\picorv32/reg_op2_1_6758 )
  );
  FDE   \picorv32/reg_op2_0  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<0> ),
    .Q(\picorv32/reg_op2_0_6757 )
  );
  FDE   \picorv32/instr_jalr  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_1096_o ),
    .Q(\picorv32/instr_jalr_7285 )
  );
  FDE   \picorv32/is_lb_lh_lw_lbu_lhu  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_164_o ),
    .Q(\picorv32/is_lb_lh_lw_lbu_lhu_7284 )
  );
  FDE   \picorv32/is_alu_reg_imm  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_166_o ),
    .Q(\picorv32/is_alu_reg_imm_7283 )
  );
  FDE   \picorv32/instr_lbu  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1111_o ),
    .Q(\picorv32/instr_lbu_7288 )
  );
  FDE   \picorv32/instr_lhu  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1112_o ),
    .Q(\picorv32/instr_lhu_7287 )
  );
  FDE   \picorv32/instr_lw  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1110_o ),
    .Q(\picorv32/instr_lw_7286 )
  );
  FDRE   \picorv32/instr_sltiu  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/mem_rdata_q[14]_GND_2_o_equal_194_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable10 ),
    .Q(\picorv32/instr_sltiu_7291 )
  );
  FDRE   \picorv32/instr_bltu  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_182_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable16 ),
    .Q(\picorv32/instr_bltu_7290 )
  );
  FDRE   \picorv32/instr_sltu  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1137_o ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/instr_sltu_7289 )
  );
  FDRE   \picorv32/instr_slti  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/mem_rdata_q[14]_GND_2_o_equal_186_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable10 ),
    .Q(\picorv32/instr_slti_7294 )
  );
  FDRE   \picorv32/instr_blt  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_180_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable16 ),
    .Q(\picorv32/instr_blt_7293 )
  );
  FDRE   \picorv32/instr_slt  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1135_o ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/instr_slt_7292 )
  );
  FDE   \picorv32/instr_lui  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_154_o ),
    .Q(\picorv32/instr_lui_7297 )
  );
  FDE   \picorv32/instr_auipc  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_155_o ),
    .Q(\picorv32/instr_auipc_7296 )
  );
  FDE   \picorv32/instr_jal  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched[6]_PWR_11_o_equal_156_o ),
    .Q(\picorv32/instr_jal_7295 )
  );
  FDRE   \picorv32/instr_and  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1147_o ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/instr_and_7400 )
  );
  FDRE   \picorv32/instr_or  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1145_o ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/instr_or_7401 )
  );
  FDRE   \picorv32/instr_sra  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/mem_rdata_q[31]_GND_2_o_equal_203_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable14 ),
    .Q(\picorv32/instr_sra_7402 )
  );
  FDRE   \picorv32/instr_srl  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable14 ),
    .Q(\picorv32/instr_srl_7403 )
  );
  FDRE   \picorv32/instr_xor  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1139_o ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/instr_xor_7404 )
  );
  FDRE   \picorv32/instr_sll  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1133_o ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/instr_sll_7405 )
  );
  FDRE   \picorv32/instr_sub  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/mem_rdata_q[31]_GND_2_o_equal_203_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable12 ),
    .Q(\picorv32/instr_sub_7406 )
  );
  FDRE   \picorv32/instr_add  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable12 ),
    .Q(\picorv32/instr_add_7407 )
  );
  FDRE   \picorv32/instr_andi  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_183_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable10 ),
    .Q(\picorv32/instr_andi_7408 )
  );
  FDRE   \picorv32/instr_ori  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_182_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable10 ),
    .Q(\picorv32/instr_ori_7409 )
  );
  FDRE   \picorv32/instr_xori  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_180_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable10 ),
    .Q(\picorv32/instr_xori_7410 )
  );
  FDRE   \picorv32/instr_bgeu  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_183_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable16 ),
    .Q(\picorv32/instr_bgeu_7412 )
  );
  FDRE   \picorv32/instr_bge  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_181_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable16 ),
    .Q(\picorv32/instr_bge_7413 )
  );
  FDRE   \picorv32/instr_addi  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/mem_rdata_q[14]_GND_2_o_equal_178_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable10 ),
    .Q(\picorv32/instr_addi_7411 )
  );
  FDRE   \picorv32/instr_bne  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/mem_rdata_q[14]_GND_2_o_equal_179_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable16 ),
    .Q(\picorv32/instr_bne_7414 )
  );
  FDRE   \picorv32/instr_beq  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/mem_rdata_q[14]_GND_2_o_equal_178_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable16 ),
    .Q(\picorv32/instr_beq_7415 )
  );
  FDRE   \picorv32/mem_wstrb_3  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6510 ),
    .D(\picorv32/mem_la_wstrb [3]),
    .R(\picorv32/Reset_OR_DriverANDClockEnable ),
    .Q(\picorv32/mem_wstrb [3])
  );
  FDRE   \picorv32/mem_wstrb_2  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6510 ),
    .D(\picorv32/mem_la_wstrb [2]),
    .R(\picorv32/Reset_OR_DriverANDClockEnable ),
    .Q(\picorv32/mem_wstrb [2])
  );
  FDRE   \picorv32/mem_wstrb_1  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6510 ),
    .D(\picorv32/mem_la_wstrb [1]),
    .R(\picorv32/Reset_OR_DriverANDClockEnable ),
    .Q(\picorv32/mem_wstrb [1])
  );
  FDRE   \picorv32/mem_wstrb_0  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6510 ),
    .D(\picorv32/Mmux_mem_rdata_word110 ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable ),
    .Q(\picorv32/mem_wstrb [0])
  );
  FDE   \picorv32/latched_rd_5  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<5>_6751 ),
    .Q(\picorv32/latched_rd [5])
  );
  FDE   \picorv32/latched_rd_4  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<4> ),
    .Q(\picorv32/latched_rd [4])
  );
  FDE   \picorv32/latched_rd_3  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<3> ),
    .Q(\picorv32/latched_rd [3])
  );
  FDE   \picorv32/latched_rd_2  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<2> ),
    .Q(\picorv32/latched_rd [2])
  );
  FDE   \picorv32/latched_rd_1  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<1> ),
    .Q(\picorv32/latched_rd [1])
  );
  FDE   \picorv32/latched_rd_0  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<0> ),
    .Q(\picorv32/latched_rd [0])
  );
  FDE   \picorv32/mem_wordsize_1  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<1>_6753 ),
    .Q(\picorv32/mem_wordsize [1])
  );
  FDE   \picorv32/mem_wordsize_0  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3260),
    .D(\picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<0>_6752 ),
    .Q(\picorv32/mem_wordsize [0])
  );
  FDE   \picorv32/decoded_imm_31  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<31> ),
    .Q(\picorv32/decoded_imm [31])
  );
  FDE   \picorv32/decoded_imm_30  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<30> ),
    .Q(\picorv32/decoded_imm [30])
  );
  FDE   \picorv32/decoded_imm_29  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<29> ),
    .Q(\picorv32/decoded_imm [29])
  );
  FDE   \picorv32/decoded_imm_28  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<28> ),
    .Q(\picorv32/decoded_imm [28])
  );
  FDE   \picorv32/decoded_imm_27  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<27> ),
    .Q(\picorv32/decoded_imm [27])
  );
  FDE   \picorv32/decoded_imm_26  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<26> ),
    .Q(\picorv32/decoded_imm [26])
  );
  FDE   \picorv32/decoded_imm_25  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<25> ),
    .Q(\picorv32/decoded_imm [25])
  );
  FDE   \picorv32/decoded_imm_24  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<24> ),
    .Q(\picorv32/decoded_imm [24])
  );
  FDE   \picorv32/decoded_imm_23  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<23> ),
    .Q(\picorv32/decoded_imm [23])
  );
  FDE   \picorv32/decoded_imm_22  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<22> ),
    .Q(\picorv32/decoded_imm [22])
  );
  FDE   \picorv32/decoded_imm_21  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<21> ),
    .Q(\picorv32/decoded_imm [21])
  );
  FDE   \picorv32/decoded_imm_20  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<20> ),
    .Q(\picorv32/decoded_imm [20])
  );
  FDE   \picorv32/decoded_imm_19  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<19>_6808 ),
    .Q(\picorv32/decoded_imm [19])
  );
  FDE   \picorv32/decoded_imm_18  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<18>_6807 ),
    .Q(\picorv32/decoded_imm [18])
  );
  FDE   \picorv32/decoded_imm_17  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<17>_6806 ),
    .Q(\picorv32/decoded_imm [17])
  );
  FDE   \picorv32/decoded_imm_16  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<16>_6805 ),
    .Q(\picorv32/decoded_imm [16])
  );
  FDE   \picorv32/decoded_imm_15  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<15>_6804 ),
    .Q(\picorv32/decoded_imm [15])
  );
  FDE   \picorv32/decoded_imm_14  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<14>_6803 ),
    .Q(\picorv32/decoded_imm [14])
  );
  FDE   \picorv32/decoded_imm_13  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<13>_6802 ),
    .Q(\picorv32/decoded_imm [13])
  );
  FDE   \picorv32/decoded_imm_12  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<12>_6801 ),
    .Q(\picorv32/decoded_imm [12])
  );
  FDE   \picorv32/decoded_imm_11  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<11> ),
    .Q(\picorv32/decoded_imm [11])
  );
  FDE   \picorv32/decoded_imm_10  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<10> ),
    .Q(\picorv32/decoded_imm [10])
  );
  FDE   \picorv32/decoded_imm_9  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<9> ),
    .Q(\picorv32/decoded_imm [9])
  );
  FDE   \picorv32/decoded_imm_8  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<8> ),
    .Q(\picorv32/decoded_imm [8])
  );
  FDE   \picorv32/decoded_imm_7  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<7> ),
    .Q(\picorv32/decoded_imm [7])
  );
  FDE   \picorv32/decoded_imm_6  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<6> ),
    .Q(\picorv32/decoded_imm [6])
  );
  FDE   \picorv32/decoded_imm_5  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<5> ),
    .Q(\picorv32/decoded_imm [5])
  );
  FDE   \picorv32/decoded_imm_4  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<4> ),
    .Q(\picorv32/decoded_imm [4])
  );
  FDE   \picorv32/decoded_imm_3  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<3> ),
    .Q(\picorv32/decoded_imm [3])
  );
  FDE   \picorv32/decoded_imm_2  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<2> ),
    .Q(\picorv32/decoded_imm [2])
  );
  FDE   \picorv32/decoded_imm_1  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<1> ),
    .Q(\picorv32/decoded_imm [1])
  );
  FDE   \picorv32/decoded_imm_0  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<0> ),
    .Q(\picorv32/decoded_imm [0])
  );
  FDE   \picorv32/is_sll_srl_sra  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/is_alu_reg_reg_mem_rdata_q[14]_AND_1168_o ),
    .Q(\picorv32/is_sll_srl_sra_7454 )
  );
  FDE   \picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/instr_jalr_is_alu_reg_imm_OR_667_o ),
    .Q(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 )
  );
  FDE   \picorv32/is_slli_srli_srai  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/is_alu_reg_imm_mem_rdata_q[14]_AND_1163_o ),
    .Q(\picorv32/is_slli_srli_srai_7456 )
  );
  FDE   \picorv32/instr_maskirq  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1158_o_6689 ),
    .Q(\picorv32/instr_maskirq_7457 )
  );
  FDE   \picorv32/instr_setq  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1157_o_6688 ),
    .Q(\picorv32/instr_setq_7458 )
  );
  FDE   \picorv32/instr_getq  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1156_o ),
    .Q(\picorv32/instr_getq_7459 )
  );
  FDE   \picorv32/instr_srai  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_1127_o ),
    .Q(\picorv32/instr_srai_7460 )
  );
  FDE   \picorv32/instr_srli  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_1125_o ),
    .Q(\picorv32/instr_srli_7461 )
  );
  FDE   \picorv32/instr_slli  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_1123_o ),
    .Q(\picorv32/instr_slli_7462 )
  );
  FDE   \picorv32/instr_sw  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_1115_o ),
    .Q(\picorv32/instr_sw_7463 )
  );
  FDE   \picorv32/instr_sh  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_1114_o ),
    .Q(\picorv32/instr_sh_7464 )
  );
  FDE   \picorv32/instr_sb  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_1113_o ),
    .Q(\picorv32/instr_sb_7465 )
  );
  FDE   \picorv32/instr_lh  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1109_o ),
    .Q(\picorv32/instr_lh_7466 )
  );
  FDE   \picorv32/instr_lb  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o ),
    .D(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1108_o ),
    .Q(\picorv32/instr_lb_7467 )
  );
  FDE   \picorv32/is_alu_reg_reg  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_167_o ),
    .Q(\picorv32/is_alu_reg_reg_7499 )
  );
  FDE   \picorv32/is_sb_sh_sw  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_165_o ),
    .Q(\picorv32/is_sb_sh_sw_7500 )
  );
  FDE   \picorv32/instr_waitirq  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1098_o ),
    .Q(\picorv32/instr_waitirq_7501 )
  );
  FDE   \picorv32/instr_retirq  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .D(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1097_o ),
    .Q(\picorv32/instr_retirq_7502 )
  );
  FDR   \picorv32/irq_pending_4  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_irq_pending[31]_select_512_OUT<4> ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_pending[4] )
  );
  FDR   \picorv32/irq_pending_3  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_irq_pending[31]_select_512_OUT<3> ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_pending[3] )
  );
  FDR   \picorv32/irq_pending_1  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_irq_pending[31]_select_512_OUT<1> ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_pending[1] )
  );
  FDR   \picorv32/irq_active  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_irq_active_Select_510_o ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_active_7510 )
  );
  FDR   \picorv32/latched_is_lb  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_latched_is_lb_Select_526_o ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/latched_is_lb_7511 )
  );
  FDR   \picorv32/latched_is_lh  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_latched_is_lh_Select_524_o ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/latched_is_lh_7512 )
  );
  FDR   \picorv32/latched_is_lu  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_latched_is_lu_Select_522_o ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/latched_is_lu_7513 )
  );
  FDR   \picorv32/latched_branch  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_latched_branch_Select_520_o ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/latched_branch_7514 )
  );
  FDR   \picorv32/latched_stalu  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_latched_stalu_Select_518_o ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/latched_stalu_7515 )
  );
  FDR   \picorv32/latched_store  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_latched_store_Select_516_o ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/latched_store_7516 )
  );
  FDR   \picorv32/reg_next_pc_2  (
    .C(sys_clk),
    .D(\picorv32/_n1176 [2]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_2_7517 )
  );
  FDR   \picorv32/reg_next_pc_3  (
    .C(sys_clk),
    .D(\picorv32/_n1176 [3]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_3_7518 )
  );
  FDR   \picorv32/reg_next_pc_4  (
    .C(sys_clk),
    .D(\picorv32/_n1176 [4]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_4_7519 )
  );
  FDR   \picorv32/reg_next_pc_5  (
    .C(sys_clk),
    .D(\picorv32/_n1176 [5]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_5_7520 )
  );
  FDR   \picorv32/reg_next_pc_6  (
    .C(sys_clk),
    .D(\picorv32/_n1176 [6]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_6_7521 )
  );
  FDR   \picorv32/reg_next_pc_7  (
    .C(sys_clk),
    .D(\picorv32/_n1176 [7]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_7_7522 )
  );
  FDR   \picorv32/reg_next_pc_8  (
    .C(sys_clk),
    .D(\picorv32/_n1176 [8]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_8_7523 )
  );
  FDR   \picorv32/reg_next_pc_9  (
    .C(sys_clk),
    .D(\picorv32/_n1176 [9]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_9_7524 )
  );
  FDR   \picorv32/reg_next_pc_10  (
    .C(sys_clk),
    .D(\picorv32/_n1176 [10]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_10_7525 )
  );
  FDR   \picorv32/reg_next_pc_11  (
    .C(sys_clk),
    .D(\picorv32/_n1176 [11]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_11_7526 )
  );
  FDR   \picorv32/reg_next_pc_12  (
    .C(sys_clk),
    .D(\picorv32/_n1176 [12]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_12_7527 )
  );
  FDR   \picorv32/reg_next_pc_13  (
    .C(sys_clk),
    .D(\picorv32/_n1176 [13]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_13_7528 )
  );
  FDR   \picorv32/reg_next_pc_14  (
    .C(sys_clk),
    .D(\picorv32/_n1176 [14]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_14_7529 )
  );
  FDR   \picorv32/reg_next_pc_15  (
    .C(sys_clk),
    .D(\picorv32/_n1176 [15]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_15_7530 )
  );
  FDR   \picorv32/reg_next_pc_16  (
    .C(sys_clk),
    .D(\picorv32/_n1176 [16]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_16_7531 )
  );
  FDR   \picorv32/reg_next_pc_17  (
    .C(sys_clk),
    .D(\picorv32/_n1176 [17]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_17_7532 )
  );
  FDR   \picorv32/reg_next_pc_18  (
    .C(sys_clk),
    .D(\picorv32/_n1176 [18]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_18_7533 )
  );
  FDR   \picorv32/reg_next_pc_19  (
    .C(sys_clk),
    .D(\picorv32/_n1176 [19]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_19_7534 )
  );
  FDR   \picorv32/reg_next_pc_20  (
    .C(sys_clk),
    .D(\picorv32/_n1176 [20]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_20_7535 )
  );
  FDR   \picorv32/reg_next_pc_21  (
    .C(sys_clk),
    .D(\picorv32/_n1176 [21]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_21_7536 )
  );
  FDR   \picorv32/reg_next_pc_22  (
    .C(sys_clk),
    .D(\picorv32/_n1176 [22]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_22_7537 )
  );
  FDR   \picorv32/reg_next_pc_23  (
    .C(sys_clk),
    .D(\picorv32/_n1176 [23]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_23_7538 )
  );
  FDR   \picorv32/reg_next_pc_24  (
    .C(sys_clk),
    .D(\picorv32/_n1176 [24]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_24_7539 )
  );
  FDR   \picorv32/reg_next_pc_25  (
    .C(sys_clk),
    .D(\picorv32/_n1176 [25]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_25_7540 )
  );
  FDR   \picorv32/reg_next_pc_26  (
    .C(sys_clk),
    .D(\picorv32/_n1176 [26]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_26_7541 )
  );
  FDR   \picorv32/reg_next_pc_27  (
    .C(sys_clk),
    .D(\picorv32/_n1176 [27]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_27_7542 )
  );
  FDR   \picorv32/reg_next_pc_28  (
    .C(sys_clk),
    .D(\picorv32/_n1176 [28]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_28_7543 )
  );
  FDR   \picorv32/reg_next_pc_29  (
    .C(sys_clk),
    .D(\picorv32/_n1176 [29]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_29_7544 )
  );
  FDR   \picorv32/reg_next_pc_30  (
    .C(sys_clk),
    .D(\picorv32/_n1176 [30]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_30_7545 )
  );
  FDR   \picorv32/reg_pc_2  (
    .C(sys_clk),
    .D(\picorv32/_n1175 [2]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_2_7547 )
  );
  FDR   \picorv32/reg_pc_3  (
    .C(sys_clk),
    .D(\picorv32/_n1175 [3]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_3_7548 )
  );
  FDR   \picorv32/reg_pc_4  (
    .C(sys_clk),
    .D(\picorv32/_n1175 [4]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_4_7549 )
  );
  FDR   \picorv32/reg_pc_5  (
    .C(sys_clk),
    .D(\picorv32/_n1175 [5]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_5_7550 )
  );
  FDR   \picorv32/reg_pc_6  (
    .C(sys_clk),
    .D(\picorv32/_n1175 [6]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_6_7551 )
  );
  FDR   \picorv32/reg_pc_7  (
    .C(sys_clk),
    .D(\picorv32/_n1175 [7]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_7_7552 )
  );
  FDR   \picorv32/reg_pc_8  (
    .C(sys_clk),
    .D(\picorv32/_n1175 [8]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_8_7553 )
  );
  FDR   \picorv32/reg_pc_9  (
    .C(sys_clk),
    .D(\picorv32/_n1175 [9]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_9_7554 )
  );
  FDR   \picorv32/reg_pc_10  (
    .C(sys_clk),
    .D(\picorv32/_n1175 [10]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_10_7555 )
  );
  FDR   \picorv32/reg_pc_11  (
    .C(sys_clk),
    .D(\picorv32/_n1175 [11]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_11_7556 )
  );
  FDR   \picorv32/reg_pc_12  (
    .C(sys_clk),
    .D(\picorv32/_n1175 [12]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_12_7557 )
  );
  FDR   \picorv32/reg_pc_13  (
    .C(sys_clk),
    .D(\picorv32/_n1175 [13]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_13_7558 )
  );
  FDR   \picorv32/reg_pc_14  (
    .C(sys_clk),
    .D(\picorv32/_n1175 [14]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_14_7559 )
  );
  FDR   \picorv32/reg_pc_15  (
    .C(sys_clk),
    .D(\picorv32/_n1175 [15]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_15_7560 )
  );
  FDR   \picorv32/reg_pc_16  (
    .C(sys_clk),
    .D(\picorv32/_n1175 [16]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_16_7561 )
  );
  FDR   \picorv32/reg_pc_17  (
    .C(sys_clk),
    .D(\picorv32/_n1175 [17]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_17_7562 )
  );
  FDR   \picorv32/reg_pc_18  (
    .C(sys_clk),
    .D(\picorv32/_n1175 [18]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_18_7563 )
  );
  FDR   \picorv32/reg_pc_19  (
    .C(sys_clk),
    .D(\picorv32/_n1175 [19]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_19_7564 )
  );
  FDR   \picorv32/reg_pc_20  (
    .C(sys_clk),
    .D(\picorv32/_n1175 [20]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_20_7565 )
  );
  FDR   \picorv32/reg_pc_21  (
    .C(sys_clk),
    .D(\picorv32/_n1175 [21]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_21_7566 )
  );
  FDR   \picorv32/reg_pc_22  (
    .C(sys_clk),
    .D(\picorv32/_n1175 [22]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_22_7567 )
  );
  FDR   \picorv32/reg_pc_23  (
    .C(sys_clk),
    .D(\picorv32/_n1175 [23]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_23_7568 )
  );
  FDR   \picorv32/reg_pc_24  (
    .C(sys_clk),
    .D(\picorv32/_n1175 [24]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_24_7569 )
  );
  FDR   \picorv32/reg_pc_25  (
    .C(sys_clk),
    .D(\picorv32/_n1175 [25]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_25_7570 )
  );
  FDR   \picorv32/reg_pc_26  (
    .C(sys_clk),
    .D(\picorv32/_n1175 [26]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_26_7571 )
  );
  FDR   \picorv32/reg_pc_27  (
    .C(sys_clk),
    .D(\picorv32/_n1175 [27]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_27_7572 )
  );
  FDR   \picorv32/reg_pc_28  (
    .C(sys_clk),
    .D(\picorv32/_n1175 [28]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_28_7573 )
  );
  FDR   \picorv32/reg_pc_29  (
    .C(sys_clk),
    .D(\picorv32/_n1175 [29]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_29_7574 )
  );
  FDR   \picorv32/reg_pc_30  (
    .C(sys_clk),
    .D(\picorv32/_n1175 [30]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_30_7575 )
  );
  FD   \picorv32/alu_out_q_31  (
    .C(sys_clk),
    .D(\picorv32/_n1799 [31]),
    .Q(\picorv32/alu_out_q [31])
  );
  FD   \picorv32/alu_out_q_30  (
    .C(sys_clk),
    .D(\picorv32/_n1799 [30]),
    .Q(\picorv32/alu_out_q [30])
  );
  FD   \picorv32/alu_out_q_29  (
    .C(sys_clk),
    .D(\picorv32/_n1799 [29]),
    .Q(\picorv32/alu_out_q [29])
  );
  FD   \picorv32/alu_out_q_28  (
    .C(sys_clk),
    .D(\picorv32/_n1799 [28]),
    .Q(\picorv32/alu_out_q [28])
  );
  FD   \picorv32/alu_out_q_27  (
    .C(sys_clk),
    .D(\picorv32/_n1799 [27]),
    .Q(\picorv32/alu_out_q [27])
  );
  FD   \picorv32/alu_out_q_26  (
    .C(sys_clk),
    .D(\picorv32/_n1799 [26]),
    .Q(\picorv32/alu_out_q [26])
  );
  FD   \picorv32/alu_out_q_25  (
    .C(sys_clk),
    .D(\picorv32/_n1799 [25]),
    .Q(\picorv32/alu_out_q [25])
  );
  FD   \picorv32/alu_out_q_24  (
    .C(sys_clk),
    .D(\picorv32/_n1799 [24]),
    .Q(\picorv32/alu_out_q [24])
  );
  FD   \picorv32/alu_out_q_23  (
    .C(sys_clk),
    .D(\picorv32/_n1799 [23]),
    .Q(\picorv32/alu_out_q [23])
  );
  FD   \picorv32/alu_out_q_22  (
    .C(sys_clk),
    .D(\picorv32/_n1799 [22]),
    .Q(\picorv32/alu_out_q [22])
  );
  FD   \picorv32/alu_out_q_21  (
    .C(sys_clk),
    .D(\picorv32/_n1799 [21]),
    .Q(\picorv32/alu_out_q [21])
  );
  FD   \picorv32/alu_out_q_20  (
    .C(sys_clk),
    .D(\picorv32/_n1799 [20]),
    .Q(\picorv32/alu_out_q [20])
  );
  FD   \picorv32/alu_out_q_19  (
    .C(sys_clk),
    .D(\picorv32/_n1799 [19]),
    .Q(\picorv32/alu_out_q [19])
  );
  FD   \picorv32/alu_out_q_18  (
    .C(sys_clk),
    .D(\picorv32/_n1799 [18]),
    .Q(\picorv32/alu_out_q [18])
  );
  FD   \picorv32/alu_out_q_17  (
    .C(sys_clk),
    .D(\picorv32/_n1799 [17]),
    .Q(\picorv32/alu_out_q [17])
  );
  FD   \picorv32/alu_out_q_16  (
    .C(sys_clk),
    .D(\picorv32/_n1799 [16]),
    .Q(\picorv32/alu_out_q [16])
  );
  FD   \picorv32/alu_out_q_15  (
    .C(sys_clk),
    .D(\picorv32/_n1799 [15]),
    .Q(\picorv32/alu_out_q [15])
  );
  FD   \picorv32/alu_out_q_14  (
    .C(sys_clk),
    .D(\picorv32/_n1799 [14]),
    .Q(\picorv32/alu_out_q [14])
  );
  FD   \picorv32/alu_out_q_13  (
    .C(sys_clk),
    .D(\picorv32/_n1799 [13]),
    .Q(\picorv32/alu_out_q [13])
  );
  FD   \picorv32/alu_out_q_12  (
    .C(sys_clk),
    .D(\picorv32/_n1799 [12]),
    .Q(\picorv32/alu_out_q [12])
  );
  FD   \picorv32/alu_out_q_11  (
    .C(sys_clk),
    .D(\picorv32/_n1799 [11]),
    .Q(\picorv32/alu_out_q [11])
  );
  FD   \picorv32/alu_out_q_10  (
    .C(sys_clk),
    .D(\picorv32/_n1799 [10]),
    .Q(\picorv32/alu_out_q [10])
  );
  FD   \picorv32/alu_out_q_9  (
    .C(sys_clk),
    .D(\picorv32/_n1799 [9]),
    .Q(\picorv32/alu_out_q [9])
  );
  FD   \picorv32/alu_out_q_8  (
    .C(sys_clk),
    .D(\picorv32/_n1799 [8]),
    .Q(\picorv32/alu_out_q [8])
  );
  FD   \picorv32/alu_out_q_7  (
    .C(sys_clk),
    .D(\picorv32/_n1799 [7]),
    .Q(\picorv32/alu_out_q [7])
  );
  FD   \picorv32/alu_out_q_6  (
    .C(sys_clk),
    .D(\picorv32/_n1799 [6]),
    .Q(\picorv32/alu_out_q [6])
  );
  FD   \picorv32/alu_out_q_5  (
    .C(sys_clk),
    .D(\picorv32/_n1799 [5]),
    .Q(\picorv32/alu_out_q [5])
  );
  FD   \picorv32/alu_out_q_4  (
    .C(sys_clk),
    .D(\picorv32/_n1799 [4]),
    .Q(\picorv32/alu_out_q [4])
  );
  FD   \picorv32/alu_out_q_3  (
    .C(sys_clk),
    .D(\picorv32/_n1799 [3]),
    .Q(\picorv32/alu_out_q [3])
  );
  FD   \picorv32/alu_out_q_2  (
    .C(sys_clk),
    .D(\picorv32/_n1799 [2]),
    .Q(\picorv32/alu_out_q [2])
  );
  FD   \picorv32/alu_out_q_1  (
    .C(sys_clk),
    .D(\picorv32/_n1799 [1]),
    .Q(\picorv32/alu_out_q [1])
  );
  FD   \picorv32/alu_out_q_0  (
    .C(sys_clk),
    .D(\picorv32/_n1800 ),
    .Q(\picorv32/alu_out_q [0])
  );
  FD   \picorv32/reg_out_31  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<31> ),
    .Q(\picorv32/reg_out [31])
  );
  FD   \picorv32/reg_out_30  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<30> ),
    .Q(\picorv32/reg_out [30])
  );
  FD   \picorv32/reg_out_29  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<29> ),
    .Q(\picorv32/reg_out [29])
  );
  FD   \picorv32/reg_out_28  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<28> ),
    .Q(\picorv32/reg_out [28])
  );
  FD   \picorv32/reg_out_27  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<27> ),
    .Q(\picorv32/reg_out [27])
  );
  FD   \picorv32/reg_out_26  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<26> ),
    .Q(\picorv32/reg_out [26])
  );
  FD   \picorv32/reg_out_25  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<25> ),
    .Q(\picorv32/reg_out [25])
  );
  FD   \picorv32/reg_out_24  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<24> ),
    .Q(\picorv32/reg_out [24])
  );
  FD   \picorv32/reg_out_23  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<23> ),
    .Q(\picorv32/reg_out [23])
  );
  FD   \picorv32/reg_out_22  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<22> ),
    .Q(\picorv32/reg_out [22])
  );
  FD   \picorv32/reg_out_21  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<21> ),
    .Q(\picorv32/reg_out [21])
  );
  FD   \picorv32/reg_out_20  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<20> ),
    .Q(\picorv32/reg_out [20])
  );
  FD   \picorv32/reg_out_19  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<19> ),
    .Q(\picorv32/reg_out [19])
  );
  FD   \picorv32/reg_out_18  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<18> ),
    .Q(\picorv32/reg_out [18])
  );
  FD   \picorv32/reg_out_17  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<17> ),
    .Q(\picorv32/reg_out [17])
  );
  FD   \picorv32/reg_out_16  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16> ),
    .Q(\picorv32/reg_out [16])
  );
  FD   \picorv32/reg_out_15  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<15> ),
    .Q(\picorv32/reg_out [15])
  );
  FD   \picorv32/reg_out_14  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<14> ),
    .Q(\picorv32/reg_out [14])
  );
  FD   \picorv32/reg_out_13  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<13> ),
    .Q(\picorv32/reg_out [13])
  );
  FD   \picorv32/reg_out_12  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<12> ),
    .Q(\picorv32/reg_out [12])
  );
  FD   \picorv32/reg_out_11  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<11> ),
    .Q(\picorv32/reg_out [11])
  );
  FD   \picorv32/reg_out_10  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<10> ),
    .Q(\picorv32/reg_out [10])
  );
  FD   \picorv32/reg_out_9  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<9> ),
    .Q(\picorv32/reg_out [9])
  );
  FD   \picorv32/reg_out_8  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<8> ),
    .Q(\picorv32/reg_out [8])
  );
  FD   \picorv32/reg_out_7  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<7> ),
    .Q(\picorv32/reg_out [7])
  );
  FD   \picorv32/reg_out_6  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<6> ),
    .Q(\picorv32/reg_out [6])
  );
  FD   \picorv32/reg_out_5  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<5> ),
    .Q(\picorv32/reg_out [5])
  );
  FD   \picorv32/reg_out_4  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<4> ),
    .Q(\picorv32/reg_out [4])
  );
  FD   \picorv32/reg_out_3  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<3> ),
    .Q(\picorv32/reg_out [3])
  );
  FD   \picorv32/reg_out_2  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<2> ),
    .Q(\picorv32/reg_out [2])
  );
  FD   \picorv32/reg_out_1  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<1> ),
    .Q(\picorv32/reg_out [1])
  );
  FD   \picorv32/reg_out_0  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0> ),
    .Q(\picorv32/reg_out [0])
  );
  FD   \picorv32/reg_sh_4  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<4> ),
    .Q(\picorv32/reg_sh [4])
  );
  FD   \picorv32/reg_sh_3  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<3> ),
    .Q(\picorv32/reg_sh [3])
  );
  FD   \picorv32/reg_sh_2  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<2> ),
    .Q(\picorv32/reg_sh [2])
  );
  FD   \picorv32/reg_sh_1  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<1> ),
    .Q(\picorv32/reg_sh [1])
  );
  FD   \picorv32/reg_sh_0  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<0> ),
    .Q(\picorv32/reg_sh [0])
  );
  FD   \picorv32/is_lbu_lhu_lw  (
    .C(sys_clk),
    .D(\picorv32/instr_lbu_reduce_or_152_o ),
    .Q(\picorv32/is_lbu_lhu_lw_7651 )
  );
  FD   \picorv32/is_sltiu_bltu_sltu  (
    .C(sys_clk),
    .D(\picorv32/instr_sltiu_reduce_or_151_o ),
    .Q(\picorv32/is_sltiu_bltu_sltu_7652 )
  );
  FD   \picorv32/is_slti_blt_slt  (
    .C(sys_clk),
    .D(\picorv32/instr_slti_reduce_or_150_o ),
    .Q(\picorv32/is_slti_blt_slt_7653 )
  );
  FD   \picorv32/is_lui_auipc_jal  (
    .C(sys_clk),
    .D(\picorv32/instr_lui_reduce_or_148_o ),
    .Q(\picorv32/is_lui_auipc_jal_7654 )
  );
  FD   \picorv32/mem_rdata_q_31  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [31]),
    .Q(\picorv32/mem_rdata_q [31])
  );
  FD   \picorv32/mem_rdata_q_30  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [30]),
    .Q(\picorv32/mem_rdata_q [30])
  );
  FD   \picorv32/mem_rdata_q_29  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [29]),
    .Q(\picorv32/mem_rdata_q [29])
  );
  FD   \picorv32/mem_rdata_q_28  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [28]),
    .Q(\picorv32/mem_rdata_q [28])
  );
  FD   \picorv32/mem_rdata_q_27  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [27]),
    .Q(\picorv32/mem_rdata_q [27])
  );
  FD   \picorv32/mem_rdata_q_26  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [26]),
    .Q(\picorv32/mem_rdata_q [26])
  );
  FD   \picorv32/mem_rdata_q_25  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [25]),
    .Q(\picorv32/mem_rdata_q [25])
  );
  FD   \picorv32/mem_rdata_q_24  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [24]),
    .Q(\picorv32/mem_rdata_q [24])
  );
  FD   \picorv32/mem_rdata_q_23  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [23]),
    .Q(\picorv32/mem_rdata_q [23])
  );
  FD   \picorv32/mem_rdata_q_22  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [22]),
    .Q(\picorv32/mem_rdata_q [22])
  );
  FD   \picorv32/mem_rdata_q_21  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [21]),
    .Q(\picorv32/mem_rdata_q [21])
  );
  FD   \picorv32/mem_rdata_q_20  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [20]),
    .Q(\picorv32/mem_rdata_q [20])
  );
  FD   \picorv32/mem_rdata_q_19  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [19]),
    .Q(\picorv32/mem_rdata_q [19])
  );
  FD   \picorv32/mem_rdata_q_18  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [18]),
    .Q(\picorv32/mem_rdata_q [18])
  );
  FD   \picorv32/mem_rdata_q_17  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [17]),
    .Q(\picorv32/mem_rdata_q [17])
  );
  FD   \picorv32/mem_rdata_q_16  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [16]),
    .Q(\picorv32/mem_rdata_q [16])
  );
  FD   \picorv32/mem_rdata_q_15  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [15]),
    .Q(\picorv32/mem_rdata_q [15])
  );
  FD   \picorv32/mem_rdata_q_14  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [14]),
    .Q(\picorv32/mem_rdata_q [14])
  );
  FD   \picorv32/mem_rdata_q_13  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [13]),
    .Q(\picorv32/mem_rdata_q [13])
  );
  FD   \picorv32/mem_rdata_q_12  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [12]),
    .Q(\picorv32/mem_rdata_q [12])
  );
  FD   \picorv32/mem_rdata_q_11  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [11]),
    .Q(\picorv32/mem_rdata_q [11])
  );
  FD   \picorv32/mem_rdata_q_10  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [10]),
    .Q(\picorv32/mem_rdata_q [10])
  );
  FD   \picorv32/mem_rdata_q_9  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [9]),
    .Q(\picorv32/mem_rdata_q [9])
  );
  FD   \picorv32/mem_rdata_q_8  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [8]),
    .Q(\picorv32/mem_rdata_q [8])
  );
  FD   \picorv32/mem_rdata_q_7  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [7]),
    .Q(\picorv32/mem_rdata_q [7])
  );
  FD   \picorv32/mem_rdata_q_6  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [6]),
    .Q(\picorv32/mem_rdata_q [6])
  );
  FD   \picorv32/mem_rdata_q_5  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [5]),
    .Q(\picorv32/mem_rdata_q [5])
  );
  FD   \picorv32/mem_rdata_q_4  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [4]),
    .Q(\picorv32/mem_rdata_q [4])
  );
  FD   \picorv32/mem_rdata_q_3  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [3]),
    .Q(\picorv32/mem_rdata_q [3])
  );
  FD   \picorv32/mem_rdata_q_2  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [2]),
    .Q(\picorv32/mem_rdata_q [2])
  );
  FD   \picorv32/mem_rdata_q_1  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [1]),
    .Q(\picorv32/mem_rdata_q [1])
  );
  FD   \picorv32/mem_rdata_q_0  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [0]),
    .Q(\picorv32/mem_rdata_q [0])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  xilinxasyncresetsynchronizerimpl31 (
    .I0(crg_dcm_base50_locked),
    .I1(sys_rst),
    .O(xilinxasyncresetsynchronizerimpl3)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<7>1  (
    .I0(basesoc_csrbankarray_interface6_bank_bus_dat_r[7]),
    .I1(basesoc_csrbankarray_interface7_bank_bus_dat_r[7]),
    .I2(basesoc_csrbankarray_interface0_bank_bus_dat_r[7]),
    .I3(basesoc_csrbankarray_interface2_bank_bus_dat_r[7]),
    .I4(basesoc_csrbankarray_interface3_bank_bus_dat_r[7]),
    .I5(basesoc_csrbankarray_interface4_bank_bus_dat_r[7]),
    .O(basesoc_csrcon_dat_r[7])
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  half_rate_phy_dqs_t_d01 (
    .I0(half_rate_phy_r_dfi_wrdata_en[5]),
    .I1(half_rate_phy_postamble_234),
    .O(half_rate_phy_dqs_t_d0)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n11179_inv1 (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_2284),
    .I1(basesoc_sdram_bankmachine0_twtpcon_count[2]),
    .I2(basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .O(_n11179_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n11189_inv1 (
    .I0(basesoc_sdram_bankmachine1_twtpcon_ready_2289),
    .I1(basesoc_sdram_bankmachine1_twtpcon_count[2]),
    .I2(basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .O(_n11189_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n11199_inv1 (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_2294),
    .I1(basesoc_sdram_bankmachine2_twtpcon_count[2]),
    .I2(basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .O(_n11199_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n11209_inv1 (
    .I0(basesoc_sdram_bankmachine3_twtpcon_ready_2299),
    .I1(basesoc_sdram_bankmachine3_twtpcon_count[2]),
    .I2(basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .O(_n11209_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n11219_inv1 (
    .I0(basesoc_sdram_bankmachine4_twtpcon_ready_2304),
    .I1(basesoc_sdram_bankmachine4_twtpcon_count[2]),
    .I2(basesoc_sdram_bankmachine4_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine4_twtpcon_count[0]),
    .O(_n11219_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n11229_inv1 (
    .I0(basesoc_sdram_bankmachine5_twtpcon_ready_2309),
    .I1(basesoc_sdram_bankmachine5_twtpcon_count[2]),
    .I2(basesoc_sdram_bankmachine5_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine5_twtpcon_count[0]),
    .O(_n11229_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n11239_inv1 (
    .I0(basesoc_sdram_bankmachine6_twtpcon_ready_2314),
    .I1(basesoc_sdram_bankmachine6_twtpcon_count[2]),
    .I2(basesoc_sdram_bankmachine6_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine6_twtpcon_count[0]),
    .O(_n11239_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n11249_inv1 (
    .I0(basesoc_sdram_bankmachine7_twtpcon_ready_2319),
    .I1(basesoc_sdram_bankmachine7_twtpcon_count[2]),
    .I2(basesoc_sdram_bankmachine7_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine7_twtpcon_count[0]),
    .O(_n11249_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n11261_inv1 (
    .I0(basesoc_sdram_twtrcon_ready_2332),
    .I1(basesoc_sdram_twtrcon_count[2]),
    .I2(basesoc_sdram_twtrcon_count[1]),
    .I3(basesoc_sdram_twtrcon_count[0]),
    .O(_n11261_inv)
  );
  LUT3 #(
    .INIT ( 8'h8D ))
  spiflash_oe_inv1 (
    .I0(spiflash_bitbang_en_storage_full_2253),
    .I1(spiflash_bitbang_storage_full[3]),
    .I2(spiflash_dq_oe_2280),
    .O(spiflash_oe_inv)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  opsisi2c_sda_oe_inv1 (
    .I0(opsisi2c_storage_full_2184),
    .I1(opsis_i2c_master_storage_full[1]),
    .I2(opsis_i2c_sda_drv_reg_1260),
    .O(opsisi2c_sda_oe_inv)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  opsisi2c_scl_oe_inv1 (
    .I0(opsis_i2c_scl_drv_reg_907),
    .I1(opsisi2c_storage_full_2184),
    .O(opsisi2c_scl_oe_inv)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \opsisi2c_state__n11441<1>1  (
    .I0(opsisi2c_state_FSM_FFd4_1275),
    .I1(opsisi2c_state_FSM_FFd3_1274),
    .I2(opsisi2c_state_FSM_FFd2_1273),
    .O(opsis_i2c_pause_drv)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<15>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2907),
    .I1(_n6525[6]),
    .O(\basesoc_port_cmd_payload_addr[15] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<16>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2907),
    .I1(_n6525[7]),
    .O(\basesoc_port_cmd_payload_addr[16] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<17>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2907),
    .I1(_n6525[8]),
    .O(\basesoc_port_cmd_payload_addr[17] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<18>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2907),
    .I1(_n6525[9]),
    .O(\basesoc_port_cmd_payload_addr[18] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<19>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2907),
    .I1(_n6525[10]),
    .O(\basesoc_port_cmd_payload_addr[19] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<20>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2907),
    .I1(_n6525[11]),
    .O(\basesoc_port_cmd_payload_addr[20] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<21>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2907),
    .I1(_n6525[12]),
    .O(\basesoc_port_cmd_payload_addr[21] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<0>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2907),
    .I1(\picorv32/mem_addr [4]),
    .O(\basesoc_port_cmd_payload_addr[0] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<1>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2907),
    .I1(\picorv32/mem_addr [5]),
    .O(\basesoc_port_cmd_payload_addr[1] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<2>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2907),
    .I1(\picorv32/mem_addr [6]),
    .O(\basesoc_port_cmd_payload_addr[2] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<3>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2907),
    .I1(\picorv32/mem_addr [7]),
    .O(\basesoc_port_cmd_payload_addr[3] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<4>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2907),
    .I1(\picorv32/mem_addr [8]),
    .O(\basesoc_port_cmd_payload_addr[4] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<22>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2907),
    .I1(_n6525[13]),
    .O(\basesoc_port_cmd_payload_addr[22] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<5>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2907),
    .I1(\picorv32/mem_addr [9]),
    .O(\basesoc_port_cmd_payload_addr[5] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<6>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2907),
    .I1(\picorv32/mem_addr [10]),
    .O(\basesoc_port_cmd_payload_addr[6] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<10>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2907),
    .I1(_n6525[1]),
    .O(\basesoc_port_cmd_payload_addr[10] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<11>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2907),
    .I1(_n6525[2]),
    .O(\basesoc_port_cmd_payload_addr[11] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<12>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2907),
    .I1(_n6525[3]),
    .O(\basesoc_port_cmd_payload_addr[12] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<13>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2907),
    .I1(_n6525[4]),
    .O(\basesoc_port_cmd_payload_addr[13] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<14>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2907),
    .I1(_n6525[5]),
    .O(\basesoc_port_cmd_payload_addr[14] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<23>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2907),
    .I1(_n6525[14]),
    .O(\basesoc_port_cmd_payload_addr[23] )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_counter_xor<1>11  (
    .I0(basesoc_counter[1]),
    .I1(basesoc_counter[0]),
    .O(Mcount_basesoc_counter1)
  );
  LUT4 #(
    .INIT ( 16'hFF80 ))
  _n10833_inv1 (
    .I0(basesoc_sdram_bandwidth_cmd_is_read_1182),
    .I1(basesoc_sdram_bandwidth_cmd_valid_1180),
    .I2(basesoc_sdram_bandwidth_cmd_ready_1181),
    .I3(basesoc_sdram_bandwidth_counter_23_2386),
    .O(_n10833_inv)
  );
  LUT4 #(
    .INIT ( 16'hFF80 ))
  _n10839_inv1 (
    .I0(basesoc_sdram_bandwidth_cmd_is_write_1183),
    .I1(basesoc_sdram_bandwidth_cmd_valid_1180),
    .I2(basesoc_sdram_bandwidth_cmd_ready_1181),
    .I3(basesoc_sdram_bandwidth_counter_23_2386),
    .O(_n10839_inv)
  );
  LUT3 #(
    .INIT ( 8'h46 ))
  \cache_state_FSM_FFd2-In1  (
    .I0(cache_state_FSM_FFd3_4785),
    .I1(cache_state_FSM_FFd2_4786),
    .I2(\basesoc_tag_do_tag[22]_GND_1_o_equal_824_o ),
    .O(\cache_state_FSM_FFd2-In )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  opsis_i2c_slave_addr_re_01 (
    .I0(opsis_i2c_slave_addr_re_1222),
    .I1(sys_rst),
    .O(opsis_i2c_slave_addr_re_0)
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  half_rate_phy_phase_half_half_rate_phy_phase_sys_equal_1621_o1 (
    .I0(half_rate_phy_phase_half_182),
    .I1(half_rate_phy_phase_sys_326),
    .O(half_rate_phy_phase_half_half_rate_phy_phase_sys_equal_1621_o1_4844)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed411 (
    .I0(ddram_cas_n_BRB0_8884),
    .I1(ddram_cas_n_BRB1_8885),
    .I2(ddram_cas_n_BRB2_8886),
    .O(ddram_cas_n_OBUF_230)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0151 (
    .I0(ddram_cas_n_BRB0_8884),
    .I1(ddram_a_9_BRB1_8915),
    .I2(ddram_a_9_BRB2_8916),
    .O(ddram_a_9)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0141 (
    .I0(ddram_cas_n_BRB0_8884),
    .I1(ddram_a_8_BRB1_8913),
    .I2(ddram_a_8_BRB2_8914),
    .O(ddram_a_8)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0131 (
    .I0(ddram_cas_n_BRB0_8884),
    .I1(ddram_a_7_BRB1_8911),
    .I2(ddram_a_7_BRB2_8912),
    .O(ddram_a_7)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0121 (
    .I0(ddram_cas_n_BRB0_8884),
    .I1(ddram_a_6_BRB1_8909),
    .I2(ddram_a_6_BRB2_8910),
    .O(ddram_a_6)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0111 (
    .I0(ddram_cas_n_BRB0_8884),
    .I1(ddram_a_5_BRB1_8907),
    .I2(ddram_a_5_BRB2_8908),
    .O(ddram_a_5)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0101 (
    .I0(ddram_cas_n_BRB0_8884),
    .I1(ddram_a_4_BRB1_8905),
    .I2(ddram_a_4_BRB2_8906),
    .O(ddram_a_4)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed091 (
    .I0(ddram_cas_n_BRB0_8884),
    .I1(ddram_a_3_BRB1_8903),
    .I2(ddram_a_3_BRB2_8904),
    .O(ddram_a_3)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed081 (
    .I0(ddram_cas_n_BRB0_8884),
    .I1(ddram_a_2_BRB1_8901),
    .I2(ddram_a_2_BRB2_8902),
    .O(ddram_a_2)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed071 (
    .I0(ddram_cas_n_BRB0_8884),
    .I1(ddram_a_1_BRB1_8899),
    .I2(ddram_a_1_BRB2_8900),
    .O(ddram_a_1)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed051 (
    .I0(ddram_cas_n_BRB0_8884),
    .I1(ddram_a_13_BRB1_8923),
    .I2(ddram_a_13_BRB2_8924),
    .O(ddram_a_13)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed041 (
    .I0(ddram_cas_n_BRB0_8884),
    .I1(ddram_a_12_BRB1_8921),
    .I2(ddram_a_12_BRB2_8922),
    .O(ddram_a_12)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed031 (
    .I0(ddram_cas_n_BRB0_8884),
    .I1(ddram_a_11_BRB1_8919),
    .I2(ddram_a_11_BRB2_8920),
    .O(ddram_a_11)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed021 (
    .I0(ddram_cas_n_BRB0_8884),
    .I1(ddram_a_10_BRB1_8917),
    .I2(ddram_a_10_BRB2_8918),
    .O(ddram_a_10)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed011 (
    .I0(ddram_cas_n_BRB0_8884),
    .I1(ddram_a_0_BRB1_8897),
    .I2(ddram_a_0_BRB2_8898),
    .O(ddram_a_0)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed1312 (
    .I0(ddram_cas_n_BRB0_8884),
    .I1(ddram_ba_2_BRB1_8895),
    .I2(ddram_ba_2_BRB2_8896),
    .O(ddram_ba_2)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed1211 (
    .I0(ddram_cas_n_BRB0_8884),
    .I1(ddram_ba_1_BRB1_8893),
    .I2(ddram_ba_1_BRB2_8894),
    .O(ddram_ba_1)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed1111 (
    .I0(ddram_cas_n_BRB0_8884),
    .I1(ddram_ba_0_BRB1_8891),
    .I2(ddram_ba_0_BRB2_8892),
    .O(ddram_ba_0)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed311 (
    .I0(ddram_cas_n_BRB0_8884),
    .I1(ddram_ras_n_BRB1_8887),
    .I2(ddram_ras_n_BRB2_8888),
    .O(ddram_ras_n_OBUF_229)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed511 (
    .I0(ddram_cas_n_BRB0_8884),
    .I1(ddram_we_n_BRB1_8889),
    .I2(ddram_we_n_BRB2_8890),
    .O(ddram_we_n_OBUF_231)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[9]),
    .O(basesoc_sdram_inti_p1_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[8]),
    .O(basesoc_sdram_inti_p1_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[7]),
    .O(basesoc_sdram_inti_p1_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[6]),
    .O(basesoc_sdram_inti_p1_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[5]),
    .O(basesoc_sdram_inti_p1_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[4]),
    .O(basesoc_sdram_inti_p1_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[3]),
    .O(basesoc_sdram_inti_p1_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[31]),
    .O(basesoc_sdram_inti_p1_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[30]),
    .O(basesoc_sdram_inti_p1_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[2]),
    .O(basesoc_sdram_inti_p1_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[29]),
    .O(basesoc_sdram_inti_p1_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[28]),
    .O(basesoc_sdram_inti_p1_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[27]),
    .O(basesoc_sdram_inti_p1_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[26]),
    .O(basesoc_sdram_inti_p1_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[25]),
    .O(basesoc_sdram_inti_p1_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[24]),
    .O(basesoc_sdram_inti_p1_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[23]),
    .O(basesoc_sdram_inti_p1_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[22]),
    .O(basesoc_sdram_inti_p1_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[21]),
    .O(basesoc_sdram_inti_p1_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[20]),
    .O(basesoc_sdram_inti_p1_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[1]),
    .O(basesoc_sdram_inti_p1_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[19]),
    .O(basesoc_sdram_inti_p1_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[18]),
    .O(basesoc_sdram_inti_p1_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[17]),
    .O(basesoc_sdram_inti_p1_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[16]),
    .O(basesoc_sdram_inti_p1_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[15]),
    .O(basesoc_sdram_inti_p1_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[14]),
    .O(basesoc_sdram_inti_p1_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[13]),
    .O(basesoc_sdram_inti_p1_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[12]),
    .O(basesoc_sdram_inti_p1_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[11]),
    .O(basesoc_sdram_inti_p1_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[10]),
    .O(basesoc_sdram_inti_p1_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[0]),
    .O(basesoc_sdram_inti_p1_rddata[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[9]),
    .O(basesoc_sdram_inti_p0_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[8]),
    .O(basesoc_sdram_inti_p0_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[7]),
    .O(basesoc_sdram_inti_p0_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[6]),
    .O(basesoc_sdram_inti_p0_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[5]),
    .O(basesoc_sdram_inti_p0_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[4]),
    .O(basesoc_sdram_inti_p0_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[3]),
    .O(basesoc_sdram_inti_p0_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[31]),
    .O(basesoc_sdram_inti_p0_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[30]),
    .O(basesoc_sdram_inti_p0_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[2]),
    .O(basesoc_sdram_inti_p0_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[29]),
    .O(basesoc_sdram_inti_p0_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[28]),
    .O(basesoc_sdram_inti_p0_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[27]),
    .O(basesoc_sdram_inti_p0_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[26]),
    .O(basesoc_sdram_inti_p0_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[25]),
    .O(basesoc_sdram_inti_p0_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[24]),
    .O(basesoc_sdram_inti_p0_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[23]),
    .O(basesoc_sdram_inti_p0_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[22]),
    .O(basesoc_sdram_inti_p0_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[21]),
    .O(basesoc_sdram_inti_p0_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[20]),
    .O(basesoc_sdram_inti_p0_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[1]),
    .O(basesoc_sdram_inti_p0_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[19]),
    .O(basesoc_sdram_inti_p0_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[18]),
    .O(basesoc_sdram_inti_p0_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[17]),
    .O(basesoc_sdram_inti_p0_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[16]),
    .O(basesoc_sdram_inti_p0_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[15]),
    .O(basesoc_sdram_inti_p0_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[14]),
    .O(basesoc_sdram_inti_p0_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[13]),
    .O(basesoc_sdram_inti_p0_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[12]),
    .O(basesoc_sdram_inti_p0_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[11]),
    .O(basesoc_sdram_inti_p0_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[10]),
    .O(basesoc_sdram_inti_p0_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[0]),
    .O(basesoc_sdram_inti_p0_rddata[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  basesoc_sdram_inti_p0_rddata_valid1 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata_valid_1041),
    .O(basesoc_sdram_inti_p0_rddata_valid)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata_valid11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata_valid_1106),
    .O(basesoc_sdram_inti_p2_rddata_valid)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[9]),
    .O(basesoc_sdram_inti_p2_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[8]),
    .O(basesoc_sdram_inti_p2_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[7]),
    .O(basesoc_sdram_inti_p2_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[6]),
    .O(basesoc_sdram_inti_p2_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[5]),
    .O(basesoc_sdram_inti_p2_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[4]),
    .O(basesoc_sdram_inti_p2_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[3]),
    .O(basesoc_sdram_inti_p2_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[31]),
    .O(basesoc_sdram_inti_p2_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[30]),
    .O(basesoc_sdram_inti_p2_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[2]),
    .O(basesoc_sdram_inti_p2_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[29]),
    .O(basesoc_sdram_inti_p2_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[28]),
    .O(basesoc_sdram_inti_p2_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[27]),
    .O(basesoc_sdram_inti_p2_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[26]),
    .O(basesoc_sdram_inti_p2_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[25]),
    .O(basesoc_sdram_inti_p2_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[24]),
    .O(basesoc_sdram_inti_p2_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[23]),
    .O(basesoc_sdram_inti_p2_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[22]),
    .O(basesoc_sdram_inti_p2_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[21]),
    .O(basesoc_sdram_inti_p2_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[20]),
    .O(basesoc_sdram_inti_p2_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[1]),
    .O(basesoc_sdram_inti_p2_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[19]),
    .O(basesoc_sdram_inti_p2_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[18]),
    .O(basesoc_sdram_inti_p2_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[17]),
    .O(basesoc_sdram_inti_p2_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[16]),
    .O(basesoc_sdram_inti_p2_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[15]),
    .O(basesoc_sdram_inti_p2_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[14]),
    .O(basesoc_sdram_inti_p2_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[13]),
    .O(basesoc_sdram_inti_p2_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[12]),
    .O(basesoc_sdram_inti_p2_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[11]),
    .O(basesoc_sdram_inti_p2_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[10]),
    .O(basesoc_sdram_inti_p2_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[0]),
    .O(basesoc_sdram_inti_p2_rddata[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[9]),
    .O(basesoc_sdram_inti_p3_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[8]),
    .O(basesoc_sdram_inti_p3_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[7]),
    .O(basesoc_sdram_inti_p3_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[6]),
    .O(basesoc_sdram_inti_p3_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[5]),
    .O(basesoc_sdram_inti_p3_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[4]),
    .O(basesoc_sdram_inti_p3_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[3]),
    .O(basesoc_sdram_inti_p3_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[31]),
    .O(basesoc_sdram_inti_p3_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[30]),
    .O(basesoc_sdram_inti_p3_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[2]),
    .O(basesoc_sdram_inti_p3_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[29]),
    .O(basesoc_sdram_inti_p3_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[28]),
    .O(basesoc_sdram_inti_p3_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[27]),
    .O(basesoc_sdram_inti_p3_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[26]),
    .O(basesoc_sdram_inti_p3_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[25]),
    .O(basesoc_sdram_inti_p3_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[24]),
    .O(basesoc_sdram_inti_p3_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[23]),
    .O(basesoc_sdram_inti_p3_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[22]),
    .O(basesoc_sdram_inti_p3_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[21]),
    .O(basesoc_sdram_inti_p3_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[20]),
    .O(basesoc_sdram_inti_p3_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[1]),
    .O(basesoc_sdram_inti_p3_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[19]),
    .O(basesoc_sdram_inti_p3_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[18]),
    .O(basesoc_sdram_inti_p3_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[17]),
    .O(basesoc_sdram_inti_p3_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[16]),
    .O(basesoc_sdram_inti_p3_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[15]),
    .O(basesoc_sdram_inti_p3_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[14]),
    .O(basesoc_sdram_inti_p3_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[13]),
    .O(basesoc_sdram_inti_p3_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[12]),
    .O(basesoc_sdram_inti_p3_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[11]),
    .O(basesoc_sdram_inti_p3_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[10]),
    .O(basesoc_sdram_inti_p3_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[0]),
    .O(basesoc_sdram_inti_p3_rddata[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_spiflash4x_clk11 (
    .I0(spiflash_bitbang_en_storage_full_2253),
    .I1(spiflash_clk_5194),
    .I2(spiflash_bitbang_storage_full[1]),
    .O(spiflash4x_clk_OBUF_2917)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_opsisi2c_scl_o11 (
    .I0(opsisi2c_storage_full_2184),
    .I1(opsis_i2c_master_storage_full[0]),
    .O(opsisi2c_scl_o)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_opsisi2c_sda_o11 (
    .I0(opsisi2c_storage_full_2184),
    .I1(opsis_i2c_master_storage_full[2]),
    .O(opsisi2c_sda_o)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_spiflash4x_cs_n11 (
    .I0(spiflash_bitbang_en_storage_full_2253),
    .I1(spiflash_cs_n_2281),
    .I2(spiflash_bitbang_storage_full[2]),
    .O(spiflash4x_cs_n_OBUF_2929)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  Mmux_spiflash_o41 (
    .I0(spiflash_bitbang_en_storage_full_2253),
    .I1(spiflash_sr[31]),
    .O(spiflash_o[3])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  Mmux_spiflash_o31 (
    .I0(spiflash_bitbang_en_storage_full_2253),
    .I1(spiflash_sr[30]),
    .O(spiflash_o[2])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  Mmux_spiflash_o21 (
    .I0(spiflash_bitbang_en_storage_full_2253),
    .I1(spiflash_sr[29]),
    .O(spiflash_o[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_spiflash_o11 (
    .I0(spiflash_bitbang_en_storage_full_2253),
    .I1(spiflash_sr[28]),
    .I2(spiflash_bitbang_storage_full[0]),
    .O(spiflash_o[0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_suart_tx_fifo_produce_xor<1>11  (
    .I0(suart_tx_fifo_produce[1]),
    .I1(suart_tx_fifo_produce[0]),
    .O(\Result<1>4 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_dna_cnt_xor<1>11  (
    .I0(dna_cnt[1]),
    .I1(dna_cnt[0]),
    .O(\Result<1>2 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_suart_tx_fifo_consume_xor<1>11  (
    .I0(suart_tx_fifo_consume[1]),
    .I1(suart_tx_fifo_consume[0]),
    .O(\Result<1>5 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>9 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_suart_rx_fifo_produce_xor<1>11  (
    .I0(suart_rx_fifo_produce[1]),
    .I1(suart_rx_fifo_produce[0]),
    .O(\Result<1>7 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_suart_rx_fifo_consume_xor<1>11  (
    .I0(suart_rx_fifo_consume[1]),
    .I1(suart_rx_fifo_consume[0]),
    .O(\Result<1>8 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>11 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>14 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>15 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>16 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>17 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>22 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>20 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>21 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>23 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>26 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>27 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>28 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>29 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>31 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>32 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT321  (
    .I0(suart_rx_busy_2275),
    .I1(n6131[9]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT311  (
    .I0(suart_rx_busy_2275),
    .I1(n6131[8]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<8> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT301  (
    .I0(suart_rx_busy_2275),
    .I1(n6131[7]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT291  (
    .I0(suart_rx_busy_2275),
    .I1(n6131[6]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT281  (
    .I0(suart_rx_busy_2275),
    .I1(n6131[5]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT271  (
    .I0(suart_rx_busy_2275),
    .I1(n6131[4]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT261  (
    .I0(suart_rx_busy_2275),
    .I1(n6131[3]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT251  (
    .I0(suart_rx_busy_2275),
    .I1(n6131[31]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT241  (
    .I0(suart_rx_busy_2275),
    .I1(n6131[30]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT231  (
    .I0(suart_rx_busy_2275),
    .I1(n6131[2]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT221  (
    .I0(suart_rx_busy_2275),
    .I1(n6131[29]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT211  (
    .I0(suart_rx_busy_2275),
    .I1(n6131[28]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<28> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT201  (
    .I0(suart_rx_busy_2275),
    .I1(n6131[27]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<27> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT191  (
    .I0(suart_rx_busy_2275),
    .I1(n6131[26]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<26> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT181  (
    .I0(suart_rx_busy_2275),
    .I1(n6131[25]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<25> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT171  (
    .I0(suart_rx_busy_2275),
    .I1(n6131[24]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<24> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT161  (
    .I0(suart_rx_busy_2275),
    .I1(n6131[23]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<23> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT151  (
    .I0(suart_rx_busy_2275),
    .I1(n6131[22]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<22> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT141  (
    .I0(suart_rx_busy_2275),
    .I1(n6131[21]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<21> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT131  (
    .I0(suart_rx_busy_2275),
    .I1(n6131[20]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<20> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT111  (
    .I0(suart_rx_busy_2275),
    .I1(n6131[19]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT101  (
    .I0(suart_rx_busy_2275),
    .I1(n6131[18]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<18> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT91  (
    .I0(suart_rx_busy_2275),
    .I1(n6131[17]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<17> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT81  (
    .I0(suart_rx_busy_2275),
    .I1(n6131[16]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<16> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT71  (
    .I0(suart_rx_busy_2275),
    .I1(n6131[15]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<15> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT61  (
    .I0(suart_rx_busy_2275),
    .I1(n6131[14]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<14> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT51  (
    .I0(suart_rx_busy_2275),
    .I1(n6131[13]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<13> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT41  (
    .I0(suart_rx_busy_2275),
    .I1(n6131[12]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<12> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT31  (
    .I0(suart_rx_busy_2275),
    .I1(n6131[11]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<11> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT21  (
    .I0(suart_rx_busy_2275),
    .I1(n6131[10]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<10> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT321  (
    .I0(suart_tx_busy_2273),
    .I1(n6127[9]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT311  (
    .I0(suart_tx_busy_2273),
    .I1(n6127[8]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<8> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT301  (
    .I0(suart_tx_busy_2273),
    .I1(n6127[7]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT291  (
    .I0(suart_tx_busy_2273),
    .I1(n6127[6]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT281  (
    .I0(suart_tx_busy_2273),
    .I1(n6127[5]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT271  (
    .I0(suart_tx_busy_2273),
    .I1(n6127[4]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT261  (
    .I0(suart_tx_busy_2273),
    .I1(n6127[3]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT251  (
    .I0(suart_tx_busy_2273),
    .I1(n6127[31]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT241  (
    .I0(suart_tx_busy_2273),
    .I1(n6127[30]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT231  (
    .I0(suart_tx_busy_2273),
    .I1(n6127[2]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT221  (
    .I0(suart_tx_busy_2273),
    .I1(n6127[29]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT211  (
    .I0(suart_tx_busy_2273),
    .I1(n6127[28]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<28> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT201  (
    .I0(suart_tx_busy_2273),
    .I1(n6127[27]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<27> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT191  (
    .I0(suart_tx_busy_2273),
    .I1(n6127[26]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<26> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT181  (
    .I0(suart_tx_busy_2273),
    .I1(n6127[25]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<25> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT171  (
    .I0(suart_tx_busy_2273),
    .I1(n6127[24]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<24> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT161  (
    .I0(suart_tx_busy_2273),
    .I1(n6127[23]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<23> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT151  (
    .I0(suart_tx_busy_2273),
    .I1(n6127[22]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<22> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT141  (
    .I0(suart_tx_busy_2273),
    .I1(n6127[21]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<21> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT131  (
    .I0(suart_tx_busy_2273),
    .I1(n6127[20]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<20> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT111  (
    .I0(suart_tx_busy_2273),
    .I1(n6127[19]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT101  (
    .I0(suart_tx_busy_2273),
    .I1(n6127[18]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<18> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT91  (
    .I0(suart_tx_busy_2273),
    .I1(n6127[17]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<17> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT81  (
    .I0(suart_tx_busy_2273),
    .I1(n6127[16]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<16> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT71  (
    .I0(suart_tx_busy_2273),
    .I1(n6127[15]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<15> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT61  (
    .I0(suart_tx_busy_2273),
    .I1(n6127[14]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<14> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT51  (
    .I0(suart_tx_busy_2273),
    .I1(n6127[13]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<13> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT41  (
    .I0(suart_tx_busy_2273),
    .I1(n6127[12]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<12> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT31  (
    .I0(suart_tx_busy_2273),
    .I1(n6127[11]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<11> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT21  (
    .I0(suart_tx_busy_2273),
    .I1(n6127[10]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<10> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_GND_1_o_BUS_0013_MUX_739_o11 (
    .I0(suart_tx_busy_2273),
    .I1(Madd_n6127_cy[31]),
    .O(GND_1_o_BUS_0013_MUX_739_o)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_GND_1_o_BUS_0015_MUX_750_o11 (
    .I0(suart_rx_busy_2275),
    .I1(Madd_n6131_cy[31]),
    .O(GND_1_o_BUS_0015_MUX_750_o)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_suart_rx_bitcount_xor<0>11  (
    .I0(suart_rx_bitcount[0]),
    .I1(suart_rx_busy_2275),
    .O(Mcount_suart_rx_bitcount)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_spiflash_i1_cy<0>1  (
    .I0(spiflash_clk_5194),
    .I1(opsis_i2c_samp_carry_5193),
    .O(Mcount_spiflash_i1_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8888888880888880 ))
  _n10639_inv1 (
    .I0(suart_rx_busy_2275),
    .I1(suart_uart_clk_rxen_973),
    .I2(suart_rx_bitcount[1]),
    .I3(suart_rx_bitcount[0]),
    .I4(suart_rx_bitcount[3]),
    .I5(suart_rx_bitcount[2]),
    .O(_n10639_inv)
  );
  LUT3 #(
    .INIT ( 8'h14 ))
  Mmux_phase_sel_GND_1_o_MUX_1615_o11 (
    .I0(phase_sel_258),
    .I1(phase_sys_1008),
    .I2(phase_sys2x_259),
    .O(phase_sel_GND_1_o_MUX_1615_o)
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  Mmux_half_rate_phy_dfi_p0_address141 (
    .I0(half_rate_phy_record0_address_0_BRB0_8952),
    .I1(half_rate_phy_record0_ras_n_BRB2_8861),
    .I2(half_rate_phy_record0_address_9_BRB2_8980),
    .I3(half_rate_phy_record0_address_9_BRB3_8981),
    .I4(half_rate_phy_record0_address_9_BRB4_8982),
    .O(half_rate_phy_record0_address[9])
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  Mmux_half_rate_phy_dfi_p0_address131 (
    .I0(half_rate_phy_record0_address_0_BRB0_8952),
    .I1(half_rate_phy_record0_ras_n_BRB2_8861),
    .I2(half_rate_phy_record0_address_8_BRB2_8977),
    .I3(half_rate_phy_record0_address_8_BRB3_8978),
    .I4(half_rate_phy_record0_address_8_BRB4_8979),
    .O(half_rate_phy_record0_address[8])
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  Mmux_half_rate_phy_dfi_p0_address121 (
    .I0(half_rate_phy_record0_address_0_BRB0_8952),
    .I1(half_rate_phy_record0_ras_n_BRB2_8861),
    .I2(half_rate_phy_record0_address_7_BRB2_8974),
    .I3(half_rate_phy_record0_address_7_BRB3_8975),
    .I4(half_rate_phy_record0_address_7_BRB4_8976),
    .O(half_rate_phy_record0_address[7])
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  Mmux_half_rate_phy_dfi_p0_address111 (
    .I0(half_rate_phy_record0_address_0_BRB0_8952),
    .I1(half_rate_phy_record0_ras_n_BRB2_8861),
    .I2(half_rate_phy_record0_address_6_BRB2_8971),
    .I3(half_rate_phy_record0_address_6_BRB3_8972),
    .I4(half_rate_phy_record0_address_6_BRB4_8973),
    .O(half_rate_phy_record0_address[6])
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  Mmux_half_rate_phy_dfi_p0_address101 (
    .I0(half_rate_phy_record0_address_0_BRB0_8952),
    .I1(half_rate_phy_record0_ras_n_BRB2_8861),
    .I2(half_rate_phy_record0_address_5_BRB2_8968),
    .I3(half_rate_phy_record0_address_5_BRB3_8969),
    .I4(half_rate_phy_record0_address_5_BRB4_8970),
    .O(half_rate_phy_record0_address[5])
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  Mmux_half_rate_phy_dfi_p0_address91 (
    .I0(half_rate_phy_record0_address_0_BRB0_8952),
    .I1(half_rate_phy_record0_ras_n_BRB2_8861),
    .I2(half_rate_phy_record0_address_4_BRB2_8965),
    .I3(half_rate_phy_record0_address_4_BRB3_8966),
    .I4(half_rate_phy_record0_address_4_BRB4_8967),
    .O(half_rate_phy_record0_address[4])
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  Mmux_half_rate_phy_dfi_p0_address81 (
    .I0(half_rate_phy_record0_address_0_BRB0_8952),
    .I1(half_rate_phy_record0_ras_n_BRB2_8861),
    .I2(half_rate_phy_record0_address_3_BRB2_8962),
    .I3(half_rate_phy_record0_address_3_BRB3_8963),
    .I4(half_rate_phy_record0_address_3_BRB4_8964),
    .O(half_rate_phy_record0_address[3])
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  Mmux_half_rate_phy_dfi_p0_address71 (
    .I0(half_rate_phy_record0_address_0_BRB0_8952),
    .I1(half_rate_phy_record0_ras_n_BRB2_8861),
    .I2(half_rate_phy_record0_address_2_BRB2_8959),
    .I3(half_rate_phy_record0_address_2_BRB3_8960),
    .I4(half_rate_phy_record0_address_2_BRB4_8961),
    .O(half_rate_phy_record0_address[2])
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  Mmux_half_rate_phy_dfi_p0_address61 (
    .I0(half_rate_phy_record0_address_0_BRB0_8952),
    .I1(half_rate_phy_record0_ras_n_BRB2_8861),
    .I2(half_rate_phy_record0_address_1_BRB2_8956),
    .I3(half_rate_phy_record0_address_1_BRB3_8957),
    .I4(half_rate_phy_record0_address_1_BRB4_8958),
    .O(half_rate_phy_record0_address[1])
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  Mmux_half_rate_phy_dfi_p0_address51 (
    .I0(half_rate_phy_record0_address_0_BRB0_8952),
    .I1(half_rate_phy_record0_ras_n_BRB2_8861),
    .I2(half_rate_phy_record0_address_13_BRB2_8992),
    .I3(half_rate_phy_record0_address_13_BRB3_8993),
    .I4(half_rate_phy_record0_address_13_BRB4_8994),
    .O(half_rate_phy_record0_address[13])
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  Mmux_half_rate_phy_dfi_p0_address41 (
    .I0(half_rate_phy_record0_address_0_BRB0_8952),
    .I1(half_rate_phy_record0_ras_n_BRB2_8861),
    .I2(half_rate_phy_record0_address_12_BRB2_8989),
    .I3(half_rate_phy_record0_address_12_BRB3_8990),
    .I4(half_rate_phy_record0_address_12_BRB4_8991),
    .O(half_rate_phy_record0_address[12])
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  Mmux_half_rate_phy_dfi_p0_address31 (
    .I0(half_rate_phy_record0_address_0_BRB0_8952),
    .I1(half_rate_phy_record0_ras_n_BRB2_8861),
    .I2(half_rate_phy_record0_address_11_BRB2_8986),
    .I3(half_rate_phy_record0_address_11_BRB3_8987),
    .I4(half_rate_phy_record0_address_11_BRB4_8988),
    .O(half_rate_phy_record0_address[11])
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  Mmux_half_rate_phy_dfi_p0_address21 (
    .I0(half_rate_phy_record0_address_0_BRB0_8952),
    .I1(half_rate_phy_record0_ras_n_BRB2_8861),
    .I2(half_rate_phy_record0_address_10_BRB2_8983),
    .I3(half_rate_phy_record0_address_10_BRB3_8984),
    .I4(half_rate_phy_record0_address_10_BRB4_8985),
    .O(half_rate_phy_record0_address[10])
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  Mmux_half_rate_phy_dfi_p0_address11 (
    .I0(half_rate_phy_record0_address_0_BRB0_8952),
    .I1(half_rate_phy_record0_ras_n_BRB2_8861),
    .I2(half_rate_phy_record0_address_0_BRB2_8953),
    .I3(half_rate_phy_record0_address_0_BRB3_8954),
    .I4(half_rate_phy_record0_address_0_BRB4_8955),
    .O(half_rate_phy_record0_address[0])
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  Mmux_half_rate_phy_dfi_p1_address141 (
    .I0(half_rate_phy_record0_address_0_BRB0_8952),
    .I1(half_rate_phy_record0_ras_n_BRB2_8861),
    .I2(half_rate_phy_record1_address_9_BRB2_9022),
    .I3(half_rate_phy_record1_address_9_BRB3_9023),
    .I4(half_rate_phy_record1_address_9_BRB4_9024),
    .O(half_rate_phy_record1_address[9])
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  Mmux_half_rate_phy_dfi_p1_address131 (
    .I0(half_rate_phy_record0_address_0_BRB0_8952),
    .I1(half_rate_phy_record0_ras_n_BRB2_8861),
    .I2(half_rate_phy_record1_address_8_BRB2_9019),
    .I3(half_rate_phy_record1_address_8_BRB3_9020),
    .I4(half_rate_phy_record1_address_8_BRB4_9021),
    .O(half_rate_phy_record1_address[8])
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  Mmux_half_rate_phy_dfi_p1_address121 (
    .I0(half_rate_phy_record0_address_0_BRB0_8952),
    .I1(half_rate_phy_record0_ras_n_BRB2_8861),
    .I2(half_rate_phy_record1_address_7_BRB2_9016),
    .I3(half_rate_phy_record1_address_7_BRB3_9017),
    .I4(half_rate_phy_record1_address_7_BRB4_9018),
    .O(half_rate_phy_record1_address[7])
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  Mmux_half_rate_phy_dfi_p1_address111 (
    .I0(half_rate_phy_record0_address_0_BRB0_8952),
    .I1(half_rate_phy_record0_ras_n_BRB2_8861),
    .I2(half_rate_phy_record1_address_6_BRB2_9013),
    .I3(half_rate_phy_record1_address_6_BRB3_9014),
    .I4(half_rate_phy_record1_address_6_BRB4_9015),
    .O(half_rate_phy_record1_address[6])
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  Mmux_half_rate_phy_dfi_p1_address101 (
    .I0(half_rate_phy_record0_address_0_BRB0_8952),
    .I1(half_rate_phy_record0_ras_n_BRB2_8861),
    .I2(half_rate_phy_record1_address_5_BRB2_9010),
    .I3(half_rate_phy_record1_address_5_BRB3_9011),
    .I4(half_rate_phy_record1_address_5_BRB4_9012),
    .O(half_rate_phy_record1_address[5])
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  Mmux_half_rate_phy_dfi_p1_address91 (
    .I0(half_rate_phy_record0_address_0_BRB0_8952),
    .I1(half_rate_phy_record0_ras_n_BRB2_8861),
    .I2(half_rate_phy_record1_address_4_BRB2_9007),
    .I3(half_rate_phy_record1_address_4_BRB3_9008),
    .I4(half_rate_phy_record1_address_4_BRB4_9009),
    .O(half_rate_phy_record1_address[4])
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  Mmux_half_rate_phy_dfi_p1_address81 (
    .I0(half_rate_phy_record0_address_0_BRB0_8952),
    .I1(half_rate_phy_record0_ras_n_BRB2_8861),
    .I2(half_rate_phy_record1_address_3_BRB2_9004),
    .I3(half_rate_phy_record1_address_3_BRB3_9005),
    .I4(half_rate_phy_record1_address_3_BRB4_9006),
    .O(half_rate_phy_record1_address[3])
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  Mmux_half_rate_phy_dfi_p1_address71 (
    .I0(half_rate_phy_record0_address_0_BRB0_8952),
    .I1(half_rate_phy_record0_ras_n_BRB2_8861),
    .I2(half_rate_phy_record1_address_2_BRB2_9001),
    .I3(half_rate_phy_record1_address_2_BRB3_9002),
    .I4(half_rate_phy_record1_address_2_BRB4_9003),
    .O(half_rate_phy_record1_address[2])
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  Mmux_half_rate_phy_dfi_p1_address61 (
    .I0(half_rate_phy_record0_address_0_BRB0_8952),
    .I1(half_rate_phy_record0_ras_n_BRB2_8861),
    .I2(half_rate_phy_record1_address_1_BRB2_8998),
    .I3(half_rate_phy_record1_address_1_BRB3_8999),
    .I4(half_rate_phy_record1_address_1_BRB4_9000),
    .O(half_rate_phy_record1_address[1])
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  Mmux_half_rate_phy_dfi_p1_address51 (
    .I0(half_rate_phy_record0_address_0_BRB0_8952),
    .I1(half_rate_phy_record0_ras_n_BRB2_8861),
    .I2(half_rate_phy_record1_address_13_BRB2_9034),
    .I3(half_rate_phy_record1_address_13_BRB3_9035),
    .I4(half_rate_phy_record1_address_13_BRB4_9036),
    .O(half_rate_phy_record1_address[13])
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  Mmux_half_rate_phy_dfi_p1_address41 (
    .I0(half_rate_phy_record0_address_0_BRB0_8952),
    .I1(half_rate_phy_record0_ras_n_BRB2_8861),
    .I2(half_rate_phy_record1_address_12_BRB2_9031),
    .I3(half_rate_phy_record1_address_12_BRB3_9032),
    .I4(half_rate_phy_record1_address_12_BRB4_9033),
    .O(half_rate_phy_record1_address[12])
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  Mmux_half_rate_phy_dfi_p1_address31 (
    .I0(half_rate_phy_record0_address_0_BRB0_8952),
    .I1(half_rate_phy_record0_ras_n_BRB2_8861),
    .I2(half_rate_phy_record1_address_11_BRB2_9028),
    .I3(half_rate_phy_record1_address_11_BRB3_9029),
    .I4(half_rate_phy_record1_address_11_BRB4_9030),
    .O(half_rate_phy_record1_address[11])
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  Mmux_half_rate_phy_dfi_p1_address21 (
    .I0(half_rate_phy_record0_address_0_BRB0_8952),
    .I1(half_rate_phy_record0_ras_n_BRB2_8861),
    .I2(half_rate_phy_record1_address_10_BRB2_9025),
    .I3(half_rate_phy_record1_address_10_BRB3_9026),
    .I4(half_rate_phy_record1_address_10_BRB4_9027),
    .O(half_rate_phy_record1_address[10])
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  Mmux_half_rate_phy_dfi_p1_address11 (
    .I0(half_rate_phy_record0_address_0_BRB0_8952),
    .I1(half_rate_phy_record0_ras_n_BRB2_8861),
    .I2(half_rate_phy_record1_address_0_BRB2_8995),
    .I3(half_rate_phy_record1_address_0_BRB3_8996),
    .I4(half_rate_phy_record1_address_0_BRB4_8997),
    .O(half_rate_phy_record1_address[0])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  mux6411 (
    .I0(half_rate_phy_record0_bank_0_BRB0_8933),
    .I1(half_rate_phy_record0_bank_2_BRB1_8940),
    .I2(half_rate_phy_record0_odt_BRB1_8881),
    .I3(half_rate_phy_record0_bank_2_BRB3_8941),
    .I4(half_rate_phy_record0_bank_2_BRB4_8942),
    .O(half_rate_phy_record0_bank[2])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  mux6211 (
    .I0(half_rate_phy_record0_bank_0_BRB0_8933),
    .I1(half_rate_phy_record0_bank_0_BRB1_8934),
    .I2(half_rate_phy_record0_odt_BRB1_8881),
    .I3(half_rate_phy_record0_bank_0_BRB3_8935),
    .I4(half_rate_phy_record0_bank_0_BRB4_8936),
    .O(half_rate_phy_record0_bank[0])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  mux6311 (
    .I0(half_rate_phy_record0_bank_0_BRB0_8933),
    .I1(half_rate_phy_record0_bank_1_BRB1_8937),
    .I2(half_rate_phy_record0_odt_BRB1_8881),
    .I3(half_rate_phy_record0_bank_1_BRB3_8938),
    .I4(half_rate_phy_record0_bank_1_BRB4_8939),
    .O(half_rate_phy_record0_bank[1])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  mux6511 (
    .I0(half_rate_phy_record0_bank_0_BRB0_8933),
    .I1(half_rate_phy_record1_bank_0_BRB1_8943),
    .I2(half_rate_phy_record0_odt_BRB1_8881),
    .I3(half_rate_phy_record1_bank_0_BRB3_8944),
    .I4(half_rate_phy_record1_bank_0_BRB4_8945),
    .O(half_rate_phy_record1_bank[0])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  mux6611 (
    .I0(half_rate_phy_record0_bank_0_BRB0_8933),
    .I1(half_rate_phy_record1_bank_1_BRB1_8946),
    .I2(half_rate_phy_record0_odt_BRB1_8881),
    .I3(half_rate_phy_record1_bank_1_BRB3_8947),
    .I4(half_rate_phy_record1_bank_1_BRB4_8948),
    .O(half_rate_phy_record1_bank[1])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  mux6711 (
    .I0(half_rate_phy_record0_bank_0_BRB0_8933),
    .I1(half_rate_phy_record1_bank_2_BRB1_8949),
    .I2(half_rate_phy_record0_odt_BRB1_8881),
    .I3(half_rate_phy_record1_bank_2_BRB3_8950),
    .I4(half_rate_phy_record1_bank_2_BRB4_8951),
    .O(half_rate_phy_record1_bank[2])
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \half_rate_phy_dfi_p0_wrdata_mask<0>1  (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(litedramwishbone2native_state_FSM_FFd1_1315),
    .I2(new_master_wdata_ready1_1185),
    .O(half_rate_phy_dfi_p0_wrdata_mask[0])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>9 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>11 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>14 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>15 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>16 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>17 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>22 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>20 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>21_3905 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>23 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>26 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>27 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>28 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>29 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>31 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>32 )
  );
  LUT6 #(
    .INIT ( 64'h515BF1FBFFFFFFFF ))
  \basesoc_interface_adr<2>2  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[7]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_31_2395),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_23_2403),
    .I5(\basesoc_interface_adr[2] ),
    .O(\basesoc_interface_adr<2>1 )
  );
  LUT6 #(
    .INIT ( 64'h515BF1FBFFFFFFFF ))
  \basesoc_interface_adr<2>11  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[6]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_30_2396),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_22_2404),
    .I5(\basesoc_interface_adr[2] ),
    .O(\basesoc_interface_adr<2>11_5367 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT192421  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT19242 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  basesoc_zero_clear21 (
    .I0(\picorv32/mem_addr [2]),
    .I1(\picorv32/mem_addr [6]),
    .I2(\picorv32/mem_addr [5]),
    .O(N330)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  _n11559111 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[4] ),
    .O(_n1155911)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT10171  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT111 )
  );
  LUT6 #(
    .INIT ( 64'h2002200000020000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT81  (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(opsis_i2c_master_storage_full[7]),
    .I5(opsis_i2c_shift_reg_storage_full[7]),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8AAAA ))
  suart_rx_fifo_wrport_we1 (
    .I0(suart_source_valid_942),
    .I1(suart_rx_fifo_level0[3]),
    .I2(suart_rx_fifo_level0[1]),
    .I3(suart_rx_fifo_level0[2]),
    .I4(suart_rx_fifo_level0[4]),
    .I5(suart_rx_fifo_level0[0]),
    .O(suart_rx_fifo_wrport_we)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \n0197<4>1  (
    .I0(suart_rx_fifo_level0[4]),
    .I1(suart_rx_fifo_level0[3]),
    .I2(suart_rx_fifo_level0[2]),
    .I3(suart_rx_fifo_level0[1]),
    .I4(suart_rx_fifo_level0[0]),
    .O(n0197)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT131221  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT13122 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9811 (
    .I0(basesoc_en_storage_full_2254),
    .I1(basesoc_reload_storage_full_8_2602),
    .I2(basesoc_zero_trigger_INV_290_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<8> ),
    .I4(basesoc_load_storage_full_8_2570),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9711 (
    .I0(basesoc_en_storage_full_2254),
    .I1(basesoc_reload_storage_full[7]),
    .I2(basesoc_zero_trigger_INV_290_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<7> ),
    .I4(basesoc_load_storage_full[7]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9911 (
    .I0(basesoc_en_storage_full_2254),
    .I1(basesoc_reload_storage_full_9_2601),
    .I2(basesoc_zero_trigger_INV_290_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<9> ),
    .I4(basesoc_load_storage_full_9_2569),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<9> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9611 (
    .I0(basesoc_en_storage_full_2254),
    .I1(basesoc_reload_storage_full[6]),
    .I2(basesoc_zero_trigger_INV_290_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<6> ),
    .I4(basesoc_load_storage_full[6]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9511 (
    .I0(basesoc_en_storage_full_2254),
    .I1(basesoc_reload_storage_full[5]),
    .I2(basesoc_zero_trigger_INV_290_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<5> ),
    .I4(basesoc_load_storage_full[5]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9311 (
    .I0(basesoc_en_storage_full_2254),
    .I1(basesoc_reload_storage_full[3]),
    .I2(basesoc_zero_trigger_INV_290_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<3> ),
    .I4(basesoc_load_storage_full[3]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9211 (
    .I0(basesoc_en_storage_full_2254),
    .I1(basesoc_reload_storage_full_31_2579),
    .I2(basesoc_zero_trigger_INV_290_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<31> ),
    .I4(basesoc_load_storage_full_31_2547),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<31> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9411 (
    .I0(basesoc_en_storage_full_2254),
    .I1(basesoc_reload_storage_full[4]),
    .I2(basesoc_zero_trigger_INV_290_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<4> ),
    .I4(basesoc_load_storage_full[4]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9011 (
    .I0(basesoc_en_storage_full_2254),
    .I1(basesoc_reload_storage_full[2]),
    .I2(basesoc_zero_trigger_INV_290_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<2> ),
    .I4(basesoc_load_storage_full[2]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8911 (
    .I0(basesoc_en_storage_full_2254),
    .I1(basesoc_reload_storage_full_29_2581),
    .I2(basesoc_zero_trigger_INV_290_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<29> ),
    .I4(basesoc_load_storage_full_29_2549),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<29> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9111 (
    .I0(basesoc_en_storage_full_2254),
    .I1(basesoc_reload_storage_full_30_2580),
    .I2(basesoc_zero_trigger_INV_290_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<30> ),
    .I4(basesoc_load_storage_full_30_2548),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<30> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8711 (
    .I0(basesoc_en_storage_full_2254),
    .I1(basesoc_reload_storage_full_27_2583),
    .I2(basesoc_zero_trigger_INV_290_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<27> ),
    .I4(basesoc_load_storage_full_27_2551),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<27> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8611 (
    .I0(basesoc_en_storage_full_2254),
    .I1(basesoc_reload_storage_full_26_2584),
    .I2(basesoc_zero_trigger_INV_290_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<26> ),
    .I4(basesoc_load_storage_full_26_2552),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<26> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8811 (
    .I0(basesoc_en_storage_full_2254),
    .I1(basesoc_reload_storage_full_28_2582),
    .I2(basesoc_zero_trigger_INV_290_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<28> ),
    .I4(basesoc_load_storage_full_28_2550),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<28> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8511 (
    .I0(basesoc_en_storage_full_2254),
    .I1(basesoc_reload_storage_full_25_2585),
    .I2(basesoc_zero_trigger_INV_290_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<25> ),
    .I4(basesoc_load_storage_full_25_2553),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<25> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8411 (
    .I0(basesoc_en_storage_full_2254),
    .I1(basesoc_reload_storage_full_24_2586),
    .I2(basesoc_zero_trigger_INV_290_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<24> ),
    .I4(basesoc_load_storage_full_24_2554),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<24> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8211 (
    .I0(basesoc_en_storage_full_2254),
    .I1(basesoc_reload_storage_full_22_2588),
    .I2(basesoc_zero_trigger_INV_290_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<22> ),
    .I4(basesoc_load_storage_full_22_2556),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<22> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8111 (
    .I0(basesoc_en_storage_full_2254),
    .I1(basesoc_reload_storage_full_21_2589),
    .I2(basesoc_zero_trigger_INV_290_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<21> ),
    .I4(basesoc_load_storage_full_21_2557),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<21> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8311 (
    .I0(basesoc_en_storage_full_2254),
    .I1(basesoc_reload_storage_full_23_2587),
    .I2(basesoc_zero_trigger_INV_290_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<23> ),
    .I4(basesoc_load_storage_full_23_2555),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8011 (
    .I0(basesoc_en_storage_full_2254),
    .I1(basesoc_reload_storage_full_20_2590),
    .I2(basesoc_zero_trigger_INV_290_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<20> ),
    .I4(basesoc_load_storage_full_20_2558),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<20> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7911 (
    .I0(basesoc_en_storage_full_2254),
    .I1(basesoc_reload_storage_full[1]),
    .I2(basesoc_zero_trigger_INV_290_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<1> ),
    .I4(basesoc_load_storage_full[1]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7711 (
    .I0(basesoc_en_storage_full_2254),
    .I1(basesoc_reload_storage_full_18_2592),
    .I2(basesoc_zero_trigger_INV_290_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<18> ),
    .I4(basesoc_load_storage_full_18_2560),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<18> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7611 (
    .I0(basesoc_en_storage_full_2254),
    .I1(basesoc_reload_storage_full_17_2593),
    .I2(basesoc_zero_trigger_INV_290_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<17> ),
    .I4(basesoc_load_storage_full_17_2561),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<17> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7811 (
    .I0(basesoc_en_storage_full_2254),
    .I1(basesoc_reload_storage_full_19_2591),
    .I2(basesoc_zero_trigger_INV_290_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<19> ),
    .I4(basesoc_load_storage_full_19_2559),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7511 (
    .I0(basesoc_en_storage_full_2254),
    .I1(basesoc_reload_storage_full_16_2594),
    .I2(basesoc_zero_trigger_INV_290_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<16> ),
    .I4(basesoc_load_storage_full_16_2562),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<16> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7411 (
    .I0(basesoc_en_storage_full_2254),
    .I1(basesoc_reload_storage_full_15_2595),
    .I2(basesoc_zero_trigger_INV_290_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<15> ),
    .I4(basesoc_load_storage_full_15_2563),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<15> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7211 (
    .I0(basesoc_en_storage_full_2254),
    .I1(basesoc_reload_storage_full_13_2597),
    .I2(basesoc_zero_trigger_INV_290_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<13> ),
    .I4(basesoc_load_storage_full_13_2565),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7111 (
    .I0(basesoc_en_storage_full_2254),
    .I1(basesoc_reload_storage_full_12_2598),
    .I2(basesoc_zero_trigger_INV_290_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<12> ),
    .I4(basesoc_load_storage_full_12_2566),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7311 (
    .I0(basesoc_en_storage_full_2254),
    .I1(basesoc_reload_storage_full_14_2596),
    .I2(basesoc_zero_trigger_INV_290_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<14> ),
    .I4(basesoc_load_storage_full_14_2564),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6911 (
    .I0(basesoc_en_storage_full_2254),
    .I1(basesoc_reload_storage_full_10_2600),
    .I2(basesoc_zero_trigger_INV_290_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<10> ),
    .I4(basesoc_load_storage_full_10_2568),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6811 (
    .I0(basesoc_en_storage_full_2254),
    .I1(basesoc_reload_storage_full[0]),
    .I2(basesoc_zero_trigger_INV_290_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<0> ),
    .I4(basesoc_load_storage_full[0]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7011 (
    .I0(basesoc_en_storage_full_2254),
    .I1(basesoc_reload_storage_full_11_2599),
    .I2(basesoc_zero_trigger_INV_290_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<11> ),
    .I4(basesoc_load_storage_full_11_2567),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \basesoc_csrbankarray_csrbank1_sel<13>11  (
    .I0(\basesoc_interface_adr[13] ),
    .I1(\basesoc_interface_adr[11] ),
    .I2(\basesoc_interface_adr[10] ),
    .O(\basesoc_csrbankarray_csrbank1_sel<13>1 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  basesoc_update_value_re11 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT211 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT1211  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \opsis_i2c_counter[3]_PWR_1_o_equal_1656_o<3>1  (
    .I0(opsis_i2c_counter[2]),
    .I1(opsis_i2c_counter[1]),
    .I2(opsis_i2c_counter[0]),
    .I3(opsis_i2c_counter[3]),
    .O(\opsis_i2c_counter[3]_PWR_1_o_equal_1656_o )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT12  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[0]),
    .I2(opsis_i2c_din[0]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT21  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[1]),
    .I2(opsis_i2c_din[1]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT31  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[2]),
    .I2(opsis_i2c_din[2]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT41  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[3]),
    .I2(opsis_i2c_din[3]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT51  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[4]),
    .I2(opsis_i2c_din[4]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT61  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[5]),
    .I2(opsis_i2c_din[5]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT71  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[6]),
    .I2(opsis_i2c_din[6]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT81  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[7]),
    .I2(opsis_i2c_din[7]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  basesoc_csrbankarray_csrbank6_reload1_re11 (
    .I0(\picorv32/mem_addr [2]),
    .I1(\picorv32/mem_addr [5]),
    .I2(\picorv32/mem_addr [3]),
    .O(N331)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT3311  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT331 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT10111  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1011 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT10181  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[5] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1018 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT10141  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[4] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1014 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \basesoc_csrbankarray_csrbank2_sel<13>1  (
    .I0(\basesoc_interface_adr[11] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[9] ),
    .O(basesoc_csrbankarray_csrbank2_sel)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_csrbankarray_csrbank4_sel_basesoc_csrbankarray_interface4_bank_bus_we_AND_680_o1 (
    .I0(basesoc_interface_we_2_9237),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .O(basesoc_csrbankarray_csrbank4_sel_basesoc_csrbankarray_interface4_bank_bus_we_AND_680_o)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT162221  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT16222 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed8<0>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd7_1310),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1304),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd3_1306),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd5_1308),
    .O(rhs_array_muxed8[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed831 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(rhs_array_muxed8[0]),
    .I4(rhs_array_muxed2[0]),
    .O(array_muxed8[0])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed2<0>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1302),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1296),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1298),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1300),
    .O(rhs_array_muxed2[0])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed8<1>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd7_1310),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_1305),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd3_1306),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1309),
    .O(rhs_array_muxed8[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed821 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(rhs_array_muxed8[1]),
    .I4(rhs_array_muxed2[1]),
    .O(array_muxed8[1])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed2<1>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1302),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1297),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1298),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1301),
    .O(rhs_array_muxed2[1])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed8<2>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd7_1310),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd4_1307),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1308),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1309),
    .O(rhs_array_muxed8[2])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed811 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(rhs_array_muxed8[2]),
    .I4(rhs_array_muxed2[2]),
    .O(array_muxed8[2])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed2<2>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1302),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1299),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1300),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1301),
    .O(rhs_array_muxed2[2])
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \basesoc_sdram_generator_counter[5]_GND_1_o_equal_1750_o<5>11  (
    .I0(basesoc_sdram_generator_counter[0]),
    .I1(basesoc_sdram_generator_counter[2]),
    .I2(basesoc_sdram_generator_counter[3]),
    .I3(basesoc_sdram_generator_counter[4]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1750_o<5>1_5769 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \_n7464<2>1  (
    .I0(bankmachine5_state_FSM_FFd2_4816),
    .I1(bankmachine5_state_FSM_FFd3_4815),
    .I2(bankmachine5_state_FSM_FFd1_1289),
    .O(_n7464)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \_n7238<2>1  (
    .I0(bankmachine4_state_FSM_FFd2_4811),
    .I1(bankmachine4_state_FSM_FFd3_4810),
    .I2(bankmachine4_state_FSM_FFd1_1287),
    .O(_n7238)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \_n7089<2>1  (
    .I0(bankmachine1_state_FSM_FFd2_4791),
    .I1(bankmachine1_state_FSM_FFd3_4790),
    .I2(bankmachine1_state_FSM_FFd1_1281),
    .O(_n7089)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \_n7064<2>1  (
    .I0(bankmachine2_state_FSM_FFd2_4801),
    .I1(bankmachine2_state_FSM_FFd3_4800),
    .I2(bankmachine2_state_FSM_FFd1_1283),
    .O(_n7064)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \_n6994<2>1  (
    .I0(bankmachine7_state_FSM_FFd2_4826),
    .I1(bankmachine7_state_FSM_FFd3_4825),
    .I2(bankmachine7_state_FSM_FFd1_1293),
    .O(_n6994)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \basesoc_sdram_max_time1<3>1  (
    .I0(basesoc_sdram_time1[3]),
    .I1(basesoc_sdram_time1[2]),
    .I2(basesoc_sdram_time1[1]),
    .I3(basesoc_sdram_time1[0]),
    .O(basesoc_sdram_max_time1)
  );
  LUT3 #(
    .INIT ( 8'h91 ))
  \_n7032<2>1  (
    .I0(multiplexer_state_FSM_FFd1_1311),
    .I1(multiplexer_state_FSM_FFd2_1312),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .O(_n7032)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6778<2>1  (
    .I0(bankmachine0_state_FSM_FFd1_1279),
    .I1(bankmachine0_state_FSM_FFd2_4796),
    .I2(bankmachine0_state_FSM_FFd3_4795),
    .O(_n6778)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6785<2>1  (
    .I0(bankmachine1_state_FSM_FFd1_1281),
    .I1(bankmachine1_state_FSM_FFd2_4791),
    .I2(bankmachine1_state_FSM_FFd3_4790),
    .O(_n6785)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \n0778<3>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(\n0778<3>1 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux7101 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(rhs_array_muxed7[3]),
    .I4(rhs_array_muxed1[3]),
    .O(array_muxed9[3])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux8101 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(rhs_array_muxed7[4]),
    .I4(rhs_array_muxed1[4]),
    .O(array_muxed9[4])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux9101 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(rhs_array_muxed7[5]),
    .I4(rhs_array_muxed1[5]),
    .O(array_muxed9[5])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10101 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(rhs_array_muxed7[6]),
    .I4(rhs_array_muxed1[6]),
    .O(array_muxed9[6])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux11101 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(rhs_array_muxed7[7]),
    .I4(rhs_array_muxed1[7]),
    .O(array_muxed9[7])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux12101 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(rhs_array_muxed7[8]),
    .I4(rhs_array_muxed1[8]),
    .O(array_muxed9[8])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13101 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(rhs_array_muxed7[9]),
    .I4(rhs_array_muxed1[9]),
    .O(array_muxed9[9])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux4101 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(rhs_array_muxed7[13]),
    .I4(rhs_array_muxed1[13]),
    .O(array_muxed9[13])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux6101 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(rhs_array_muxed7[2]),
    .I4(rhs_array_muxed1[2]),
    .O(array_muxed9[2])
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6814<2>1  (
    .I0(bankmachine3_state_FSM_FFd1_1285),
    .I1(bankmachine3_state_FSM_FFd2_4806),
    .I2(bankmachine3_state_FSM_FFd3_4805),
    .O(_n6814)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine3_state_basesoc_sdram_bankmachine3_row_close1 (
    .I0(bankmachine3_state_FSM_FFd1_1285),
    .I1(bankmachine3_state_FSM_FFd2_4806),
    .I2(bankmachine3_state_FSM_FFd3_4805),
    .O(basesoc_sdram_bankmachine3_row_close)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux5101 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(rhs_array_muxed7[1]),
    .I4(rhs_array_muxed1[1]),
    .O(array_muxed9[1])
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n7039<2>1  (
    .I0(bankmachine2_state_FSM_FFd1_1283),
    .I1(bankmachine2_state_FSM_FFd2_4801),
    .I2(bankmachine2_state_FSM_FFd3_4800),
    .O(_n7039)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine2_state_basesoc_sdram_bankmachine2_row_close1 (
    .I0(bankmachine2_state_FSM_FFd1_1283),
    .I1(bankmachine2_state_FSM_FFd2_4801),
    .I2(bankmachine2_state_FSM_FFd3_4800),
    .O(basesoc_sdram_bankmachine2_row_close)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux3161 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(rhs_array_muxed7[0]),
    .I4(rhs_array_muxed1[0]),
    .O(array_muxed9[0])
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine0_state_basesoc_sdram_bankmachine0_row_close1 (
    .I0(bankmachine0_state_FSM_FFd1_1279),
    .I1(bankmachine0_state_FSM_FFd2_4796),
    .I2(bankmachine0_state_FSM_FFd3_4795),
    .O(basesoc_sdram_bankmachine0_row_close)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux3171 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(rhs_array_muxed7[12]),
    .I4(rhs_array_muxed1[12]),
    .O(array_muxed9[12])
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6935<2>1  (
    .I0(bankmachine7_state_FSM_FFd1_1293),
    .I1(bankmachine7_state_FSM_FFd2_4826),
    .I2(bankmachine7_state_FSM_FFd3_4825),
    .O(_n6935)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine7_state_basesoc_sdram_bankmachine7_row_close1 (
    .I0(bankmachine7_state_FSM_FFd1_1293),
    .I1(bankmachine7_state_FSM_FFd2_4826),
    .I2(bankmachine7_state_FSM_FFd3_4825),
    .O(basesoc_sdram_bankmachine7_row_close)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n7200<2>1  (
    .I0(bankmachine5_state_FSM_FFd1_1289),
    .I1(bankmachine5_state_FSM_FFd2_4816),
    .I2(bankmachine5_state_FSM_FFd3_4815),
    .O(_n7200)
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \basesoc_slave_sel<2><30>1  (
    .I0(\picorv32/mem_addr [24]),
    .I1(\picorv32/mem_addr [25]),
    .I2(\picorv32/mem_addr [29]),
    .I3(\basesoc_slave_sel<0><30>11_5865 ),
    .O(basesoc_slave_sel[2])
  );
  LUT4 #(
    .INIT ( 16'h0110 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1736_OUT71  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I1(\spiflash_counter[7]_PWR_1_o_equal_1731_o ),
    .I2(\Madd_spiflash_counter[7]_GND_1_o_add_1732_OUT_cy<5> ),
    .I3(spiflash_counter[6]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1201  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[12]),
    .I4(spiflash_sr[16]),
    .I5(\picorv32/mem_addr [8]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[6]_MUX_783_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o124  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[6]),
    .I4(spiflash_sr[10]),
    .I5(\picorv32/mem_addr [2]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[0]_MUX_789_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o131  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[16]),
    .I4(spiflash_sr[20]),
    .I5(\picorv32/mem_addr [12]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[10]_MUX_779_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o141  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[17]),
    .I4(spiflash_sr[21]),
    .I5(\picorv32/mem_addr [13]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[11]_MUX_778_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o151  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[18]),
    .I4(spiflash_sr[22]),
    .I5(\picorv32/mem_addr [14]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[12]_MUX_777_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o161  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[19]),
    .I4(spiflash_sr[23]),
    .I5(\picorv32/mem_addr [15]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[13]_MUX_776_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o171  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[20]),
    .I4(spiflash_sr[24]),
    .I5(\picorv32/mem_addr [16]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[14]_MUX_775_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o181  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[21]),
    .I4(spiflash_sr[25]),
    .I5(\picorv32/mem_addr [17]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[15]_MUX_774_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o191  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[22]),
    .I4(spiflash_sr[26]),
    .I5(\picorv32/mem_addr [18]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[16]_MUX_773_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1101  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[23]),
    .I4(spiflash_sr[27]),
    .I5(\picorv32/mem_addr [19]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[17]_MUX_772_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1111  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[24]),
    .I4(spiflash_sr[28]),
    .I5(\picorv32/mem_addr [20]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[18]_MUX_771_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1121  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[25]),
    .I4(spiflash_sr[29]),
    .I5(\picorv32/mem_addr [21]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[19]_MUX_770_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1131  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[7]),
    .I4(spiflash_sr[11]),
    .I5(\picorv32/mem_addr [3]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[1]_MUX_788_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1141  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[26]),
    .I4(spiflash_sr[30]),
    .I5(\picorv32/mem_addr [22]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[20]_MUX_769_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1151  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[27]),
    .I4(spiflash_sr[31]),
    .I5(\picorv32/mem_addr [23]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[21]_MUX_768_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1161  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[8]),
    .I4(spiflash_sr[12]),
    .I5(\picorv32/mem_addr [4]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[2]_MUX_787_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1171  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[9]),
    .I4(spiflash_sr[13]),
    .I5(\picorv32/mem_addr [5]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[3]_MUX_786_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1181  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[10]),
    .I4(spiflash_sr[14]),
    .I5(\picorv32/mem_addr [6]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[4]_MUX_785_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1191  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[11]),
    .I4(spiflash_sr[15]),
    .I5(\picorv32/mem_addr [7]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[5]_MUX_784_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1211  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[13]),
    .I4(spiflash_sr[17]),
    .I5(\picorv32/mem_addr [9]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[7]_MUX_782_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1221  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[14]),
    .I4(spiflash_sr[18]),
    .I5(\picorv32/mem_addr [10]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[8]_MUX_781_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \spiflash_i1[1]_PWR_1_o_equal_1719_o<1>1  (
    .I0(spiflash_clk_5194),
    .I1(opsis_i2c_samp_carry_5193),
    .O(\spiflash_i1[1]_PWR_1_o_equal_1719_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1231  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[15]),
    .I4(spiflash_sr[19]),
    .I5(\picorv32/mem_addr [11]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[9]_MUX_780_o )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \basesoc_slave_sel<3><30>1  (
    .I0(\picorv32/mem_addr [24]),
    .I1(\picorv32/mem_addr [29]),
    .I2(\picorv32/mem_addr [25]),
    .I3(\basesoc_slave_sel<0><30>11_5865 ),
    .O(basesoc_slave_sel[3])
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \basesoc_slave_sel<0><30>111  (
    .I0(\picorv32/mem_addr [30]),
    .I1(\picorv32/mem_addr [28]),
    .I2(\picorv32/mem_addr [27]),
    .I3(\picorv32/mem_addr [26]),
    .O(\basesoc_slave_sel<0><30>11_5865 )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o11 (
    .I0(n0012),
    .I1(cache_state_FSM_FFd3_4785),
    .I2(cache_state_FSM_FFd2_4786),
    .I3(\basesoc_tag_do_tag[22]_GND_1_o_equal_824_o ),
    .O(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o1_5710)
  );
  LUT4 #(
    .INIT ( 16'hAA08 ))
  basesoc_tag_port_we1 (
    .I0(cache_state_FSM_FFd3_4785),
    .I1(\basesoc_tag_do_tag[22]_GND_1_o_equal_824_o ),
    .I2(n0012),
    .I3(cache_state_FSM_FFd2_4786),
    .O(basesoc_tag_port_we)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n0012<3>1  (
    .I0(\picorv32/mem_wstrb [3]),
    .I1(\picorv32/mem_wstrb [2]),
    .I2(\picorv32/mem_wstrb [1]),
    .I3(\picorv32/mem_wstrb [0]),
    .O(n0012)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \basesoc_slave_sel<4><30>1  (
    .I0(\picorv32/mem_addr [29]),
    .I1(\picorv32/mem_addr [28]),
    .I2(\picorv32/mem_addr [30]),
    .O(basesoc_slave_sel[4])
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  \cache_state_FSM_FFd1-In1  (
    .I0(cache_state_FSM_FFd2_4786),
    .I1(cache_state_FSM_FFd3_4785),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_1314),
    .O(\cache_state_FSM_FFd1-In )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  litedramwishbone2native_state_basesoc_ack1 (
    .I0(litedramwishbone2native_state_FSM_FFd1_1315),
    .I1(new_master_wdata_ready1_1185),
    .I2(litedramwishbone2native_state_FSM_FFd2_2906),
    .I3(new_master_rdata_valid4_1187),
    .O(basesoc_ack)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we11 (
    .I0(basesoc_port_cmd_ready2_5883),
    .I1(basesoc_port_cmd_ready14_5876),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \n0865<3>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .O(\n0865<3>1 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6543<2>1  (
    .I0(bankmachine4_state_FSM_FFd1_1287),
    .I1(bankmachine4_state_FSM_FFd2_4811),
    .I2(bankmachine4_state_FSM_FFd3_4810),
    .O(_n6543)
  );
  LUT5 #(
    .INIT ( 32'h00101010 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we12 (
    .I0(\picorv32/mem_addr [11]),
    .I1(basesoc_sdram_bankmachine5_req_lock),
    .I2(litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I4(\n0865<3>1 ),
    .O(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we111 (
    .I0(litedramwishbone2native_state_FSM_FFd3_2907),
    .I1(\picorv32/mem_addr [12]),
    .I2(_n6525[0]),
    .I3(basesoc_sdram_bankmachine6_req_lock),
    .I4(basesoc_sdram_bankmachine7_req_lock),
    .I5(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o),
    .O(litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  basesoc_port_cmd_ready121 (
    .I0(_n6525[0]),
    .I1(basesoc_sdram_bankmachine6_req_lock),
    .I2(basesoc_sdram_bankmachine7_req_lock),
    .I3(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank1_lock_OR_430_o_5887),
    .O(basesoc_port_cmd_ready12)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6800<2>1  (
    .I0(bankmachine6_state_FSM_FFd1_1291),
    .I1(bankmachine6_state_FSM_FFd2_4821),
    .I2(bankmachine6_state_FSM_FFd3_4820),
    .O(_n6800)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine6_state_basesoc_sdram_bankmachine6_row_close1 (
    .I0(bankmachine6_state_FSM_FFd1_1291),
    .I1(bankmachine6_state_FSM_FFd2_4821),
    .I2(bankmachine6_state_FSM_FFd3_4820),
    .O(basesoc_sdram_bankmachine6_row_close)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux21001 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(rhs_array_muxed7[11]),
    .I4(rhs_array_muxed1[11]),
    .O(array_muxed9[11])
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine1_state_basesoc_sdram_bankmachine1_row_close1 (
    .I0(bankmachine1_state_FSM_FFd1_1281),
    .I1(bankmachine1_state_FSM_FFd2_4791),
    .I2(bankmachine1_state_FSM_FFd3_4790),
    .O(basesoc_sdram_bankmachine1_row_close)
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd8-In121  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1304),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_6010 ),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_1305),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd8-In12 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFA888 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd6-In112  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd5-In4_5997 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd8_1303),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd7_1310),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6011 ),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd3_1306),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd8-In12 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd6-In11 )
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine5_state_basesoc_sdram_bankmachine5_row_close1 (
    .I0(bankmachine5_state_FSM_FFd1_1289),
    .I1(bankmachine5_state_FSM_FFd2_4816),
    .I2(bankmachine5_state_FSM_FFd3_4815),
    .O(basesoc_sdram_bankmachine5_row_close)
  );
  LUT6 #(
    .INIT ( 64'h1505140411011000 ))
  mux11001 (
    .I0(multiplexer_state_FSM_FFd1_1311),
    .I1(multiplexer_state_FSM_FFd2_1312),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(rhs_array_muxed1[10]),
    .I4(rhs_array_muxed7[10]),
    .I5(basesoc_sdram_cmd_payload_a[10]),
    .O(array_muxed9[10])
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine4_state_basesoc_sdram_bankmachine4_row_close1 (
    .I0(bankmachine4_state_FSM_FFd1_1287),
    .I1(bankmachine4_state_FSM_FFd2_4811),
    .I2(bankmachine4_state_FSM_FFd3_4810),
    .O(basesoc_sdram_bankmachine4_row_close)
  );
  LUT3 #(
    .INIT ( 8'hF4 ))
  basesoc_sdram_cmd_valid1 (
    .I0(basesoc_sdram_generator_done_1142),
    .I1(refresher_state_FSM_FFd1_1278),
    .I2(refresher_state_FSM_FFd2_1277),
    .O(basesoc_sdram_cmd_valid)
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In1111  (
    .I0(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine1_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5951 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In11  (
    .I0(basesoc_sdram_bankmachine6_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine6_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In31  (
    .I0(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine5_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFA888 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_5911 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1295),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1302),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5953 ),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1298),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In12 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In11 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In11  (
    .I0(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5953 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In11  (
    .I0(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine2_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5949 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In21  (
    .I0(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine7_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5955 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In11  (
    .I0(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine4_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5961 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  array_muxed17_INV_395_o21 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .O(array_muxed17_INV_395_o2)
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In211  (
    .I0(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \_n7093<2>1  (
    .I0(bankmachine3_state_FSM_FFd2_4806),
    .I1(bankmachine3_state_FSM_FFd3_4805),
    .I2(bankmachine3_state_FSM_FFd1_1285),
    .O(_n7093)
  );
  LUT5 #(
    .INIT ( 32'hD2D0DAD8 ))
  \multiplexer_state_FSM_FFd3-In1  (
    .I0(multiplexer_state_FSM_FFd3_1313),
    .I1(multiplexer_state_FSM_FFd2_1312),
    .I2(multiplexer_state_FSM_FFd1_1311),
    .I3(\multiplexer_state_FSM_FFd1-In1 ),
    .I4(basesoc_sdram_twtrcon_ready_2332),
    .O(\multiplexer_state_FSM_FFd3-In )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In12  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6012 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6011 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In1_5990 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd5-In41  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_6010 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd5-In4_5997 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  _n11269_inv1 (
    .I0(front_panel_done),
    .I1(front_panel_switches_inv),
    .O(_n11269_inv)
  );
  LUT2 #(
    .INIT ( 4'hD ))
  xilinxasyncresetsynchronizerimpl01 (
    .I0(cpu_reset_IBUF_1),
    .I1(front_panel_done),
    .O(xilinxasyncresetsynchronizerimpl0)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  suart_sink_valid_suart_sink_ready_AND_997_o1 (
    .I0(suart_sink_ready_910),
    .I1(suart_tx_busy_2273),
    .I2(suart_tx_fifo_readable_2278),
    .O(suart_sink_valid_suart_sink_ready_AND_997_o)
  );
  LUT6 #(
    .INIT ( 64'h7777777FFFFFFFFF ))
  \dna_cnt[6]_PWR_1_o_LessThan_1649_o11  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[5]),
    .I2(dna_cnt[3]),
    .I3(dna_cnt[1]),
    .I4(dna_cnt[2]),
    .I5(dna_cnt[6]),
    .O(\dna_cnt[6]_PWR_1_o_LessThan_1649_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \dna_cnt[6]_GND_1_o_LessThan_2592_o21  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[5]),
    .I2(dna_cnt[6]),
    .I3(dna_cnt[1]),
    .I4(dna_cnt[2]),
    .I5(dna_cnt[3]),
    .O(\dna_cnt[6]_GND_1_o_LessThan_2592_o )
  );
  LUT5 #(
    .INIT ( 32'h28888888 ))
  Mcount_suart_rx_bitcount31 (
    .I0(suart_rx_busy_2275),
    .I1(suart_rx_bitcount[3]),
    .I2(suart_rx_bitcount[2]),
    .I3(suart_rx_bitcount[0]),
    .I4(suart_rx_bitcount[1]),
    .O(Mcount_suart_rx_bitcount3)
  );
  LUT4 #(
    .INIT ( 16'h2888 ))
  Mcount_suart_rx_bitcount21 (
    .I0(suart_rx_busy_2275),
    .I1(suart_rx_bitcount[2]),
    .I2(suart_rx_bitcount[0]),
    .I3(suart_rx_bitcount[1]),
    .O(Mcount_suart_rx_bitcount2)
  );
  LUT3 #(
    .INIT ( 8'h28 ))
  Mcount_suart_rx_bitcount11 (
    .I0(suart_rx_busy_2275),
    .I1(suart_rx_bitcount[0]),
    .I2(suart_rx_bitcount[1]),
    .O(Mcount_suart_rx_bitcount1)
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \n6121<2>1  (
    .I0(opsis_i2c_samp_count_1_5195),
    .I1(opsis_i2c_samp_carry_5193),
    .I2(spiflash_clk_5194),
    .O(n6121[2])
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \Madd_n6121_cy<2>1  (
    .I0(opsis_i2c_samp_count_1_5195),
    .I1(opsis_i2c_samp_carry_5193),
    .I2(spiflash_clk_5194),
    .O(Madd_n6121_cy[2])
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \Result<3>41  (
    .I0(suart_tx_fifo_produce[2]),
    .I1(suart_tx_fifo_produce[3]),
    .I2(suart_tx_fifo_produce[0]),
    .I3(suart_tx_fifo_produce[1]),
    .O(\Result<3>4 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Result<2>41  (
    .I0(suart_tx_fifo_produce[2]),
    .I1(suart_tx_fifo_produce[0]),
    .I2(suart_tx_fifo_produce[1]),
    .O(\Result<2>4 )
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAAAAA ))
  \Result<5>11  (
    .I0(dna_cnt[5]),
    .I1(dna_cnt[2]),
    .I2(dna_cnt[3]),
    .I3(dna_cnt[4]),
    .I4(dna_cnt[0]),
    .I5(dna_cnt[1]),
    .O(\Result<5>1 )
  );
  LUT5 #(
    .INIT ( 32'h78F0F0F0 ))
  \Result<4>11  (
    .I0(dna_cnt[2]),
    .I1(dna_cnt[3]),
    .I2(dna_cnt[4]),
    .I3(dna_cnt[0]),
    .I4(dna_cnt[1]),
    .O(\Result<4>1 )
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \Result<3>21  (
    .I0(dna_cnt[2]),
    .I1(dna_cnt[3]),
    .I2(dna_cnt[0]),
    .I3(dna_cnt[1]),
    .O(\Result<3>2 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Result<2>21  (
    .I0(dna_cnt[2]),
    .I1(dna_cnt[0]),
    .I2(dna_cnt[1]),
    .O(\Result<2>2 )
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \Result<3>51  (
    .I0(suart_tx_fifo_consume[2]),
    .I1(suart_tx_fifo_consume[3]),
    .I2(suart_tx_fifo_consume[0]),
    .I3(suart_tx_fifo_consume[1]),
    .O(\Result<3>5 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Result<2>51  (
    .I0(suart_tx_fifo_consume[2]),
    .I1(suart_tx_fifo_consume[0]),
    .I2(suart_tx_fifo_consume[1]),
    .O(\Result<2>5 )
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \Result<3>71  (
    .I0(suart_rx_fifo_produce[2]),
    .I1(suart_rx_fifo_produce[3]),
    .I2(suart_rx_fifo_produce[0]),
    .I3(suart_rx_fifo_produce[1]),
    .O(\Result<3>7 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Result<2>71  (
    .I0(suart_rx_fifo_produce[2]),
    .I1(suart_rx_fifo_produce[0]),
    .I2(suart_rx_fifo_produce[1]),
    .O(\Result<2>7 )
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \Result<3>81  (
    .I0(suart_rx_fifo_consume[2]),
    .I1(suart_rx_fifo_consume[3]),
    .I2(suart_rx_fifo_consume[0]),
    .I3(suart_rx_fifo_consume[1]),
    .O(\Result<3>8 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Result<2>81  (
    .I0(suart_rx_fifo_consume[2]),
    .I1(suart_rx_fifo_consume[0]),
    .I2(suart_rx_fifo_consume[1]),
    .O(\Result<2>8 )
  );
  LUT4 #(
    .INIT ( 16'hCCC9 ))
  \Result<3>181  (
    .I0(basesoc_sdram_time0[2]),
    .I1(basesoc_sdram_time0[3]),
    .I2(basesoc_sdram_time0[0]),
    .I3(basesoc_sdram_time0[1]),
    .O(\Result<3>18 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA9 ))
  \Result<4>51  (
    .I0(basesoc_sdram_time0[4]),
    .I1(basesoc_sdram_time0[2]),
    .I2(basesoc_sdram_time0[3]),
    .I3(basesoc_sdram_time0[0]),
    .I4(basesoc_sdram_time0[1]),
    .O(\Result<4>5 )
  );
  LUT4 #(
    .INIT ( 16'hCCC9 ))
  \Result<3>191  (
    .I0(basesoc_sdram_time1[2]),
    .I1(basesoc_sdram_time1[3]),
    .I2(basesoc_sdram_time1[0]),
    .I3(basesoc_sdram_time1[1]),
    .O(\Result<3>19 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  GND_1_o_GND_1_o_MUX_749_o2 (
    .I0(suart_rx_bitcount[0]),
    .I1(suart_rx_bitcount[3]),
    .I2(xilinxmultiregimpl2_regs1_10),
    .I3(GND_1_o_GND_1_o_MUX_749_o1),
    .O(GND_1_o_GND_1_o_MUX_749_o)
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  GND_1_o_GND_1_o_MUX_749_o11 (
    .I0(suart_rx_bitcount[2]),
    .I1(suart_rx_busy_2275),
    .I2(suart_rx_bitcount[1]),
    .I3(suart_uart_clk_rxen_973),
    .O(GND_1_o_GND_1_o_MUX_749_o1)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  Mmux_half_rate_phy_dfi_p0_wrdata1141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(new_master_wdata_ready1_1185),
    .I2(litedramwishbone2native_state_FSM_FFd1_1315),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata114)
  );
  LUT4 #(
    .INIT ( 16'hBA10 ))
  _n10618_inv21 (
    .I0(suart_rx_busy_2275),
    .I1(xilinxmultiregimpl2_regs1_10),
    .I2(suart_rx_r_23),
    .I3(suart_uart_clk_rxen_973),
    .O(_n10618_inv)
  );
  LUT5 #(
    .INIT ( 32'h08707878 ))
  \Mmux_basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT61  (
    .I0(\Madd_basesoc_sdram_generator_counter[5]_GND_1_o_add_1754_OUT_cy<3> ),
    .I1(basesoc_sdram_generator_counter[4]),
    .I2(basesoc_sdram_generator_counter[5]),
    .I3(basesoc_sdram_generator_counter[1]),
    .I4(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1750_o<5>1_5769 ),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'h007D7D00 ))
  \Mmux_basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT51  (
    .I0(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1750_o<5>1_5769 ),
    .I1(basesoc_sdram_generator_counter[1]),
    .I2(basesoc_sdram_generator_counter[5]),
    .I3(\Madd_basesoc_sdram_generator_counter[5]_GND_1_o_add_1754_OUT_cy<3> ),
    .I4(basesoc_sdram_generator_counter[4]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h5111400040004000 ))
  Mmux_array_muxed2011 (
    .I0(array_muxed17_INV_395_o2),
    .I1(multiplexer_state_FSM_FFd3_1313),
    .I2(rhs_array_muxed9),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_246_o),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o1),
    .I5(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .O(array_muxed20)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1650),
    .I1(basesoc_sdram_bankmachine0_row_opened_2283),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_row_hit),
    .I4(_n6778),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1696),
    .I1(basesoc_sdram_bankmachine1_row_opened_2288),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine1_row_hit),
    .I4(_n6785),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1742),
    .I1(basesoc_sdram_bankmachine2_row_opened_2293),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine2_row_hit),
    .I4(_n7039),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1834),
    .I1(basesoc_sdram_bankmachine4_row_opened_2303),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine4_row_hit),
    .I4(_n6543),
    .I5(basesoc_sdram_bankmachine4_cmd_ready),
    .O(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1880),
    .I1(basesoc_sdram_bankmachine5_row_opened_2308),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine5_row_hit),
    .I4(_n7200),
    .I5(basesoc_sdram_bankmachine5_cmd_ready),
    .O(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1789),
    .I1(basesoc_sdram_bankmachine3_row_opened_2298),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1788),
    .I3(_n6814),
    .I4(basesoc_sdram_bankmachine3_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine3_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1927),
    .I1(basesoc_sdram_bankmachine6_row_opened_2313),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1926),
    .I3(_n6800),
    .I4(basesoc_sdram_bankmachine6_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine6_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1973),
    .I1(basesoc_sdram_bankmachine7_row_opened_2318),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1972),
    .I3(_n6935),
    .I4(basesoc_sdram_bankmachine7_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine7_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1697),
    .I1(basesoc_sdram_bankmachine1_row_opened_2288),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1696),
    .I3(_n6785),
    .I4(basesoc_sdram_bankmachine1_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine1_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1743),
    .I1(basesoc_sdram_bankmachine2_row_opened_2293),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1742),
    .I3(_n7039),
    .I4(basesoc_sdram_bankmachine2_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine2_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1789),
    .I1(basesoc_sdram_bankmachine3_row_opened_2298),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1788),
    .I3(_n6814),
    .I4(basesoc_sdram_bankmachine3_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine3_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1835),
    .I1(basesoc_sdram_bankmachine4_row_opened_2303),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1834),
    .I3(_n6543),
    .I4(basesoc_sdram_bankmachine4_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine4_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1881),
    .I1(basesoc_sdram_bankmachine5_row_opened_2308),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1880),
    .I3(_n7200),
    .I4(basesoc_sdram_bankmachine5_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine5_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1927),
    .I1(basesoc_sdram_bankmachine6_row_opened_2313),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1926),
    .I3(_n6800),
    .I4(basesoc_sdram_bankmachine6_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine6_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1973),
    .I1(basesoc_sdram_bankmachine7_row_opened_2318),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1972),
    .I3(_n6935),
    .I4(basesoc_sdram_bankmachine7_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine7_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1651),
    .I1(basesoc_sdram_bankmachine0_row_opened_2283),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1650),
    .I3(_n6778),
    .I4(basesoc_sdram_bankmachine0_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine0_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000008000800080 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we11 (
    .I0(\picorv32/mem_addr [11]),
    .I1(basesoc_port_cmd_ready12),
    .I2(basesoc_port_cmd_ready2_5883),
    .I3(basesoc_sdram_bankmachine2_req_lock),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I5(\n0778<3>1 ),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we11 (
    .I0(basesoc_port_cmd_ready2_5883),
    .I1(_n6525[0]),
    .I2(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o),
    .I3(basesoc_port_cmd_ready131),
    .O(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we12 (
    .I0(basesoc_port_cmd_ready2_5883),
    .I1(_n6525[0]),
    .I2(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o),
    .I3(litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we11),
    .O(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n0518<3>1  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(n0518)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n0693<3>1  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(n0693)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n1041<3>1  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .O(n1041)
  );
  LUT6 #(
    .INIT ( 64'h1111111111101111 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we111 (
    .I0(\picorv32/mem_addr [11]),
    .I1(basesoc_sdram_bankmachine7_req_lock),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .O(litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we11)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n1128<3>1  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .O(n1128)
  );
  LUT6 #(
    .INIT ( 64'h2222222222202222 ))
  basesoc_port_cmd_ready1311 (
    .I0(\picorv32/mem_addr [11]),
    .I1(basesoc_sdram_bankmachine6_req_lock),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .O(basesoc_port_cmd_ready131)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \basesoc_csrbankarray_csrbank3_sel<13>1  (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[9] ),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[13] ),
    .I4(\basesoc_interface_adr[11] ),
    .O(basesoc_csrbankarray_csrbank3_sel)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \basesoc_csrbankarray_csrbank7_sel<13>1  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[13] ),
    .I4(\basesoc_interface_adr[11] ),
    .O(basesoc_csrbankarray_csrbank7_sel)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \suart_tx_trigger<4>1  (
    .I0(suart_tx_fifo_level0[4]),
    .I1(suart_tx_fifo_level0[3]),
    .I2(suart_tx_fifo_level0[2]),
    .I3(suart_tx_fifo_level0[1]),
    .I4(suart_tx_fifo_level0[0]),
    .O(suart_tx_trigger)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \n0176<4>1  (
    .I0(suart_tx_fifo_level0[4]),
    .I1(suart_tx_fifo_level0[3]),
    .I2(suart_tx_fifo_level0[2]),
    .I3(suart_tx_fifo_level0[1]),
    .I4(suart_tx_fifo_level0[0]),
    .O(n0176)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In511  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5961 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5955 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In51 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In511  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_6015 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6013 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6012 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_6014 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In51 )
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine0_row_open),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o )
,
    .I3(basesoc_sdram_bankmachine0_row_close),
    .I4(n0518),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1650),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h8888D88888888888 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o )
,
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1696),
    .I4(basesoc_sdram_bankmachine1_row_close),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine2_row_open),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o )
,
    .I3(basesoc_sdram_bankmachine2_row_close),
    .I4(n0693),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1742),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o )
,
    .I3(basesoc_sdram_bankmachine3_row_close),
    .I4(n0780),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1788),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h8888D88888888888 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine4_row_open),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o )
,
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1834),
    .I4(basesoc_sdram_bankmachine4_row_close),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h8888D88888888888 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o )
,
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1880),
    .I4(basesoc_sdram_bankmachine5_row_close),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine6_row_open),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o )
,
    .I3(basesoc_sdram_bankmachine6_row_close),
    .I4(n1041),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1926),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o )
,
    .I3(basesoc_sdram_bankmachine7_row_close),
    .I4(n1128),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1972),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[10])
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  _n115221 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(basesoc_csrbankarray_csrbank6_reload1_re11_FRB_5730),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[2] ),
    .O(_n11522)
  );
  LUT4 #(
    .INIT ( 16'h0004 ))
  _n115481 (
    .I0(basesoc_interface_adr_2_2_9228),
    .I1(basesoc_csrbankarray_csrbank6_reload1_re11_FRB_5730),
    .I2(basesoc_interface_adr_5_2_9233),
    .I3(basesoc_interface_adr_4_2_9236),
    .O(_n11548)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \basesoc_csrbankarray_csrbank4_sel<13>1  (
    .I0(\picorv32/mem_addr [14]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [15]),
    .I3(\picorv32/mem_addr [13]),
    .I4(\picorv32/mem_addr [12]),
    .O(N329)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \basesoc_csrbankarray_csrbank0_sel<13>1  (
    .I0(\basesoc_interface_adr[12] ),
    .I1(\basesoc_interface_adr[9] ),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[10] ),
    .O(basesoc_csrbankarray_csrbank0_sel)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \spiflash_counter[7]_GND_1_o_equal_1724_o<7>11  (
    .I0(spiflash_counter[2]),
    .I1(spiflash_counter[1]),
    .I2(spiflash_counter[3]),
    .I3(spiflash_counter[4]),
    .I4(spiflash_counter[6]),
    .O(\spiflash_counter[7]_GND_1_o_equal_1724_o<7>1_5860 )
  );
  LUT3 #(
    .INIT ( 8'h28 ))
  Mmux_rhs_array_muxed4711 (
    .I0(\picorv32/mem_valid_462 ),
    .I1(basesoc_grant_2333),
    .I2(\picorv32/mem_instr_463 ),
    .O(rhs_array_muxed47)
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  Mmux_basesoc_sdram_bankmachine0_row_open11 (
    .I0(bankmachine0_state_FSM_FFd1_1279),
    .I1(bankmachine0_state_FSM_FFd3_4795),
    .I2(bankmachine0_state_FSM_FFd2_4796),
    .I3(basesoc_sdram_bankmachine0_trccon_ready_2286),
    .O(basesoc_sdram_bankmachine0_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  Mmux_basesoc_sdram_bankmachine1_row_open11 (
    .I0(bankmachine1_state_FSM_FFd1_1281),
    .I1(bankmachine1_state_FSM_FFd3_4790),
    .I2(bankmachine1_state_FSM_FFd2_4791),
    .I3(basesoc_sdram_bankmachine1_trccon_ready_2291),
    .O(basesoc_sdram_bankmachine1_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  Mmux_basesoc_sdram_bankmachine2_row_open11 (
    .I0(bankmachine2_state_FSM_FFd1_1283),
    .I1(bankmachine2_state_FSM_FFd3_4800),
    .I2(bankmachine2_state_FSM_FFd2_4801),
    .I3(basesoc_sdram_bankmachine2_trccon_ready_2296),
    .O(basesoc_sdram_bankmachine2_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  Mmux_basesoc_sdram_bankmachine3_row_open11 (
    .I0(bankmachine3_state_FSM_FFd1_1285),
    .I1(bankmachine3_state_FSM_FFd3_4805),
    .I2(bankmachine3_state_FSM_FFd2_4806),
    .I3(basesoc_sdram_bankmachine3_trccon_ready_2301),
    .O(basesoc_sdram_bankmachine3_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  Mmux_basesoc_sdram_bankmachine4_row_open11 (
    .I0(bankmachine4_state_FSM_FFd1_1287),
    .I1(bankmachine4_state_FSM_FFd3_4810),
    .I2(bankmachine4_state_FSM_FFd2_4811),
    .I3(basesoc_sdram_bankmachine4_trccon_ready_2306),
    .O(basesoc_sdram_bankmachine4_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  Mmux_basesoc_sdram_bankmachine5_row_open11 (
    .I0(bankmachine5_state_FSM_FFd1_1289),
    .I1(bankmachine5_state_FSM_FFd3_4815),
    .I2(bankmachine5_state_FSM_FFd2_4816),
    .I3(basesoc_sdram_bankmachine5_trccon_ready_2311),
    .O(basesoc_sdram_bankmachine5_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  Mmux_basesoc_sdram_bankmachine6_row_open11 (
    .I0(bankmachine6_state_FSM_FFd1_1291),
    .I1(bankmachine6_state_FSM_FFd3_4820),
    .I2(bankmachine6_state_FSM_FFd2_4821),
    .I3(basesoc_sdram_bankmachine6_trccon_ready_2316),
    .O(basesoc_sdram_bankmachine6_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  Mmux_basesoc_sdram_bankmachine7_row_open11 (
    .I0(bankmachine7_state_FSM_FFd1_1293),
    .I1(bankmachine7_state_FSM_FFd3_4825),
    .I2(bankmachine7_state_FSM_FFd2_4826),
    .I3(basesoc_sdram_bankmachine7_trccon_ready_2321),
    .O(basesoc_sdram_bankmachine7_row_open)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  Mmux_opsis_i2c_update_is_read11 (
    .I0(\opsis_i2c_counter[3]_PWR_1_o_equal_1656_o ),
    .I1(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o ),
    .I2(opsisi2c_state_FSM_FFd1_1272),
    .I3(opsisi2c_state_FSM_FFd2_1273),
    .I4(opsisi2c_state_FSM_FFd3_1274),
    .I5(opsisi2c_state_FSM_FFd4_1275),
    .O(opsis_i2c_update_is_read)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00080000 ))
  _n10867_inv1 (
    .I0(opsisi2c_state_FSM_FFd1_1272),
    .I1(\opsis_i2c_counter[3]_PWR_1_o_equal_1656_o ),
    .I2(opsisi2c_state_FSM_FFd2_1273),
    .I3(opsisi2c_state_FSM_FFd3_1274),
    .I4(opsisi2c_state_FSM_FFd4_1275),
    .I5(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .O(_n10867_inv)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT111  (
    .I0(\opsis_i2c_counter[3]_PWR_1_o_equal_1656_o ),
    .I1(opsisi2c_state_FSM_FFd1_1272),
    .I2(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I3(opsisi2c_state_FSM_FFd2_1273),
    .I4(opsisi2c_state_FSM_FFd3_1274),
    .I5(opsisi2c_state_FSM_FFd4_1275),
    .O(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT11 )
  );
  LUT4 #(
    .INIT ( 16'h45FF ))
  \opsisi2c_state_FSM_FFd2-In21  (
    .I0(opsisi2c_state_FSM_FFd3_1274),
    .I1(opsis_i2c_sda_i_1455),
    .I2(opsis_i2c_sda_r_909),
    .I3(opsis_i2c_scl_i_1454),
    .O(\opsisi2c_state_FSM_FFd2-In2 )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \spiflash_counter[7]_GND_1_o_equal_1726_o<7>1  (
    .I0(spiflash_counter[0]),
    .I1(spiflash_counter[5]),
    .I2(spiflash_counter[7]),
    .I3(\spiflash_counter[7]_GND_1_o_equal_1724_o<7>1_5860 ),
    .O(\spiflash_counter[7]_GND_1_o_equal_1726_o )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_max_time0_inv1 (
    .I0(basesoc_sdram_time0[3]),
    .I1(basesoc_sdram_time0[2]),
    .I2(basesoc_sdram_time0[1]),
    .I3(basesoc_sdram_time0[0]),
    .I4(basesoc_sdram_time0[4]),
    .O(basesoc_sdram_max_time0_inv)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1651),
    .I1(basesoc_sdram_bankmachine0_row_opened_2283),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1650),
    .I3(_n6778),
    .I4(basesoc_sdram_bankmachine0_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine0_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1835),
    .I1(basesoc_sdram_bankmachine4_row_opened_2303),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1834),
    .I3(_n6543),
    .I4(basesoc_sdram_bankmachine4_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine4_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1697),
    .I1(basesoc_sdram_bankmachine1_row_opened_2288),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1696),
    .I3(_n6785),
    .I4(basesoc_sdram_bankmachine1_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine1_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1972),
    .I1(basesoc_sdram_bankmachine7_row_opened_2318),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine7_row_hit),
    .I4(_n6935),
    .I5(basesoc_sdram_bankmachine7_cmd_ready),
    .O(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1743),
    .I1(basesoc_sdram_bankmachine2_row_opened_2293),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1742),
    .I3(_n7039),
    .I4(basesoc_sdram_bankmachine2_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine2_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1788),
    .I1(basesoc_sdram_bankmachine3_row_opened_2298),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_row_hit),
    .I4(_n6814),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1881),
    .I1(basesoc_sdram_bankmachine5_row_opened_2308),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1880),
    .I3(_n7200),
    .I4(basesoc_sdram_bankmachine5_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine5_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1926),
    .I1(basesoc_sdram_bankmachine6_row_opened_2313),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine6_row_hit),
    .I4(_n6800),
    .I5(basesoc_sdram_bankmachine6_cmd_ready),
    .O(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce)
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o1 (
    .I0(n0780),
    .I1(basesoc_sdram_bankmachine2_req_lock),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1788),
    .I3(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank1_lock_OR_430_o_5887),
    .O(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_port_cmd_ready21 (
    .I0(\n0865<3>1 ),
    .I1(\picorv32/mem_addr [12]),
    .I2(basesoc_sdram_bankmachine5_req_lock),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1834),
    .I5(litedramwishbone2native_state_FSM_FFd3_2907),
    .O(basesoc_port_cmd_ready2_5883)
  );
  LUT5 #(
    .INIT ( 32'h01101010 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1736_OUT31  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I1(\spiflash_counter[7]_PWR_1_o_equal_1731_o ),
    .I2(spiflash_counter[2]),
    .I3(spiflash_counter[0]),
    .I4(spiflash_counter[1]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h0110101010101010 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1736_OUT41  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I1(\spiflash_counter[7]_PWR_1_o_equal_1731_o ),
    .I2(spiflash_counter[3]),
    .I3(spiflash_counter[0]),
    .I4(spiflash_counter[1]),
    .I5(spiflash_counter[2]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \Madd_spiflash_counter[7]_GND_1_o_add_1732_OUT_cy<5>11  (
    .I0(spiflash_counter[5]),
    .I1(spiflash_counter[4]),
    .I2(spiflash_counter[3]),
    .I3(spiflash_counter[2]),
    .I4(spiflash_counter[1]),
    .I5(spiflash_counter[0]),
    .O(\Madd_spiflash_counter[7]_GND_1_o_add_1732_OUT_cy<5> )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \spiflash_counter[7]_PWR_1_o_equal_1728_o<7>1  (
    .I0(spiflash_counter[0]),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[5]),
    .I3(\spiflash_counter[7]_GND_1_o_equal_1724_o<7>1_5860 ),
    .O(\spiflash_counter[7]_PWR_1_o_equal_1728_o )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \spiflash_counter[7]_GND_1_o_equal_1724_o<7>1  (
    .I0(spiflash_counter[7]),
    .I1(spiflash_counter[0]),
    .I2(spiflash_counter[5]),
    .I3(\spiflash_counter[7]_GND_1_o_equal_1724_o<7>1_5860 ),
    .O(\spiflash_counter[7]_GND_1_o_equal_1724_o )
  );
  LUT5 #(
    .INIT ( 32'hAAAA2AAA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1111  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT110 ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1011 ),
    .I4(\basesoc_interface_adr[5] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT111 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \Madd_basesoc_sdram_generator_counter[5]_GND_1_o_add_1754_OUT_cy<3>11  (
    .I0(basesoc_sdram_generator_counter[3]),
    .I1(basesoc_sdram_generator_counter[2]),
    .I2(basesoc_sdram_generator_counter[1]),
    .I3(basesoc_sdram_generator_counter[0]),
    .O(\Madd_basesoc_sdram_generator_counter[5]_GND_1_o_add_1754_OUT_cy<3> )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank5_bitbang_en0_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_interface_we_1271),
    .I2(\basesoc_interface_adr[9] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .O(basesoc_csrbankarray_csrbank5_bitbang_en0_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  Mmux_opsis_i2c_data_drv_en11 (
    .I0(opsisi2c_state_FSM_FFd2_1273),
    .I1(\opsis_i2c_counter[3]_PWR_1_o_equal_1656_o ),
    .I2(opsisi2c_state_FSM_FFd3_1274),
    .I3(opsisi2c_state_FSM_FFd1_1272),
    .I4(opsisi2c_state_FSM_FFd4_1275),
    .I5(opsis_i2c_scl_i_1454),
    .O(opsis_i2c_data_drv_en)
  );
  LUT6 #(
    .INIT ( 64'hA181A181A189A181 ))
  Mmux_opsis_i2c_data_drv_stop11 (
    .I0(opsisi2c_state_FSM_FFd2_1273),
    .I1(opsisi2c_state_FSM_FFd3_1274),
    .I2(opsisi2c_state_FSM_FFd1_1272),
    .I3(opsisi2c_state_FSM_FFd4_1275),
    .I4(\opsis_i2c_counter[3]_PWR_1_o_equal_1656_o ),
    .I5(opsis_i2c_scl_i_1454),
    .O(opsis_i2c_data_drv_stop)
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  \Mmux_suart_tx_reg[0]_PWR_1_o_MUX_730_o11  (
    .I0(suart_tx_reg[0]),
    .I1(suart_tx_bitcount[3]),
    .I2(suart_tx_bitcount[1]),
    .I3(suart_tx_bitcount[2]),
    .O(\suart_tx_reg[0]_PWR_1_o_MUX_730_o )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  basesoc_csrbankarray_csrbank1_leds_out0_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_interface_we_1271),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[9] ),
    .I4(\basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .O(basesoc_csrbankarray_csrbank1_leds_out0_re)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2148_OUT21  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(front_panel_leds_storage_full[1]),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[9] ),
    .I4(\basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2148_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h8080800000800000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2148_OUT11  (
    .I0(\basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[9] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(xilinxmultiregimpl3_regs1_24),
    .I5(front_panel_leds_storage_full[0]),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2148_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'h14444444 ))
  \Mcount_suart_tx_bitcount_xor<3>11  (
    .I0(suart_sink_valid_suart_sink_ready_AND_997_o),
    .I1(suart_tx_bitcount[3]),
    .I2(suart_tx_bitcount[0]),
    .I3(suart_tx_bitcount[1]),
    .I4(suart_tx_bitcount[2]),
    .O(Mcount_suart_tx_bitcount3)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank5_bitbang0_re1 (
    .I0(basesoc_interface_we_1271),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[9] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .O(basesoc_csrbankarray_csrbank5_bitbang0_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT41  (
    .I0(spiflash_bitbang_storage_full[3]),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[9] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT31  (
    .I0(spiflash_bitbang_storage_full[2]),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[9] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT21  (
    .I0(spiflash_bitbang_storage_full[1]),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[9] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<0>111  (
    .I0(dfi_dfi_p0_rddata[0]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [0]),
    .O(basesoc_data_port_dat_w[0])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<32>111  (
    .I0(dfi_dfi_p1_rddata[0]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [0]),
    .O(basesoc_data_port_dat_w[32])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<64>111  (
    .I0(dfi_dfi_p2_rddata[0]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [0]),
    .O(basesoc_data_port_dat_w[64])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<96>111  (
    .I0(dfi_dfi_p3_rddata[0]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [0]),
    .O(basesoc_data_port_dat_w[96])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<100>111  (
    .I0(dfi_dfi_p3_rddata[4]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [4]),
    .O(basesoc_data_port_dat_w[100])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<36>111  (
    .I0(dfi_dfi_p1_rddata[4]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [4]),
    .O(basesoc_data_port_dat_w[36])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<4>111  (
    .I0(dfi_dfi_p0_rddata[4]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [4]),
    .O(basesoc_data_port_dat_w[4])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<68>111  (
    .I0(dfi_dfi_p2_rddata[4]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [4]),
    .O(basesoc_data_port_dat_w[68])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<101>111  (
    .I0(dfi_dfi_p3_rddata[5]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [5]),
    .O(basesoc_data_port_dat_w[101])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<37>111  (
    .I0(dfi_dfi_p1_rddata[5]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [5]),
    .O(basesoc_data_port_dat_w[37])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<5>111  (
    .I0(dfi_dfi_p0_rddata[5]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [5]),
    .O(basesoc_data_port_dat_w[5])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<69>111  (
    .I0(dfi_dfi_p2_rddata[5]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [5]),
    .O(basesoc_data_port_dat_w[69])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<102>111  (
    .I0(dfi_dfi_p3_rddata[6]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [6]),
    .O(basesoc_data_port_dat_w[102])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<38>111  (
    .I0(dfi_dfi_p1_rddata[6]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [6]),
    .O(basesoc_data_port_dat_w[38])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<6>111  (
    .I0(dfi_dfi_p0_rddata[6]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [6]),
    .O(basesoc_data_port_dat_w[6])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<70>111  (
    .I0(dfi_dfi_p2_rddata[6]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [6]),
    .O(basesoc_data_port_dat_w[70])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<103>111  (
    .I0(dfi_dfi_p3_rddata[7]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [7]),
    .O(basesoc_data_port_dat_w[103])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<39>111  (
    .I0(dfi_dfi_p1_rddata[7]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [7]),
    .O(basesoc_data_port_dat_w[39])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<71>111  (
    .I0(dfi_dfi_p2_rddata[7]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [7]),
    .O(basesoc_data_port_dat_w[71])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<7>111  (
    .I0(dfi_dfi_p0_rddata[7]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [7]),
    .O(basesoc_data_port_dat_w[7])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<104>111  (
    .I0(dfi_dfi_p3_rddata[8]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [8]),
    .O(basesoc_data_port_dat_w[104])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<40>111  (
    .I0(dfi_dfi_p1_rddata[8]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [8]),
    .O(basesoc_data_port_dat_w[40])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<72>111  (
    .I0(dfi_dfi_p2_rddata[8]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [8]),
    .O(basesoc_data_port_dat_w[72])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<8>111  (
    .I0(dfi_dfi_p0_rddata[8]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [8]),
    .O(basesoc_data_port_dat_w[8])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<105>111  (
    .I0(dfi_dfi_p3_rddata[9]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [9]),
    .O(basesoc_data_port_dat_w[105])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<41>111  (
    .I0(dfi_dfi_p1_rddata[9]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [9]),
    .O(basesoc_data_port_dat_w[41])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<73>111  (
    .I0(dfi_dfi_p2_rddata[9]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [9]),
    .O(basesoc_data_port_dat_w[73])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<9>111  (
    .I0(dfi_dfi_p0_rddata[9]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [9]),
    .O(basesoc_data_port_dat_w[9])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<106>111  (
    .I0(dfi_dfi_p3_rddata[10]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [10]),
    .O(basesoc_data_port_dat_w[106])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<10>111  (
    .I0(dfi_dfi_p0_rddata[10]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [10]),
    .O(basesoc_data_port_dat_w[10])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<42>111  (
    .I0(dfi_dfi_p1_rddata[10]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [10]),
    .O(basesoc_data_port_dat_w[42])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<74>111  (
    .I0(dfi_dfi_p2_rddata[10]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [10]),
    .O(basesoc_data_port_dat_w[74])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<107>111  (
    .I0(dfi_dfi_p3_rddata[11]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [11]),
    .O(basesoc_data_port_dat_w[107])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<11>111  (
    .I0(dfi_dfi_p0_rddata[11]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [11]),
    .O(basesoc_data_port_dat_w[11])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<43>111  (
    .I0(dfi_dfi_p1_rddata[11]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [11]),
    .O(basesoc_data_port_dat_w[43])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<75>111  (
    .I0(dfi_dfi_p2_rddata[11]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [11]),
    .O(basesoc_data_port_dat_w[75])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<108>111  (
    .I0(dfi_dfi_p3_rddata[12]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [12]),
    .O(basesoc_data_port_dat_w[108])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<12>111  (
    .I0(dfi_dfi_p0_rddata[12]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [12]),
    .O(basesoc_data_port_dat_w[12])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<44>111  (
    .I0(dfi_dfi_p1_rddata[12]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [12]),
    .O(basesoc_data_port_dat_w[44])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<76>111  (
    .I0(dfi_dfi_p2_rddata[12]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [12]),
    .O(basesoc_data_port_dat_w[76])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<109>111  (
    .I0(dfi_dfi_p3_rddata[13]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [13]),
    .O(basesoc_data_port_dat_w[109])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<13>111  (
    .I0(dfi_dfi_p0_rddata[13]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [13]),
    .O(basesoc_data_port_dat_w[13])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<45>111  (
    .I0(dfi_dfi_p1_rddata[13]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [13]),
    .O(basesoc_data_port_dat_w[45])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<77>111  (
    .I0(dfi_dfi_p2_rddata[13]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [13]),
    .O(basesoc_data_port_dat_w[77])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<110>111  (
    .I0(dfi_dfi_p3_rddata[14]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [14]),
    .O(basesoc_data_port_dat_w[110])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<14>111  (
    .I0(dfi_dfi_p0_rddata[14]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [14]),
    .O(basesoc_data_port_dat_w[14])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<46>111  (
    .I0(dfi_dfi_p1_rddata[14]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [14]),
    .O(basesoc_data_port_dat_w[46])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<78>111  (
    .I0(dfi_dfi_p2_rddata[14]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [14]),
    .O(basesoc_data_port_dat_w[78])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<111>111  (
    .I0(dfi_dfi_p3_rddata[15]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [15]),
    .O(basesoc_data_port_dat_w[111])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<15>111  (
    .I0(dfi_dfi_p0_rddata[15]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [15]),
    .O(basesoc_data_port_dat_w[15])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<47>111  (
    .I0(dfi_dfi_p1_rddata[15]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [15]),
    .O(basesoc_data_port_dat_w[47])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<79>111  (
    .I0(dfi_dfi_p2_rddata[15]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [15]),
    .O(basesoc_data_port_dat_w[79])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<112>111  (
    .I0(dfi_dfi_p3_rddata[16]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [16]),
    .O(basesoc_data_port_dat_w[112])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<16>111  (
    .I0(dfi_dfi_p0_rddata[16]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [16]),
    .O(basesoc_data_port_dat_w[16])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<48>111  (
    .I0(dfi_dfi_p1_rddata[16]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [16]),
    .O(basesoc_data_port_dat_w[48])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<80>111  (
    .I0(dfi_dfi_p2_rddata[16]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [16]),
    .O(basesoc_data_port_dat_w[80])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<113>111  (
    .I0(dfi_dfi_p3_rddata[17]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [17]),
    .O(basesoc_data_port_dat_w[113])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<17>111  (
    .I0(dfi_dfi_p0_rddata[17]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [17]),
    .O(basesoc_data_port_dat_w[17])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<49>111  (
    .I0(dfi_dfi_p1_rddata[17]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [17]),
    .O(basesoc_data_port_dat_w[49])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<81>111  (
    .I0(dfi_dfi_p2_rddata[17]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [17]),
    .O(basesoc_data_port_dat_w[81])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<114>111  (
    .I0(dfi_dfi_p3_rddata[18]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [18]),
    .O(basesoc_data_port_dat_w[114])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<18>111  (
    .I0(dfi_dfi_p0_rddata[18]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [18]),
    .O(basesoc_data_port_dat_w[18])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<50>111  (
    .I0(dfi_dfi_p1_rddata[18]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [18]),
    .O(basesoc_data_port_dat_w[50])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<82>111  (
    .I0(dfi_dfi_p2_rddata[18]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [18]),
    .O(basesoc_data_port_dat_w[82])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<115>111  (
    .I0(dfi_dfi_p3_rddata[19]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [19]),
    .O(basesoc_data_port_dat_w[115])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<19>111  (
    .I0(dfi_dfi_p0_rddata[19]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [19]),
    .O(basesoc_data_port_dat_w[19])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<51>111  (
    .I0(dfi_dfi_p1_rddata[19]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [19]),
    .O(basesoc_data_port_dat_w[51])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<83>111  (
    .I0(dfi_dfi_p2_rddata[19]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [19]),
    .O(basesoc_data_port_dat_w[83])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<116>111  (
    .I0(dfi_dfi_p3_rddata[20]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [20]),
    .O(basesoc_data_port_dat_w[116])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<20>111  (
    .I0(dfi_dfi_p0_rddata[20]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [20]),
    .O(basesoc_data_port_dat_w[20])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<52>111  (
    .I0(dfi_dfi_p1_rddata[20]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [20]),
    .O(basesoc_data_port_dat_w[52])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<84>111  (
    .I0(dfi_dfi_p2_rddata[20]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [20]),
    .O(basesoc_data_port_dat_w[84])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<117>111  (
    .I0(dfi_dfi_p3_rddata[21]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [21]),
    .O(basesoc_data_port_dat_w[117])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<21>111  (
    .I0(dfi_dfi_p0_rddata[21]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [21]),
    .O(basesoc_data_port_dat_w[21])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<53>111  (
    .I0(dfi_dfi_p1_rddata[21]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [21]),
    .O(basesoc_data_port_dat_w[53])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<85>111  (
    .I0(dfi_dfi_p2_rddata[21]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [21]),
    .O(basesoc_data_port_dat_w[85])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<118>111  (
    .I0(dfi_dfi_p3_rddata[22]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [22]),
    .O(basesoc_data_port_dat_w[118])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<22>111  (
    .I0(dfi_dfi_p0_rddata[22]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [22]),
    .O(basesoc_data_port_dat_w[22])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<54>111  (
    .I0(dfi_dfi_p1_rddata[22]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [22]),
    .O(basesoc_data_port_dat_w[54])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<86>111  (
    .I0(dfi_dfi_p2_rddata[22]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [22]),
    .O(basesoc_data_port_dat_w[86])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<119>111  (
    .I0(dfi_dfi_p3_rddata[23]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [23]),
    .O(basesoc_data_port_dat_w[119])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<23>111  (
    .I0(dfi_dfi_p0_rddata[23]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [23]),
    .O(basesoc_data_port_dat_w[23])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<55>111  (
    .I0(dfi_dfi_p1_rddata[23]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [23]),
    .O(basesoc_data_port_dat_w[55])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<87>111  (
    .I0(dfi_dfi_p2_rddata[23]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [23]),
    .O(basesoc_data_port_dat_w[87])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<120>111  (
    .I0(dfi_dfi_p3_rddata[24]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [24]),
    .O(basesoc_data_port_dat_w[120])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<24>111  (
    .I0(dfi_dfi_p0_rddata[24]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [24]),
    .O(basesoc_data_port_dat_w[24])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<56>111  (
    .I0(dfi_dfi_p1_rddata[24]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [24]),
    .O(basesoc_data_port_dat_w[56])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<88>111  (
    .I0(dfi_dfi_p2_rddata[24]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [24]),
    .O(basesoc_data_port_dat_w[88])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<121>111  (
    .I0(dfi_dfi_p3_rddata[25]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [25]),
    .O(basesoc_data_port_dat_w[121])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<25>111  (
    .I0(dfi_dfi_p0_rddata[25]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [25]),
    .O(basesoc_data_port_dat_w[25])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<57>111  (
    .I0(dfi_dfi_p1_rddata[25]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [25]),
    .O(basesoc_data_port_dat_w[57])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<89>111  (
    .I0(dfi_dfi_p2_rddata[25]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [25]),
    .O(basesoc_data_port_dat_w[89])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<122>111  (
    .I0(dfi_dfi_p3_rddata[26]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [26]),
    .O(basesoc_data_port_dat_w[122])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<26>111  (
    .I0(dfi_dfi_p0_rddata[26]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [26]),
    .O(basesoc_data_port_dat_w[26])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<58>111  (
    .I0(dfi_dfi_p1_rddata[26]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [26]),
    .O(basesoc_data_port_dat_w[58])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<90>111  (
    .I0(dfi_dfi_p2_rddata[26]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [26]),
    .O(basesoc_data_port_dat_w[90])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<123>111  (
    .I0(dfi_dfi_p3_rddata[27]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [27]),
    .O(basesoc_data_port_dat_w[123])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<27>111  (
    .I0(dfi_dfi_p0_rddata[27]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [27]),
    .O(basesoc_data_port_dat_w[27])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<59>111  (
    .I0(dfi_dfi_p1_rddata[27]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [27]),
    .O(basesoc_data_port_dat_w[59])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<91>111  (
    .I0(dfi_dfi_p2_rddata[27]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [27]),
    .O(basesoc_data_port_dat_w[91])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<124>111  (
    .I0(dfi_dfi_p3_rddata[28]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [28]),
    .O(basesoc_data_port_dat_w[124])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<28>111  (
    .I0(dfi_dfi_p0_rddata[28]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [28]),
    .O(basesoc_data_port_dat_w[28])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<60>111  (
    .I0(dfi_dfi_p1_rddata[28]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [28]),
    .O(basesoc_data_port_dat_w[60])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<92>111  (
    .I0(dfi_dfi_p2_rddata[28]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [28]),
    .O(basesoc_data_port_dat_w[92])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<125>111  (
    .I0(dfi_dfi_p3_rddata[29]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [29]),
    .O(basesoc_data_port_dat_w[125])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<29>111  (
    .I0(dfi_dfi_p0_rddata[29]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [29]),
    .O(basesoc_data_port_dat_w[29])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<61>111  (
    .I0(dfi_dfi_p1_rddata[29]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [29]),
    .O(basesoc_data_port_dat_w[61])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<93>111  (
    .I0(dfi_dfi_p2_rddata[29]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [29]),
    .O(basesoc_data_port_dat_w[93])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<126>111  (
    .I0(dfi_dfi_p3_rddata[30]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [30]),
    .O(basesoc_data_port_dat_w[126])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<30>111  (
    .I0(dfi_dfi_p0_rddata[30]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [30]),
    .O(basesoc_data_port_dat_w[30])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<62>111  (
    .I0(dfi_dfi_p1_rddata[30]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [30]),
    .O(basesoc_data_port_dat_w[62])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<94>111  (
    .I0(dfi_dfi_p2_rddata[30]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [30]),
    .O(basesoc_data_port_dat_w[94])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<127>111  (
    .I0(dfi_dfi_p3_rddata[31]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [31]),
    .O(basesoc_data_port_dat_w[127])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<31>111  (
    .I0(dfi_dfi_p0_rddata[31]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [31]),
    .O(basesoc_data_port_dat_w[31])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<63>111  (
    .I0(dfi_dfi_p1_rddata[31]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [31]),
    .O(basesoc_data_port_dat_w[63])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<95>111  (
    .I0(dfi_dfi_p2_rddata[31]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [31]),
    .O(basesoc_data_port_dat_w[95])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<1>111  (
    .I0(dfi_dfi_p0_rddata[1]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [1]),
    .O(basesoc_data_port_dat_w[1])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<33>111  (
    .I0(dfi_dfi_p1_rddata[1]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [1]),
    .O(basesoc_data_port_dat_w[33])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<65>111  (
    .I0(dfi_dfi_p2_rddata[1]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [1]),
    .O(basesoc_data_port_dat_w[65])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<97>111  (
    .I0(dfi_dfi_p3_rddata[1]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [1]),
    .O(basesoc_data_port_dat_w[97])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<2>111  (
    .I0(dfi_dfi_p0_rddata[2]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [2]),
    .O(basesoc_data_port_dat_w[2])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<34>111  (
    .I0(dfi_dfi_p1_rddata[2]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [2]),
    .O(basesoc_data_port_dat_w[34])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<66>111  (
    .I0(dfi_dfi_p2_rddata[2]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [2]),
    .O(basesoc_data_port_dat_w[66])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<98>111  (
    .I0(dfi_dfi_p3_rddata[2]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [2]),
    .O(basesoc_data_port_dat_w[98])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<35>111  (
    .I0(dfi_dfi_p1_rddata[3]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [3]),
    .O(basesoc_data_port_dat_w[35])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<3>111  (
    .I0(dfi_dfi_p0_rddata[3]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [3]),
    .O(basesoc_data_port_dat_w[3])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<67>111  (
    .I0(dfi_dfi_p2_rddata[3]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [3]),
    .O(basesoc_data_port_dat_w[67])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<99>111  (
    .I0(dfi_dfi_p3_rddata[3]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_5855 ),
    .I3(\picorv32/mem_wdata [3]),
    .O(basesoc_data_port_dat_w[99])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0008 ))
  \Mmux_basesoc_data_port_we<12>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I1(\picorv32/mem_wstrb [0]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [2]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[12])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0008 ))
  \Mmux_basesoc_data_port_we<13>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I1(\picorv32/mem_wstrb [1]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [2]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[13])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0008 ))
  \Mmux_basesoc_data_port_we<14>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I1(\picorv32/mem_wstrb [2]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [2]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[14])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0008 ))
  \Mmux_basesoc_data_port_we<15>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I1(\picorv32/mem_wstrb [3]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [2]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[15])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \Mmux_basesoc_data_port_we<8>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I1(\picorv32/mem_wstrb [0]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [2]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[8])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \Mmux_basesoc_data_port_we<9>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I1(\picorv32/mem_wstrb [1]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [2]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[9])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \Mmux_basesoc_data_port_we<10>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I1(\picorv32/mem_wstrb [2]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [2]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[10])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \Mmux_basesoc_data_port_we<11>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I1(\picorv32/mem_wstrb [3]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [2]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[11])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \Mmux_basesoc_data_port_we<4>11  (
    .I0(\picorv32/mem_addr [3]),
    .I1(\picorv32/mem_wstrb [0]),
    .I2(\picorv32/mem_addr [2]),
    .I3(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[4])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \Mmux_basesoc_data_port_we<5>11  (
    .I0(\picorv32/mem_addr [3]),
    .I1(\picorv32/mem_wstrb [1]),
    .I2(\picorv32/mem_addr [2]),
    .I3(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[5])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \Mmux_basesoc_data_port_we<6>11  (
    .I0(\picorv32/mem_addr [3]),
    .I1(\picorv32/mem_wstrb [2]),
    .I2(\picorv32/mem_addr [2]),
    .I3(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[6])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \Mmux_basesoc_data_port_we<7>11  (
    .I0(\picorv32/mem_addr [3]),
    .I1(\picorv32/mem_wstrb [3]),
    .I2(\picorv32/mem_addr [2]),
    .I3(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[7])
  );
  LUT5 #(
    .INIT ( 32'hFFFF8000 ))
  \Mmux_basesoc_data_port_we<0>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I1(\picorv32/mem_wstrb [0]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [2]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[0])
  );
  LUT5 #(
    .INIT ( 32'hFFFF8000 ))
  \Mmux_basesoc_data_port_we<1>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I1(\picorv32/mem_wstrb [1]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [2]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[1])
  );
  LUT5 #(
    .INIT ( 32'hFFFF8000 ))
  \Mmux_basesoc_data_port_we<2>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I1(\picorv32/mem_wstrb [2]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [2]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[2])
  );
  LUT5 #(
    .INIT ( 32'hFFFF8000 ))
  \Mmux_basesoc_data_port_we<3>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I1(\picorv32/mem_wstrb [3]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [2]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[3])
  );
  LUT6 #(
    .INIT ( 64'hA8AAA8AAFDFFA8AA ))
  \refresher_state_FSM_FFd2-In1  (
    .I0(refresher_state_FSM_FFd2_1277),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(multiplexer_state_FSM_FFd2_1312),
    .I4(basesoc_sdram_timer_done),
    .I5(refresher_state_FSM_FFd1_1278),
    .O(\refresher_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  \refresher_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_generator_done_1142),
    .I1(refresher_state_FSM_FFd1_1278),
    .I2(multiplexer_state_FSM_FFd2_1312),
    .I3(multiplexer_state_FSM_FFd1_1311),
    .I4(multiplexer_state_FSM_FFd3_1313),
    .I5(refresher_state_FSM_FFd2_1277),
    .O(\refresher_state_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_ras11 (
    .I0(bankmachine0_state_FSM_FFd1_1279),
    .I1(bankmachine0_state_FSM_FFd3_4795),
    .I2(bankmachine0_state_FSM_FFd2_4796),
    .I3(basesoc_sdram_bankmachine0_trascon_ready_2287),
    .I4(basesoc_sdram_bankmachine0_twtpcon_ready_2284),
    .I5(basesoc_sdram_bankmachine0_trccon_ready_2286),
    .O(basesoc_sdram_bankmachine0_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_ras11 (
    .I0(bankmachine1_state_FSM_FFd1_1281),
    .I1(bankmachine1_state_FSM_FFd3_4790),
    .I2(bankmachine1_state_FSM_FFd2_4791),
    .I3(basesoc_sdram_bankmachine1_trascon_ready_2292),
    .I4(basesoc_sdram_bankmachine1_twtpcon_ready_2289),
    .I5(basesoc_sdram_bankmachine1_trccon_ready_2291),
    .O(basesoc_sdram_bankmachine1_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_ras11 (
    .I0(bankmachine2_state_FSM_FFd1_1283),
    .I1(bankmachine2_state_FSM_FFd3_4800),
    .I2(bankmachine2_state_FSM_FFd2_4801),
    .I3(basesoc_sdram_bankmachine2_trascon_ready_2297),
    .I4(basesoc_sdram_bankmachine2_twtpcon_ready_2294),
    .I5(basesoc_sdram_bankmachine2_trccon_ready_2296),
    .O(basesoc_sdram_bankmachine2_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_ras11 (
    .I0(bankmachine3_state_FSM_FFd1_1285),
    .I1(bankmachine3_state_FSM_FFd3_4805),
    .I2(bankmachine3_state_FSM_FFd2_4806),
    .I3(basesoc_sdram_bankmachine3_trascon_ready_2302),
    .I4(basesoc_sdram_bankmachine3_twtpcon_ready_2299),
    .I5(basesoc_sdram_bankmachine3_trccon_ready_2301),
    .O(basesoc_sdram_bankmachine3_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_ras11 (
    .I0(bankmachine4_state_FSM_FFd1_1287),
    .I1(bankmachine4_state_FSM_FFd3_4810),
    .I2(bankmachine4_state_FSM_FFd2_4811),
    .I3(basesoc_sdram_bankmachine4_trascon_ready_2307),
    .I4(basesoc_sdram_bankmachine4_twtpcon_ready_2304),
    .I5(basesoc_sdram_bankmachine4_trccon_ready_2306),
    .O(basesoc_sdram_bankmachine4_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_ras11 (
    .I0(bankmachine5_state_FSM_FFd1_1289),
    .I1(bankmachine5_state_FSM_FFd3_4815),
    .I2(bankmachine5_state_FSM_FFd2_4816),
    .I3(basesoc_sdram_bankmachine5_trascon_ready_2312),
    .I4(basesoc_sdram_bankmachine5_twtpcon_ready_2309),
    .I5(basesoc_sdram_bankmachine5_trccon_ready_2311),
    .O(basesoc_sdram_bankmachine5_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_ras11 (
    .I0(bankmachine6_state_FSM_FFd1_1291),
    .I1(bankmachine6_state_FSM_FFd3_4820),
    .I2(bankmachine6_state_FSM_FFd2_4821),
    .I3(basesoc_sdram_bankmachine6_trascon_ready_2317),
    .I4(basesoc_sdram_bankmachine6_twtpcon_ready_2314),
    .I5(basesoc_sdram_bankmachine6_trccon_ready_2316),
    .O(basesoc_sdram_bankmachine6_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_ras11 (
    .I0(bankmachine7_state_FSM_FFd1_1293),
    .I1(bankmachine7_state_FSM_FFd3_4825),
    .I2(bankmachine7_state_FSM_FFd2_4826),
    .I3(basesoc_sdram_bankmachine7_trascon_ready_2322),
    .I4(basesoc_sdram_bankmachine7_twtpcon_ready_2319),
    .I5(basesoc_sdram_bankmachine7_trccon_ready_2321),
    .O(basesoc_sdram_bankmachine7_cmd_payload_ras)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable1 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_bankmachine5_req_lock1 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1880),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine5_req_lock)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n10780_inv1 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .O(_n10780_inv)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  basesoc_csrbankarray_csrbank0_scratch2_re1 (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(basesoc_csrbankarray_csrbank6_reload1_re11_FRB_5730),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_interface_we_1271),
    .O(basesoc_csrbankarray_csrbank0_scratch2_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank0_scratch1_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_csrbankarray_csrbank0_sel),
    .I5(basesoc_interface_we_1271),
    .O(basesoc_csrbankarray_csrbank0_scratch1_re)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  litedramwishbone2native_state_basesoc_port_cmd_payload_we1 (
    .I0(litedramwishbone2native_state_FSM_FFd3_2907),
    .I1(cache_state_FSM_FFd3_4785),
    .I2(cache_state_FSM_FFd2_4786),
    .O(basesoc_port_cmd_payload_we)
  );
  LUT6 #(
    .INIT ( 64'h80888088FFFF8088 ))
  \litedramwishbone2native_state_FSM_FFd2-In1  (
    .I0(basesoc_port_cmd_ready),
    .I1(litedramwishbone2native_state_FSM_FFd3_2907),
    .I2(cache_state_FSM_FFd3_4785),
    .I3(cache_state_FSM_FFd2_4786),
    .I4(litedramwishbone2native_state_FSM_FFd2_2906),
    .I5(new_master_rdata_valid4_1187),
    .O(\litedramwishbone2native_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h4444F44444444444 ))
  \litedramwishbone2native_state_FSM_FFd1-In1  (
    .I0(new_master_wdata_ready1_1185),
    .I1(litedramwishbone2native_state_FSM_FFd1_1315),
    .I2(cache_state_FSM_FFd2_4786),
    .I3(litedramwishbone2native_state_FSM_FFd3_2907),
    .I4(cache_state_FSM_FFd3_4785),
    .I5(basesoc_port_cmd_ready),
    .O(\litedramwishbone2native_state_FSM_FFd1-In )
  );
  LUT5 #(
    .INIT ( 32'hFFFF4044 ))
  \litedramwishbone2native_state_FSM_FFd4-In1  (
    .I0(cache_state_FSM_FFd1_1314),
    .I1(litedramwishbone2native_state_FSM_FFd4_3638),
    .I2(cache_state_FSM_FFd3_4785),
    .I3(cache_state_FSM_FFd2_4786),
    .I4(basesoc_ack),
    .O(\litedramwishbone2native_state_FSM_FFd4-In )
  );
  LUT6 #(
    .INIT ( 64'h88A888A8FFFF88A8 ))
  \litedramwishbone2native_state_FSM_FFd3-In1  (
    .I0(litedramwishbone2native_state_FSM_FFd4_3638),
    .I1(cache_state_FSM_FFd1_1314),
    .I2(cache_state_FSM_FFd2_4786),
    .I3(cache_state_FSM_FFd3_4785),
    .I4(litedramwishbone2native_state_FSM_FFd3_2907),
    .I5(basesoc_port_cmd_ready),
    .O(\litedramwishbone2native_state_FSM_FFd3-In )
  );
  LUT4 #(
    .INIT ( 16'h0220 ))
  \Mmux_opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT21  (
    .I0(opsis_i2c_scl_i_1454),
    .I1(opsis_i2c_scl_r_908),
    .I2(opsis_i2c_counter[0]),
    .I3(opsis_i2c_counter[1]),
    .O(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h0220202020202000 ))
  \Mmux_opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT41  (
    .I0(opsis_i2c_scl_i_1454),
    .I1(opsis_i2c_scl_r_908),
    .I2(opsis_i2c_counter[3]),
    .I3(opsis_i2c_counter[2]),
    .I4(opsis_i2c_counter[0]),
    .I5(opsis_i2c_counter[1]),
    .O(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n10708_inv1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_port_cmd_ready3_5707),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(_n10708_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10695_inv1 (
    .I0(basesoc_sdram_bankmachine0_cmd_ready),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_twtpcon_ready_2284),
    .O(_n10695_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine0_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine0_cmd_ready),
    .I3(basesoc_sdram_bankmachine0_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine0_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine0_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine0_cmd_ready),
    .I4(basesoc_sdram_bankmachine0_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine0_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine0_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_valid),
    .I4(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine0_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10713_inv1 (
    .I0(basesoc_sdram_bankmachine1_cmd_ready),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine1_cmd_valid),
    .I3(basesoc_sdram_bankmachine1_twtpcon_ready_2289),
    .O(_n10713_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine1_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine1_cmd_ready),
    .I3(basesoc_sdram_bankmachine1_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine1_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine1_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine1_cmd_ready),
    .I4(basesoc_sdram_bankmachine1_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine1_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine1_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_valid),
    .I4(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine1_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10731_inv1 (
    .I0(basesoc_sdram_bankmachine2_cmd_ready),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine2_cmd_valid),
    .I3(basesoc_sdram_bankmachine2_twtpcon_ready_2294),
    .O(_n10731_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine2_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine2_cmd_ready),
    .I3(basesoc_sdram_bankmachine2_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine2_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine2_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine2_cmd_ready),
    .I4(basesoc_sdram_bankmachine2_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine2_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine2_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_valid),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine2_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10749_inv1 (
    .I0(basesoc_sdram_bankmachine3_cmd_ready),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_twtpcon_ready_2299),
    .O(_n10749_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine3_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine3_cmd_ready),
    .I3(basesoc_sdram_bankmachine3_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine3_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine3_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine3_cmd_ready),
    .I4(basesoc_sdram_bankmachine3_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine3_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine3_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_valid),
    .I4(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine3_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10767_inv1 (
    .I0(basesoc_sdram_bankmachine4_cmd_ready),
    .I1(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine4_cmd_valid),
    .I3(basesoc_sdram_bankmachine4_twtpcon_ready_2304),
    .O(_n10767_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine4_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine4_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine4_cmd_ready),
    .I3(basesoc_sdram_bankmachine4_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine4_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine4_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine4_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine4_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine4_cmd_ready),
    .I4(basesoc_sdram_bankmachine4_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine4_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine4_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine4_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine4_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine4_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine4_cmd_valid),
    .I4(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine4_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine4_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10785_inv1 (
    .I0(basesoc_sdram_bankmachine5_cmd_ready),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine5_cmd_valid),
    .I3(basesoc_sdram_bankmachine5_twtpcon_ready_2309),
    .O(_n10785_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine5_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine5_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine5_cmd_ready),
    .I3(basesoc_sdram_bankmachine5_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine5_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine5_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine5_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine5_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine5_cmd_ready),
    .I4(basesoc_sdram_bankmachine5_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine5_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine5_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine5_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine5_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine5_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine5_cmd_valid),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine5_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine5_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10803_inv1 (
    .I0(basesoc_sdram_bankmachine6_cmd_ready),
    .I1(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine6_cmd_valid),
    .I3(basesoc_sdram_bankmachine6_twtpcon_ready_2314),
    .O(_n10803_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine6_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine6_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine6_cmd_ready),
    .I3(basesoc_sdram_bankmachine6_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine6_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine6_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine6_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine6_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine6_cmd_ready),
    .I4(basesoc_sdram_bankmachine6_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine6_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine6_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine6_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine6_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine6_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine6_cmd_valid),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine6_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine6_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10821_inv1 (
    .I0(basesoc_sdram_bankmachine7_cmd_ready),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine7_cmd_valid),
    .I3(basesoc_sdram_bankmachine7_twtpcon_ready_2319),
    .O(_n10821_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine7_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine7_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine7_cmd_ready),
    .I3(basesoc_sdram_bankmachine7_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine7_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine7_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine7_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine7_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine7_cmd_ready),
    .I4(basesoc_sdram_bankmachine7_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine7_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine7_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine7_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine7_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine7_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine7_cmd_valid),
    .I4(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine7_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine7_twtpcon_count2)
  );
  LUT6 #(
    .INIT ( 64'h1444444444444444 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1736_OUT51  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I1(spiflash_counter[4]),
    .I2(spiflash_counter[0]),
    .I3(spiflash_counter[1]),
    .I4(spiflash_counter[2]),
    .I5(spiflash_counter[3]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h0010001000100000 ))
  \picorv32/Reset_OR_DriverANDClockEnable1  (
    .I0(\picorv32/mem_state [0]),
    .I1(\picorv32/mem_state [1]),
    .I2(sys_rst_INV_494_o_3260),
    .I3(\picorv32/trap_7579 ),
    .I4(\picorv32/mem_do_prefetch_mem_do_rinst_OR_577_o ),
    .I5(\picorv32/mem_do_rdata_7506 ),
    .O(\picorv32/Reset_OR_DriverANDClockEnable )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \picorv32/resetn_trap_OR_574_o_inv1  (
    .I0(\picorv32/trap_7579 ),
    .I1(sys_rst_INV_494_o_3260),
    .O(\picorv32/resetn_trap_OR_574_o_inv )
  );
  LUT5 #(
    .INIT ( 32'hFFFF15F5 ))
  \picorv32/Mmux__n11761011  (
    .I0(\picorv32/decoder_trigger_7582 ),
    .I1(\picorv32/do_waitirq_7577 ),
    .I2(\picorv32/instr_waitirq_7501 ),
    .I3(\picorv32/irq_pending[31]_reduce_or_392_o ),
    .I4(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .O(\picorv32/Mmux__n1176101_6045 )
  );
  LUT5 #(
    .INIT ( 32'hF202A202 ))
  \picorv32/Mmux__n11761101  (
    .I0(\picorv32/decoder_trigger_7582 ),
    .I1(\picorv32/instr_jal_7295 ),
    .I2(\picorv32/instr_waitirq_7501 ),
    .I3(\picorv32/irq_pending[31]_reduce_or_392_o ),
    .I4(\picorv32/do_waitirq_7577 ),
    .O(\picorv32/Mmux__n1176110 )
  );
  LUT6 #(
    .INIT ( 64'h0010001000100000 ))
  \picorv32/Mmux_GND_2_o_GND_2_o_MUX_2248_o11  (
    .I0(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>2_6054 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I2(\picorv32/instr_waitirq_7501 ),
    .I3(\picorv32/irq_pending[31]_reduce_or_392_o ),
    .I4(\picorv32/decoder_trigger_7582 ),
    .I5(\picorv32/do_waitirq_7577 ),
    .O(\picorv32/GND_2_o_GND_2_o_MUX_2248_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<5>1  (
    .I0(\picorv32/mem_rdata_q [25]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7416 ),
    .I2(\picorv32/is_sb_sh_sw_7500 ),
    .I3(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .I4(\picorv32/instr_jal_7295 ),
    .I5(\picorv32/decoded_imm_uj [5]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<6>1  (
    .I0(\picorv32/mem_rdata_q [26]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7416 ),
    .I2(\picorv32/is_sb_sh_sw_7500 ),
    .I3(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .I4(\picorv32/instr_jal_7295 ),
    .I5(\picorv32/decoded_imm_uj [6]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<7>1  (
    .I0(\picorv32/mem_rdata_q [27]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7416 ),
    .I2(\picorv32/is_sb_sh_sw_7500 ),
    .I3(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .I4(\picorv32/instr_jal_7295 ),
    .I5(\picorv32/decoded_imm_uj [7]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<8>1  (
    .I0(\picorv32/mem_rdata_q [28]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7416 ),
    .I2(\picorv32/is_sb_sh_sw_7500 ),
    .I3(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .I4(\picorv32/instr_jal_7295 ),
    .I5(\picorv32/decoded_imm_uj [8]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<9>1  (
    .I0(\picorv32/mem_rdata_q [29]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7416 ),
    .I2(\picorv32/is_sb_sh_sw_7500 ),
    .I3(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .I4(\picorv32/instr_jal_7295 ),
    .I5(\picorv32/decoded_imm_uj [9]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<10>1  (
    .I0(\picorv32/mem_rdata_q [30]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7416 ),
    .I2(\picorv32/is_sb_sh_sw_7500 ),
    .I3(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .I4(\picorv32/instr_jal_7295 ),
    .I5(\picorv32/decoded_imm_uj [10]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEEEA55554440 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<0>1  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_imm [0]),
    .I2(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I3(\picorv32/is_lui_auipc_jal_7654 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<0>11 ),
    .I5(\picorv32/reg_op2_0_6757 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \picorv32/cpu_state[7]_latched_is_lu_Select_522_o1  (
    .I0(\picorv32/cpu_state[7]_latched_is_lb_Select_526_o2 ),
    .I1(\picorv32/latched_is_lu_7513 ),
    .I2(\picorv32/is_lbu_lhu_lw_7651 ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I4(\picorv32/cpu_state[7]_GND_2_o_equal_505_o ),
    .I5(\picorv32/mem_do_rdata_7506 ),
    .O(\picorv32/cpu_state[7]_latched_is_lu_Select_522_o )
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \picorv32/cpu_state[7]_latched_is_lh_Select_524_o1  (
    .I0(\picorv32/cpu_state[7]_latched_is_lb_Select_526_o2 ),
    .I1(\picorv32/latched_is_lh_7512 ),
    .I2(\picorv32/instr_lh_7466 ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I4(\picorv32/cpu_state[7]_GND_2_o_equal_505_o ),
    .I5(\picorv32/mem_do_rdata_7506 ),
    .O(\picorv32/cpu_state[7]_latched_is_lh_Select_524_o )
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \picorv32/cpu_state[7]_latched_is_lb_Select_526_o1  (
    .I0(\picorv32/cpu_state[7]_latched_is_lb_Select_526_o2 ),
    .I1(\picorv32/latched_is_lb_7511 ),
    .I2(\picorv32/instr_lb_7467 ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I4(\picorv32/cpu_state[7]_GND_2_o_equal_505_o ),
    .I5(\picorv32/mem_do_rdata_7506 ),
    .O(\picorv32/cpu_state[7]_latched_is_lb_Select_526_o )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/Msub_GND_2_o_GND_2_o_sub_465_OUT<4:0>_cy<2>11  (
    .I0(\picorv32/reg_sh [1]),
    .I1(\picorv32/reg_sh [0]),
    .I2(\picorv32/reg_sh [2]),
    .O(\picorv32/Msub_GND_2_o_GND_2_o_sub_465_OUT<4:0>_cy<2> )
  );
  LUT6 #(
    .INIT ( 64'hA000C0C0F000F0F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>111  (
    .I0(\picorv32/mem_do_wdata_7505 ),
    .I1(\picorv32/mem_do_rdata_7506 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I3(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I4(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I5(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>11 )
  );
  LUT5 #(
    .INIT ( 32'h008022A2 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>31  (
    .I0(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/mem_do_wdata_7505 ),
    .I4(\picorv32/mem_do_rdata_7506 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6044 )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \picorv32/Mmux_GND_2_o_GND_2_o_MUX_2275_o11  (
    .I0(sys_rst_INV_494_o_3260),
    .I1(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I2(\picorv32/mem_do_wdata_7505 ),
    .I3(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I4(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I5(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .O(\picorv32/GND_2_o_GND_2_o_MUX_2275_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \picorv32/_n1343_inv1  (
    .I0(\picorv32/decoder_trigger_7582 ),
    .I1(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>2_6054 ),
    .I2(sys_rst_INV_494_o_3260),
    .I3(\picorv32/instr_jal_7295 ),
    .I4(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I5(\picorv32/instr_waitirq_7501 ),
    .O(\picorv32/_n1343_inv )
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  \picorv32/Mmux__n115511  (
    .I0(sys_rst_INV_494_o_3260),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/mem_xfer_mem_state[1]_OR_564_o ),
    .I4(\picorv32/mem_do_prefetch_7398 ),
    .O(\picorv32/_n1155 )
  );
  LUT3 #(
    .INIT ( 8'hD5 ))
  \picorv32/mem_do_prefetch_mem_done_OR_795_o1  (
    .I0(\picorv32/mem_do_prefetch_7398 ),
    .I1(sys_rst_INV_494_o_3260),
    .I2(\picorv32/mem_xfer_mem_state[1]_OR_564_o ),
    .O(\picorv32/mem_do_prefetch_mem_done_OR_795_o )
  );
  LUT6 #(
    .INIT ( 64'h0800080000000800 ))
  \picorv32/is_alu_reg_imm_mem_rdata_q[14]_AND_1163_o1  (
    .I0(\picorv32/is_alu_reg_imm_7283 ),
    .I1(\picorv32/mem_rdata_q [12]),
    .I2(\picorv32/mem_rdata_q [13]),
    .I3(\picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o<31>1_6047 ),
    .I4(\picorv32/mem_rdata_q [30]),
    .I5(\picorv32/mem_rdata_q [14]),
    .O(\picorv32/is_alu_reg_imm_mem_rdata_q[14]_AND_1163_o )
  );
  LUT6 #(
    .INIT ( 64'h0800080000000800 ))
  \picorv32/is_alu_reg_reg_mem_rdata_q[14]_AND_1168_o1  (
    .I0(\picorv32/is_alu_reg_reg_7499 ),
    .I1(\picorv32/mem_rdata_q [12]),
    .I2(\picorv32/mem_rdata_q [13]),
    .I3(\picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o<31>1_6047 ),
    .I4(\picorv32/mem_rdata_q [30]),
    .I5(\picorv32/mem_rdata_q [14]),
    .O(\picorv32/is_alu_reg_reg_mem_rdata_q[14]_AND_1168_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o<31>11  (
    .I0(\picorv32/mem_rdata_q [25]),
    .I1(\picorv32/mem_rdata_q [26]),
    .I2(\picorv32/mem_rdata_q [31]),
    .I3(\picorv32/mem_rdata_q [29]),
    .I4(\picorv32/mem_rdata_q [27]),
    .I5(\picorv32/mem_rdata_q [28]),
    .O(\picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o<31>1_6047 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_167_o<6>1  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [5]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [4]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [2]),
    .I3(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_154_o<6>1 ),
    .O(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_167_o )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_165_o<6>1  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [4]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [5]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [2]),
    .I3(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_154_o<6>1 ),
    .O(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_165_o )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_155_o<6>1  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [4]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [2]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [5]),
    .I3(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_154_o<6>1 ),
    .O(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_155_o )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_154_o<6>2  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [5]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [2]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [4]),
    .I3(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_154_o<6>1 ),
    .O(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_154_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFEFF ))
  \picorv32/out71  (
    .I0(\picorv32/PWR_11_o_reduce_or_441_o ),
    .I1(\picorv32/is_lui_auipc_jal_7654 ),
    .I2(\picorv32/is_slli_srli_srai_7456 ),
    .I3(\picorv32/instr_trap_INV_478_o ),
    .I4(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I5(\picorv32/is_lb_lh_lw_lbu_lhu_7284 ),
    .O(\picorv32/n0496 )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_154_o<6>11  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [3]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [0]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [6]),
    .I3(\picorv32/mem_rdata_latched_noshuffle [1]),
    .O(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_154_o<6>1 )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_164_o<6>1  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [2]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [5]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [4]),
    .I3(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_154_o<6>1 ),
    .O(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_164_o )
  );
  LUT4 #(
    .INIT ( 16'hFF9B ))
  \picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<5>11  (
    .I0(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7416 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .O(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<5>1 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF455F ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>21  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>11 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6046 )
  );
  LUT6 #(
    .INIT ( 64'h8BAAABAA8AAAAAAA ))
  \picorv32/cpu_state[7]_irq_active_Select_510_o1  (
    .I0(\picorv32/irq_active_7510 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I4(\picorv32/instr_retirq_7502 ),
    .I5(\picorv32/irq_state_FSM_FFd2_7504 ),
    .O(\picorv32/cpu_state[7]_irq_active_Select_510_o )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata81  (
    .I0(\picorv32/reg_op2_0_6757 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_16_7237 ),
    .O(\picorv32/mem_la_wdata [16])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata91  (
    .I0(\picorv32/reg_op2_1_6758 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_17_7238 ),
    .O(\picorv32/mem_la_wdata [17])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata101  (
    .I0(\picorv32/reg_op2_2_6759 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_18_7239 ),
    .O(\picorv32/mem_la_wdata [18])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata111  (
    .I0(\picorv32/reg_op2_3_6760 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_19_7240 ),
    .O(\picorv32/mem_la_wdata [19])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata131  (
    .I0(\picorv32/reg_op2_4_6761 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_20_7241 ),
    .O(\picorv32/mem_la_wdata [20])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata141  (
    .I0(\picorv32/reg_op2_5_6762 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_21_7242 ),
    .O(\picorv32/mem_la_wdata [21])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata151  (
    .I0(\picorv32/reg_op2_6_6763 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_22_7243 ),
    .O(\picorv32/mem_la_wdata [22])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata161  (
    .I0(\picorv32/reg_op2_7_6764 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_23_7244 ),
    .O(\picorv32/mem_la_wdata [23])
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/Mmux_mem_rdata_word71  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out22),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op1_1_6492 ),
    .I4(basesoc_done_mmx_out8),
    .O(\picorv32/mem_rdata_word[15] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \picorv32/cpu_state_FSM_FFd3-In61  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .O(\picorv32/cpu_state_FSM_FFd3-In5 )
  );
  LUT6 #(
    .INIT ( 64'hDAFA8AFAFFFFFFFF ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<0>11  (
    .I0(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I1(\picorv32/mem_do_wdata_7505 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I4(\picorv32/mem_do_rdata_7506 ),
    .I5(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .O(\picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<0>1 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \picorv32/cpu_state[7]_irq_active_Select_510_o111  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .O(\picorv32/cpu_state[7]_irq_active_Select_510_o11 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/cpu_state[7]_X_2_o_select_540_OUT<0>111  (
    .I0(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I1(\picorv32/n0496 ),
    .I2(\picorv32/decoded_rs2[5]_read_port_353_OUT<0> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<0>11 )
  );
  LUT6 #(
    .INIT ( 64'h4477373344770400 ))
  \picorv32/Mmux_mem_state[1]_mem_state[1]_wide_mux_49_OUT21  (
    .I0(\picorv32/mem_do_rinst_7365 ),
    .I1(\picorv32/mem_state [0]),
    .I2(\picorv32/mem_do_rdata_7506 ),
    .I3(\picorv32/mem_xfer ),
    .I4(\picorv32/mem_state [1]),
    .I5(\picorv32/mem_do_wdata_7505 ),
    .O(\picorv32/mem_state[1]_mem_state[1]_wide_mux_49_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEE088880000 ))
  \picorv32/mem_xfer_mem_state[1]_OR_564_o1  (
    .I0(\picorv32/mem_state [0]),
    .I1(\picorv32/mem_state [1]),
    .I2(\picorv32/mem_do_wdata_7505 ),
    .I3(\picorv32/mem_do_rdata_7506 ),
    .I4(\picorv32/mem_do_rinst_7365 ),
    .I5(\picorv32/mem_xfer ),
    .O(\picorv32/mem_xfer_mem_state[1]_OR_564_o )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \picorv32/out811  (
    .I0(\picorv32/instr_slt_7292 ),
    .I1(\picorv32/instr_slti_7294 ),
    .I2(\picorv32/instr_sltu_7289 ),
    .I3(\picorv32/instr_sltiu_7291 ),
    .O(\picorv32/out81_6042 )
  );
  LUT4 #(
    .INIT ( 16'hFF67 ))
  \picorv32/_n1416<4>11  (
    .I0(\picorv32/latched_branch_7514 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/irq_state_FSM_FFd1_7503 ),
    .O(\picorv32/_n1416<4>1_6066 )
  );
  LUT4 #(
    .INIT ( 16'hFF8A ))
  \picorv32/instr_jalr_is_alu_reg_imm_OR_667_o1  (
    .I0(\picorv32/is_alu_reg_imm_7283 ),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [12]),
    .I3(\picorv32/instr_jalr_7285 ),
    .O(\picorv32/instr_jalr_is_alu_reg_imm_OR_667_o )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \picorv32/Mmux_mem_la_wdata171  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_8_7229 ),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op2_24_7245 ),
    .I4(\picorv32/reg_op2_0_6757 ),
    .O(\picorv32/mem_la_wdata [24])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \picorv32/Mmux_mem_la_wdata181  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_9_7230 ),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op2_25_7246 ),
    .I4(\picorv32/reg_op2_1_6758 ),
    .O(\picorv32/mem_la_wdata [25])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \picorv32/Mmux_mem_la_wdata191  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_10_7231 ),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op2_26_7247 ),
    .I4(\picorv32/reg_op2_2_6759 ),
    .O(\picorv32/mem_la_wdata [26])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \picorv32/Mmux_mem_la_wdata201  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_11_7232 ),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op2_27_7248 ),
    .I4(\picorv32/reg_op2_3_6760 ),
    .O(\picorv32/mem_la_wdata [27])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \picorv32/Mmux_mem_la_wdata211  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_12_7233 ),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op2_28_7249 ),
    .I4(\picorv32/reg_op2_4_6761 ),
    .O(\picorv32/mem_la_wdata [28])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \picorv32/Mmux_mem_la_wdata221  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_13_7234 ),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op2_29_7250 ),
    .I4(\picorv32/reg_op2_5_6762 ),
    .O(\picorv32/mem_la_wdata [29])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \picorv32/Mmux_mem_la_wdata241  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_14_7235 ),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op2_30_7251 ),
    .I4(\picorv32/reg_op2_6_6763 ),
    .O(\picorv32/mem_la_wdata [30])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \picorv32/Mmux_mem_la_wdata251  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_15_7236 ),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op2_31_7252 ),
    .I4(\picorv32/reg_op2_7_6764 ),
    .O(\picorv32/mem_la_wdata [31])
  );
  LUT6 #(
    .INIT ( 64'hFFFF540454045404 ))
  \picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<0>1  (
    .I0(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>2_6054 ),
    .I1(\picorv32/decoded_rd [0]),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I3(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I4(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<5>1 ),
    .I5(\picorv32/latched_rd [0]),
    .O(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h54445444FFFF5444 ))
  \picorv32/cpu_state[7]_X_2_o_select_540_OUT<0>1  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<0>11 ),
    .I2(\picorv32/is_slli_srli_srai_7456 ),
    .I3(\picorv32/decoded_imm_uj [11]),
    .I4(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I5(\picorv32/reg_sh [0]),
    .O(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'h2A3B ))
  \picorv32/Mmux_mem_la_wstrb31  (
    .I0(\picorv32/reg_op1_1_6492 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_0_6493 ),
    .I3(\picorv32/mem_wordsize [0]),
    .O(\picorv32/mem_la_wstrb [2])
  );
  LUT4 #(
    .INIT ( 16'hA2B3 ))
  \picorv32/Mmux_mem_la_wstrb41  (
    .I0(\picorv32/reg_op1_1_6492 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_0_6493 ),
    .I3(\picorv32/mem_wordsize [0]),
    .O(\picorv32/mem_la_wstrb [3])
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpuregs_wrdata<0>1  (
    .I0(\picorv32/latched_branch_7514 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/latched_stalu_7515 ),
    .I3(\picorv32/reg_out [0]),
    .I4(\picorv32/alu_out_q [0]),
    .O(\picorv32/cpuregs_wrdata [0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAAAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<31>1  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7416 ),
    .I2(\picorv32/is_sb_sh_sw_7500 ),
    .I3(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .I4(\picorv32/PWR_11_o_instr_lui_equal_272_o ),
    .I5(\picorv32/_n1367 [20]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<31> )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \picorv32/mem_la_write1  (
    .I0(\picorv32/mem_state [1]),
    .I1(\picorv32/mem_do_wdata_7505 ),
    .I2(\picorv32/mem_state [0]),
    .I3(sys_rst_INV_494_o_3260),
    .O(\picorv32/mem_la_write )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o111  (
    .I0(\picorv32/decoder_trigger_7582 ),
    .I1(\picorv32/instr_waitirq_7501 ),
    .I2(\picorv32/instr_jal_7295 ),
    .O(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 )
  );
  LUT5 #(
    .INIT ( 32'hFFA2FFFF ))
  \picorv32/cpu_state[7]_latched_is_lb_Select_526_o21  (
    .I0(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I1(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I2(\picorv32/mem_do_rdata_7506 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .O(\picorv32/cpu_state[7]_latched_is_lb_Select_526_o2 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o<31>1  (
    .I0(\picorv32/mem_rdata_q [30]),
    .I1(\picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o<31>1_6047 ),
    .O(\picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/mem_rdata_q[31]_GND_2_o_equal_203_o<31>1  (
    .I0(\picorv32/mem_rdata_q [30]),
    .I1(\picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o<31>1_6047 ),
    .O(\picorv32/mem_rdata_q[31]_GND_2_o_equal_203_o )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \picorv32/cpu_state_FSM_FFd3-In211  (
    .I0(\picorv32/instr_trap_INV_478_o ),
    .I1(\picorv32/irq_active_7510 ),
    .I2(\picorv32/irq_mask [1]),
    .O(\picorv32/cpu_state_FSM_FFd3-In21 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<0>211  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/mem_do_wdata_7505 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .O(\picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<0>21 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_1096_o2  (
    .I0(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_1096_o1 ),
    .I1(\picorv32/mem_rdata_latched_noshuffle [12]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [2]),
    .I3(\picorv32/mem_rdata_latched_noshuffle [13]),
    .I4(\picorv32/mem_rdata_latched_noshuffle [14]),
    .I5(\picorv32/mem_rdata_latched_noshuffle [3]),
    .O(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_1096_o )
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_1096_o11  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [0]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [5]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [6]),
    .I3(\picorv32/mem_rdata_latched_noshuffle [1]),
    .I4(\picorv32/mem_rdata_latched_noshuffle [4]),
    .O(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_1096_o1 )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_166_o<6>1  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [2]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [4]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [5]),
    .I3(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_154_o<6>1 ),
    .O(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_166_o )
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  \picorv32/Mmux_mem_rdata_word1111  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/reg_op1_0_6493 ),
    .O(\picorv32/Mmux_mem_rdata_word111 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<1>2  (
    .I0(\picorv32/mem_rdata_q [8]),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<1>1 ),
    .I2(\picorv32/decoded_imm_uj [1]),
    .I3(\picorv32/instr_jal_7295 ),
    .I4(\picorv32/mem_rdata_q [21]),
    .I5(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<2>1  (
    .I0(\picorv32/mem_rdata_q [9]),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<1>1 ),
    .I2(\picorv32/decoded_imm_uj [2]),
    .I3(\picorv32/instr_jal_7295 ),
    .I4(\picorv32/mem_rdata_q [22]),
    .I5(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<3>1  (
    .I0(\picorv32/mem_rdata_q [10]),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<1>1 ),
    .I2(\picorv32/decoded_imm_uj [3]),
    .I3(\picorv32/instr_jal_7295 ),
    .I4(\picorv32/mem_rdata_q [23]),
    .I5(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<4>1  (
    .I0(\picorv32/mem_rdata_q [11]),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<1>1 ),
    .I2(\picorv32/decoded_imm_uj [4]),
    .I3(\picorv32/instr_jal_7295 ),
    .I4(\picorv32/mem_rdata_q [24]),
    .I5(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<1>11  (
    .I0(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7416 ),
    .I1(\picorv32/is_sb_sh_sw_7500 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<1>1 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<10>11  (
    .I0(\picorv32/latched_is_lh_7512 ),
    .I1(\picorv32/latched_is_lu_7513 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<10>1 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>11  (
    .I0(\picorv32/latched_is_lu_7513 ),
    .I1(\picorv32/latched_is_lb_7511 ),
    .I2(\picorv32/latched_is_lh_7512 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>1 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>11  (
    .I0(\picorv32/instr_srli_7461 ),
    .I1(\picorv32/instr_srl_7403 ),
    .I2(\picorv32/instr_srai_7460 ),
    .I3(\picorv32/instr_sra_7402 ),
    .O(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<2>1  (
    .I0(\picorv32/latched_branch_7514 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<2> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<2> ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I5(\picorv32/reg_next_pc_2_7517 ),
    .O(\picorv32/cpuregs_wrdata [2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<5>1  (
    .I0(\picorv32/latched_branch_7514 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<5> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<5> ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I5(\picorv32/reg_next_pc_5_7520 ),
    .O(\picorv32/cpuregs_wrdata [5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<6>1  (
    .I0(\picorv32/latched_branch_7514 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<6> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<6> ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I5(\picorv32/reg_next_pc_6_7521 ),
    .O(\picorv32/cpuregs_wrdata [6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<7>1  (
    .I0(\picorv32/latched_branch_7514 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<7> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<7> ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I5(\picorv32/reg_next_pc_7_7522 ),
    .O(\picorv32/cpuregs_wrdata [7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<8>1  (
    .I0(\picorv32/latched_branch_7514 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<8> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<8> ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I5(\picorv32/reg_next_pc_8_7523 ),
    .O(\picorv32/cpuregs_wrdata [8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<9>1  (
    .I0(\picorv32/latched_branch_7514 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<9> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<9> ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I5(\picorv32/reg_next_pc_9_7524 ),
    .O(\picorv32/cpuregs_wrdata [9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<10>1  (
    .I0(\picorv32/latched_branch_7514 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<10> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<10> ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I5(\picorv32/reg_next_pc_10_7525 ),
    .O(\picorv32/cpuregs_wrdata [10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<11>1  (
    .I0(\picorv32/latched_branch_7514 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<11> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<11> ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I5(\picorv32/reg_next_pc_11_7526 ),
    .O(\picorv32/cpuregs_wrdata [11])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<12>1  (
    .I0(\picorv32/latched_branch_7514 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<12> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<12> ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I5(\picorv32/reg_next_pc_12_7527 ),
    .O(\picorv32/cpuregs_wrdata [12])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<13>1  (
    .I0(\picorv32/latched_branch_7514 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<13> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<13> ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I5(\picorv32/reg_next_pc_13_7528 ),
    .O(\picorv32/cpuregs_wrdata [13])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<14>1  (
    .I0(\picorv32/latched_branch_7514 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<14> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<14> ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I5(\picorv32/reg_next_pc_14_7529 ),
    .O(\picorv32/cpuregs_wrdata [14])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<15>1  (
    .I0(\picorv32/latched_branch_7514 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<15> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<15> ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I5(\picorv32/reg_next_pc_15_7530 ),
    .O(\picorv32/cpuregs_wrdata [15])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<16>1  (
    .I0(\picorv32/latched_branch_7514 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<16> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<16> ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I5(\picorv32/reg_next_pc_16_7531 ),
    .O(\picorv32/cpuregs_wrdata [16])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<17>1  (
    .I0(\picorv32/latched_branch_7514 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<17> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<17> ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I5(\picorv32/reg_next_pc_17_7532 ),
    .O(\picorv32/cpuregs_wrdata [17])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<18>1  (
    .I0(\picorv32/latched_branch_7514 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<18> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<18> ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I5(\picorv32/reg_next_pc_18_7533 ),
    .O(\picorv32/cpuregs_wrdata [18])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<19>1  (
    .I0(\picorv32/latched_branch_7514 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<19> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<19> ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I5(\picorv32/reg_next_pc_19_7534 ),
    .O(\picorv32/cpuregs_wrdata [19])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<20>1  (
    .I0(\picorv32/latched_branch_7514 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<20> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<20> ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I5(\picorv32/reg_next_pc_20_7535 ),
    .O(\picorv32/cpuregs_wrdata [20])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<21>1  (
    .I0(\picorv32/latched_branch_7514 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<21> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<21> ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I5(\picorv32/reg_next_pc_21_7536 ),
    .O(\picorv32/cpuregs_wrdata [21])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<22>1  (
    .I0(\picorv32/latched_branch_7514 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<22> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<22> ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I5(\picorv32/reg_next_pc_22_7537 ),
    .O(\picorv32/cpuregs_wrdata [22])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<23>1  (
    .I0(\picorv32/latched_branch_7514 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<23> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<23> ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I5(\picorv32/reg_next_pc_23_7538 ),
    .O(\picorv32/cpuregs_wrdata [23])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<24>1  (
    .I0(\picorv32/latched_branch_7514 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<24> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<24> ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I5(\picorv32/reg_next_pc_24_7539 ),
    .O(\picorv32/cpuregs_wrdata [24])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<25>1  (
    .I0(\picorv32/latched_branch_7514 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<25> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<25> ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I5(\picorv32/reg_next_pc_25_7540 ),
    .O(\picorv32/cpuregs_wrdata [25])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<26>1  (
    .I0(\picorv32/latched_branch_7514 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<26> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<26> ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I5(\picorv32/reg_next_pc_26_7541 ),
    .O(\picorv32/cpuregs_wrdata [26])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<27>1  (
    .I0(\picorv32/latched_branch_7514 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<27> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<27> ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I5(\picorv32/reg_next_pc_27_7542 ),
    .O(\picorv32/cpuregs_wrdata [27])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<28>1  (
    .I0(\picorv32/latched_branch_7514 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<28> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<28> ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I5(\picorv32/reg_next_pc_28_7543 ),
    .O(\picorv32/cpuregs_wrdata [28])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<29>1  (
    .I0(\picorv32/latched_branch_7514 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<29> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<29> ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I5(\picorv32/reg_next_pc_29_7544 ),
    .O(\picorv32/cpuregs_wrdata [29])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<30>1  (
    .I0(\picorv32/latched_branch_7514 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<30> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<30> ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I5(\picorv32/reg_next_pc_30_7545 ),
    .O(\picorv32/cpuregs_wrdata [30])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<31>1  (
    .I0(\picorv32/latched_branch_7514 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<31> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<31> ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I5(\picorv32/reg_next_pc_31_7546 ),
    .O(\picorv32/cpuregs_wrdata [31])
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \picorv32/_n15951  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .O(\picorv32/_n1595 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux33110  (
    .I0(\picorv32/latched_stalu_7515 ),
    .I1(\picorv32/reg_out [10]),
    .I2(\picorv32/alu_out_q [10]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331110  (
    .I0(\picorv32/latched_stalu_7515 ),
    .I1(\picorv32/reg_out [11]),
    .I2(\picorv32/alu_out_q [11]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux33124  (
    .I0(\picorv32/latched_stalu_7515 ),
    .I1(\picorv32/reg_out [12]),
    .I2(\picorv32/alu_out_q [12]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux33131  (
    .I0(\picorv32/latched_stalu_7515 ),
    .I1(\picorv32/reg_out [13]),
    .I2(\picorv32/alu_out_q [13]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux33141  (
    .I0(\picorv32/latched_stalu_7515 ),
    .I1(\picorv32/reg_out [14]),
    .I2(\picorv32/alu_out_q [14]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux33151  (
    .I0(\picorv32/latched_stalu_7515 ),
    .I1(\picorv32/reg_out [15]),
    .I2(\picorv32/alu_out_q [15]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux33161  (
    .I0(\picorv32/latched_stalu_7515 ),
    .I1(\picorv32/reg_out [16]),
    .I2(\picorv32/alu_out_q [16]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux33171  (
    .I0(\picorv32/latched_stalu_7515 ),
    .I1(\picorv32/reg_out [17]),
    .I2(\picorv32/alu_out_q [17]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux33181  (
    .I0(\picorv32/latched_stalu_7515 ),
    .I1(\picorv32/reg_out [18]),
    .I2(\picorv32/alu_out_q [18]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux33191  (
    .I0(\picorv32/latched_stalu_7515 ),
    .I1(\picorv32/reg_out [19]),
    .I2(\picorv32/alu_out_q [19]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<19> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331111  (
    .I0(\picorv32/latched_stalu_7515 ),
    .I1(\picorv32/reg_out [20]),
    .I2(\picorv32/alu_out_q [20]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331121  (
    .I0(\picorv32/latched_stalu_7515 ),
    .I1(\picorv32/reg_out [21]),
    .I2(\picorv32/alu_out_q [21]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331131  (
    .I0(\picorv32/latched_stalu_7515 ),
    .I1(\picorv32/reg_out [22]),
    .I2(\picorv32/alu_out_q [22]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331141  (
    .I0(\picorv32/latched_stalu_7515 ),
    .I1(\picorv32/reg_out [23]),
    .I2(\picorv32/alu_out_q [23]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<23> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331151  (
    .I0(\picorv32/latched_stalu_7515 ),
    .I1(\picorv32/reg_out [24]),
    .I2(\picorv32/alu_out_q [24]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<24> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331161  (
    .I0(\picorv32/latched_stalu_7515 ),
    .I1(\picorv32/reg_out [25]),
    .I2(\picorv32/alu_out_q [25]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<25> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331171  (
    .I0(\picorv32/latched_stalu_7515 ),
    .I1(\picorv32/reg_out [26]),
    .I2(\picorv32/alu_out_q [26]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<26> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331181  (
    .I0(\picorv32/latched_stalu_7515 ),
    .I1(\picorv32/reg_out [27]),
    .I2(\picorv32/alu_out_q [27]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<27> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331191  (
    .I0(\picorv32/latched_stalu_7515 ),
    .I1(\picorv32/reg_out [28]),
    .I2(\picorv32/alu_out_q [28]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<28> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331201  (
    .I0(\picorv32/latched_stalu_7515 ),
    .I1(\picorv32/reg_out [29]),
    .I2(\picorv32/alu_out_q [29]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<29> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331211  (
    .I0(\picorv32/latched_stalu_7515 ),
    .I1(\picorv32/reg_out [2]),
    .I2(\picorv32/alu_out_q [2]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331221  (
    .I0(\picorv32/latched_stalu_7515 ),
    .I1(\picorv32/reg_out [30]),
    .I2(\picorv32/alu_out_q [30]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<30> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331231  (
    .I0(\picorv32/latched_stalu_7515 ),
    .I1(\picorv32/reg_out [31]),
    .I2(\picorv32/alu_out_q [31]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<31> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331261  (
    .I0(\picorv32/latched_stalu_7515 ),
    .I1(\picorv32/reg_out [5]),
    .I2(\picorv32/alu_out_q [5]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331271  (
    .I0(\picorv32/latched_stalu_7515 ),
    .I1(\picorv32/reg_out [6]),
    .I2(\picorv32/alu_out_q [6]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331281  (
    .I0(\picorv32/latched_stalu_7515 ),
    .I1(\picorv32/reg_out [7]),
    .I2(\picorv32/alu_out_q [7]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331291  (
    .I0(\picorv32/latched_stalu_7515 ),
    .I1(\picorv32/reg_out [8]),
    .I2(\picorv32/alu_out_q [8]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331301  (
    .I0(\picorv32/latched_stalu_7515 ),
    .I1(\picorv32/reg_out [9]),
    .I2(\picorv32/alu_out_q [9]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata21  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_10_7231 ),
    .I2(\picorv32/reg_op2_2_6759 ),
    .O(\picorv32/mem_la_wdata [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata33  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_11_7232 ),
    .I2(\picorv32/reg_op2_3_6760 ),
    .O(\picorv32/mem_la_wdata [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata41  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_12_7233 ),
    .I2(\picorv32/reg_op2_4_6761 ),
    .O(\picorv32/mem_la_wdata [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata51  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_13_7234 ),
    .I2(\picorv32/reg_op2_5_6762 ),
    .O(\picorv32/mem_la_wdata [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata61  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_14_7235 ),
    .I2(\picorv32/reg_op2_6_6763 ),
    .O(\picorv32/mem_la_wdata [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata71  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_15_7236 ),
    .I2(\picorv32/reg_op2_7_6764 ),
    .O(\picorv32/mem_la_wdata [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata311  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_8_7229 ),
    .I2(\picorv32/reg_op2_0_6757 ),
    .O(\picorv32/mem_la_wdata [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata321  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_9_7230 ),
    .I2(\picorv32/reg_op2_1_6758 ),
    .O(\picorv32/mem_la_wdata [9])
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \picorv32/mem_state[1]_mem_valid_Mux_50_o1  (
    .I0(\picorv32/mem_state [1]),
    .I1(\picorv32/mem_state [0]),
    .O(\picorv32/mem_state[1]_mem_valid_Mux_50_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1110  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<0> ),
    .O(\picorv32/cpuregs_rs1 [0])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1210  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<10> ),
    .O(\picorv32/cpuregs_rs1 [10])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs133  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<11> ),
    .O(\picorv32/cpuregs_rs1 [11])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs141  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<12> ),
    .O(\picorv32/cpuregs_rs1 [12])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs151  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<13> ),
    .O(\picorv32/cpuregs_rs1 [13])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs161  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<14> ),
    .O(\picorv32/cpuregs_rs1 [14])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs171  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<15> ),
    .O(\picorv32/cpuregs_rs1 [15])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs181  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<16> ),
    .O(\picorv32/cpuregs_rs1 [16])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs191  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<17> ),
    .O(\picorv32/cpuregs_rs1 [17])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1101  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<18> ),
    .O(\picorv32/cpuregs_rs1 [18])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1111  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<19> ),
    .O(\picorv32/cpuregs_rs1 [19])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1121  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<1> ),
    .O(\picorv32/cpuregs_rs1 [1])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1131  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<20> ),
    .O(\picorv32/cpuregs_rs1 [20])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1141  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<21> ),
    .O(\picorv32/cpuregs_rs1 [21])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1151  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<22> ),
    .O(\picorv32/cpuregs_rs1 [22])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1161  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<23> ),
    .O(\picorv32/cpuregs_rs1 [23])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1171  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<24> ),
    .O(\picorv32/cpuregs_rs1 [24])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1181  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<25> ),
    .O(\picorv32/cpuregs_rs1 [25])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1191  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<26> ),
    .O(\picorv32/cpuregs_rs1 [26])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1201  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<27> ),
    .O(\picorv32/cpuregs_rs1 [27])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1211  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<28> ),
    .O(\picorv32/cpuregs_rs1 [28])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1221  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<29> ),
    .O(\picorv32/cpuregs_rs1 [29])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1231  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<2> ),
    .O(\picorv32/cpuregs_rs1 [2])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1241  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<30> ),
    .O(\picorv32/cpuregs_rs1 [30])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1251  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<31> ),
    .O(\picorv32/cpuregs_rs1 [31])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1261  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<3> ),
    .O(\picorv32/cpuregs_rs1 [3])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1271  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<4> ),
    .O(\picorv32/cpuregs_rs1 [4])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1281  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<5> ),
    .O(\picorv32/cpuregs_rs1 [5])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1291  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<6> ),
    .O(\picorv32/cpuregs_rs1 [6])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1301  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<7> ),
    .O(\picorv32/cpuregs_rs1 [7])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1311  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<8> ),
    .O(\picorv32/cpuregs_rs1 [8])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1321  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<9> ),
    .O(\picorv32/cpuregs_rs1 [9])
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \picorv32/cpu_state_cpu_state[7]_PWR_11_o_equal_498_o1  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .O(\picorv32/cpu_state[7]_PWR_11_o_equal_498_o )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \picorv32/cpu_state_cpu_state[7]_GND_2_o_equal_503_o1  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_equal_503_o )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \picorv32/cpu_state_cpu_state[7]_GND_2_o_equal_505_o1  (
    .I0(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_equal_505_o )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/out311  (
    .I0(\picorv32/is_lb_lh_lw_lbu_lhu_7284 ),
    .I1(\picorv32/is_alu_reg_imm_7283 ),
    .I2(\picorv32/instr_jalr_7285 ),
    .O(\picorv32/PWR_11_o_instr_jalr_equal_273_o )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/out301  (
    .I0(\picorv32/instr_lhu_7287 ),
    .I1(\picorv32/instr_lw_7286 ),
    .I2(\picorv32/instr_lbu_7288 ),
    .O(\picorv32/instr_lbu_reduce_or_152_o )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/out291  (
    .I0(\picorv32/instr_bltu_7290 ),
    .I1(\picorv32/instr_sltu_7289 ),
    .I2(\picorv32/instr_sltiu_7291 ),
    .O(\picorv32/instr_sltiu_reduce_or_151_o )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/out281  (
    .I0(\picorv32/instr_blt_7293 ),
    .I1(\picorv32/instr_slt_7292 ),
    .I2(\picorv32/instr_slti_7294 ),
    .O(\picorv32/instr_slti_reduce_or_150_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/out271  (
    .I0(\picorv32/instr_lui_7297 ),
    .I1(\picorv32/instr_auipc_7296 ),
    .O(\picorv32/PWR_11_o_instr_lui_equal_272_o )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/out261  (
    .I0(\picorv32/instr_auipc_7296 ),
    .I1(\picorv32/instr_jal_7295 ),
    .I2(\picorv32/instr_lui_7297 ),
    .O(\picorv32/instr_lui_reduce_or_148_o )
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \picorv32/GND_2_o_GND_2_o_equal_459_o<4>1  (
    .I0(\picorv32/reg_sh [4]),
    .I1(\picorv32/reg_sh [3]),
    .I2(\picorv32/reg_sh [2]),
    .I3(\picorv32/reg_sh [1]),
    .I4(\picorv32/reg_sh [0]),
    .O(\picorv32/GND_2_o_GND_2_o_equal_459_o )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \picorv32/mem_rdata_q[14]_GND_2_o_equal_178_o<14>1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/mem_rdata_q[14]_GND_2_o_equal_178_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/_n1373<0>1  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7416 ),
    .O(\picorv32/_n1373 [0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<11>1  (
    .I0(\picorv32/_n1371 [0]),
    .I1(\picorv32/decoded_imm_uj [11]),
    .I2(\picorv32/instr_jal_7295 ),
    .I3(\picorv32/_n1375 [0]),
    .I4(\picorv32/mem_rdata_q [7]),
    .I5(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7416 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<20>1  (
    .I0(\picorv32/_n1375 [0]),
    .I1(\picorv32/mem_rdata_q [20]),
    .I2(\picorv32/PWR_11_o_instr_lui_equal_272_o ),
    .I3(\picorv32/_n1367 [20]),
    .I4(\picorv32/_n1371 [0]),
    .I5(\picorv32/_n1373 [0]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<20> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<21>1  (
    .I0(\picorv32/_n1375 [0]),
    .I1(\picorv32/mem_rdata_q [21]),
    .I2(\picorv32/PWR_11_o_instr_lui_equal_272_o ),
    .I3(\picorv32/_n1367 [20]),
    .I4(\picorv32/_n1371 [0]),
    .I5(\picorv32/_n1373 [0]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<21> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<22>1  (
    .I0(\picorv32/_n1375 [0]),
    .I1(\picorv32/mem_rdata_q [22]),
    .I2(\picorv32/PWR_11_o_instr_lui_equal_272_o ),
    .I3(\picorv32/_n1367 [20]),
    .I4(\picorv32/_n1371 [0]),
    .I5(\picorv32/_n1373 [0]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<22> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<23>1  (
    .I0(\picorv32/_n1375 [0]),
    .I1(\picorv32/mem_rdata_q [23]),
    .I2(\picorv32/PWR_11_o_instr_lui_equal_272_o ),
    .I3(\picorv32/_n1367 [20]),
    .I4(\picorv32/_n1371 [0]),
    .I5(\picorv32/_n1373 [0]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<23> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<24>1  (
    .I0(\picorv32/_n1375 [0]),
    .I1(\picorv32/mem_rdata_q [24]),
    .I2(\picorv32/PWR_11_o_instr_lui_equal_272_o ),
    .I3(\picorv32/_n1367 [20]),
    .I4(\picorv32/_n1371 [0]),
    .I5(\picorv32/_n1373 [0]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<25>1  (
    .I0(\picorv32/_n1375 [0]),
    .I1(\picorv32/mem_rdata_q [25]),
    .I2(\picorv32/PWR_11_o_instr_lui_equal_272_o ),
    .I3(\picorv32/_n1367 [20]),
    .I4(\picorv32/_n1371 [0]),
    .I5(\picorv32/_n1373 [0]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<26>1  (
    .I0(\picorv32/_n1375 [0]),
    .I1(\picorv32/mem_rdata_q [26]),
    .I2(\picorv32/PWR_11_o_instr_lui_equal_272_o ),
    .I3(\picorv32/_n1367 [20]),
    .I4(\picorv32/_n1371 [0]),
    .I5(\picorv32/_n1373 [0]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<27>1  (
    .I0(\picorv32/_n1375 [0]),
    .I1(\picorv32/mem_rdata_q [27]),
    .I2(\picorv32/PWR_11_o_instr_lui_equal_272_o ),
    .I3(\picorv32/_n1367 [20]),
    .I4(\picorv32/_n1371 [0]),
    .I5(\picorv32/_n1373 [0]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<28>1  (
    .I0(\picorv32/_n1375 [0]),
    .I1(\picorv32/mem_rdata_q [28]),
    .I2(\picorv32/PWR_11_o_instr_lui_equal_272_o ),
    .I3(\picorv32/_n1367 [20]),
    .I4(\picorv32/_n1371 [0]),
    .I5(\picorv32/_n1373 [0]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<28> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<29>1  (
    .I0(\picorv32/_n1375 [0]),
    .I1(\picorv32/mem_rdata_q [29]),
    .I2(\picorv32/PWR_11_o_instr_lui_equal_272_o ),
    .I3(\picorv32/_n1367 [20]),
    .I4(\picorv32/_n1371 [0]),
    .I5(\picorv32/_n1373 [0]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<30>1  (
    .I0(\picorv32/_n1375 [0]),
    .I1(\picorv32/mem_rdata_q [30]),
    .I2(\picorv32/PWR_11_o_instr_lui_equal_272_o ),
    .I3(\picorv32/_n1367 [20]),
    .I4(\picorv32/_n1371 [0]),
    .I5(\picorv32/_n1373 [0]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/_n1375<0>1  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/is_sb_sh_sw_7500 ),
    .O(\picorv32/_n1375 [0])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \picorv32/out131  (
    .I0(\picorv32/instr_getq_7459 ),
    .I1(\picorv32/instr_setq_7458 ),
    .I2(\picorv32/instr_retirq_7502 ),
    .I3(\picorv32/instr_maskirq_7457 ),
    .O(\picorv32/PWR_11_o_reduce_or_441_o )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \picorv32/mem_rdata_q[14]_GND_2_o_equal_179_o<14>1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/mem_rdata_q[14]_GND_2_o_equal_179_o )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/mem_rdata_q[14]_GND_2_o_equal_194_o<14>1  (
    .I0(\picorv32/mem_rdata_q [13]),
    .I1(\picorv32/mem_rdata_q [14]),
    .I2(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/mem_rdata_q[14]_GND_2_o_equal_194_o )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \picorv32/mem_rdata_q[14]_GND_2_o_equal_186_o<14>1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [12]),
    .I2(\picorv32/mem_rdata_q [13]),
    .O(\picorv32/mem_rdata_q[14]_GND_2_o_equal_186_o )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \picorv32/mem_rdata_q[14]_PWR_11_o_equal_183_o<14>1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_183_o )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/mem_rdata_q[14]_PWR_11_o_equal_182_o<14>1  (
    .I0(\picorv32/mem_rdata_q [13]),
    .I1(\picorv32/mem_rdata_q [12]),
    .I2(\picorv32/mem_rdata_q [14]),
    .O(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_182_o )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/mem_rdata_q[14]_PWR_11_o_equal_181_o<14>1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_181_o )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \picorv32/mem_rdata_q[14]_PWR_11_o_equal_180_o<14>1  (
    .I0(\picorv32/mem_rdata_q [13]),
    .I1(\picorv32/mem_rdata_q [12]),
    .I2(\picorv32/mem_rdata_q [14]),
    .O(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_180_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/mem_do_prefetch_mem_do_rinst_OR_577_o1  (
    .I0(\picorv32/mem_do_prefetch_7398 ),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .O(\picorv32/mem_do_prefetch_mem_do_rinst_OR_577_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/PWR_11_o_instr_ori_equal_327_o1  (
    .I0(\picorv32/instr_ori_7409 ),
    .I1(\picorv32/instr_or_7401 ),
    .O(\picorv32/PWR_11_o_instr_ori_equal_327_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/PWR_11_o_instr_xori_equal_326_o1  (
    .I0(\picorv32/instr_xori_7410 ),
    .I1(\picorv32/instr_xor_7404 ),
    .O(\picorv32/PWR_11_o_instr_xori_equal_326_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/PWR_11_o_instr_slli_equal_461_o1  (
    .I0(\picorv32/instr_slli_7462 ),
    .I1(\picorv32/instr_sll_7405 ),
    .O(\picorv32/PWR_11_o_instr_slli_equal_461_o )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \picorv32/out21  (
    .I0(\picorv32/decoded_imm_uj [11]),
    .I1(\picorv32/decoded_imm_uj [4]),
    .I2(\picorv32/decoded_imm_uj [3]),
    .I3(\picorv32/decoded_imm_uj [2]),
    .I4(\picorv32/decoded_imm_uj [1]),
    .O(\picorv32/decoded_rs2[5]_reduce_or_353_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out11  (
    .I0(\picorv32/decoded_rs1 [1]),
    .I1(\picorv32/decoded_rs1 [0]),
    .I2(\picorv32/decoded_rs1 [5]),
    .I3(\picorv32/decoded_rs1 [4]),
    .I4(\picorv32/decoded_rs1 [3]),
    .I5(\picorv32/decoded_rs1 [2]),
    .O(\picorv32/decoded_rs1[5]_reduce_or_350_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/_n1367<20>1  (
    .I0(\picorv32/decoded_imm_uj [20]),
    .I1(\picorv32/instr_jal_7295 ),
    .O(\picorv32/_n1367 [20])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/_n14451  (
    .I0(\picorv32/instr_retirq_7502 ),
    .I1(\picorv32/instr_setq_7458 ),
    .I2(\picorv32/instr_getq_7459 ),
    .O(\picorv32/_n1445 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/out341  (
    .I0(\picorv32/irq_pending[1] ),
    .I1(\picorv32/irq_pending[4] ),
    .I2(\picorv32/irq_pending[3] ),
    .O(\picorv32/irq_pending[31]_reduce_or_392_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/latched_store_latched_branch_AND_1175_o1  (
    .I0(\picorv32/latched_store_7516 ),
    .I1(\picorv32/latched_branch_7514 ),
    .O(\picorv32/latched_store_latched_branch_AND_1175_o )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o1  (
    .I0(\picorv32/decoder_pseudo_trigger_7578 ),
    .I1(\picorv32/decoder_trigger_7582 ),
    .O(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1101_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/mem_xfer1  (
    .I0(\picorv32/mem_valid_462 ),
    .I1(basesoc_picorv32_mem_ready),
    .O(\picorv32/mem_xfer )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  xilinxasyncresetsynchronizerimpl11 (
    .I0(crg_por[2]),
    .I1(crg_por[3]),
    .I2(crg_por[10]),
    .I3(crg_por[6]),
    .I4(crg_por[8]),
    .I5(crg_por[9]),
    .O(xilinxasyncresetsynchronizerimpl11_7721)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFEFF ))
  xilinxasyncresetsynchronizerimpl12 (
    .I0(crg_por[1]),
    .I1(crg_por[7]),
    .I2(crg_por[0]),
    .I3(crg_pll_lckd),
    .I4(crg_por[4]),
    .I5(crg_por[5]),
    .O(xilinxasyncresetsynchronizerimpl12_7722)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  xilinxasyncresetsynchronizerimpl13 (
    .I0(xilinxasyncresetsynchronizerimpl11_7721),
    .I1(xilinxasyncresetsynchronizerimpl12_7722),
    .O(xilinxasyncresetsynchronizerimpl1)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<3>_SW0  (
    .I0(basesoc_csrbankarray_interface6_bank_bus_dat_r[3]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[3]),
    .I2(basesoc_csrbankarray_interface2_bank_bus_dat_r[3]),
    .I3(basesoc_csrbankarray_interface0_bank_bus_dat_r[3]),
    .I4(basesoc_csrbankarray_interface4_bank_bus_dat_r[3]),
    .I5(basesoc_csrbankarray_interface3_bank_bus_dat_r[3]),
    .O(N0)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFBAAAAAAA ))
  \basesoc_csrcon_dat_r<3>  (
    .I0(N0),
    .I1(memadr_2[1]),
    .I2(memadr_2[0]),
    .I3(memadr_2[2]),
    .I4(basesoc_csrbankarray_sel_r_1205),
    .I5(basesoc_csrbankarray_interface7_bank_bus_dat_r[3]),
    .O(basesoc_csrcon_dat_r[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  n2016_inv_SW0 (
    .I0(crg_por[1]),
    .I1(crg_por[10]),
    .I2(crg_por[0]),
    .I3(crg_por[7]),
    .I4(crg_por[3]),
    .I5(crg_por[2]),
    .O(N243)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  n2016_inv (
    .I0(crg_por[9]),
    .I1(crg_por[8]),
    .I2(crg_por[6]),
    .I3(crg_por[5]),
    .I4(crg_por[4]),
    .I5(N243),
    .O(n2016_inv_3718)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \basesoc_csrcon_dat_r<6>_SW0  (
    .I0(basesoc_csrbankarray_interface3_bank_bus_dat_r[6]),
    .I1(basesoc_csrbankarray_interface2_bank_bus_dat_r[6]),
    .I2(basesoc_csrbankarray_interface0_bank_bus_dat_r[6]),
    .I3(basesoc_csrbankarray_interface7_bank_bus_dat_r[6]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[6]),
    .O(N435)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2AAA ))
  \basesoc_csrcon_dat_r<6>  (
    .I0(basesoc_csrbankarray_sel_r_1205),
    .I1(memadr_2[1]),
    .I2(memadr_2[0]),
    .I3(memadr_2[2]),
    .I4(N435),
    .I5(basesoc_csrbankarray_interface4_bank_bus_dat_r[6]),
    .O(basesoc_csrcon_dat_r[6])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \basesoc_csrcon_dat_r<5>_SW0  (
    .I0(basesoc_csrbankarray_interface3_bank_bus_dat_r[5]),
    .I1(basesoc_csrbankarray_interface2_bank_bus_dat_r[5]),
    .I2(basesoc_csrbankarray_interface0_bank_bus_dat_r[5]),
    .I3(basesoc_csrbankarray_interface7_bank_bus_dat_r[5]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[5]),
    .O(N61)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2A08 ))
  \basesoc_csrcon_dat_r<5>  (
    .I0(basesoc_csrbankarray_sel_r_1205),
    .I1(memadr_2[1]),
    .I2(memadr_2[2]),
    .I3(memadr_2[0]),
    .I4(basesoc_csrbankarray_interface4_bank_bus_dat_r[5]),
    .I5(N61),
    .O(basesoc_csrcon_dat_r[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<1>1  (
    .I0(basesoc_csrbankarray_interface4_bank_bus_dat_r[1]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[1]),
    .I2(basesoc_csrbankarray_interface2_bank_bus_dat_r[1]),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r[1]),
    .I4(basesoc_csrbankarray_interface0_bank_bus_dat_r[1]),
    .I5(basesoc_csrbankarray_interface1_bank_bus_dat_r[1]),
    .O(\basesoc_csrcon_dat_r<1>1_7727 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF22A2 ))
  \basesoc_csrcon_dat_r<1>2  (
    .I0(basesoc_csrbankarray_sel_r_1205),
    .I1(memadr_2[0]),
    .I2(memadr_2[2]),
    .I3(memadr_2[1]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[1]),
    .I5(basesoc_csrbankarray_interface7_bank_bus_dat_r[1]),
    .O(\basesoc_csrcon_dat_r<1>2_7728 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<1>3  (
    .I0(\basesoc_csrcon_dat_r<1>1_7727 ),
    .I1(\basesoc_csrcon_dat_r<1>2_7728 ),
    .O(basesoc_csrcon_dat_r[1])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  _n10594_inv_SW0 (
    .I0(opsis_i2c_scl_r_908),
    .I1(opsis_i2c_sda_r_909),
    .I2(opsis_i2c_sda_i_1455),
    .O(N81)
  );
  LUT6 #(
    .INIT ( 64'hEFE6EFE6FFFFEFE6 ))
  _n10594_inv (
    .I0(opsisi2c_state_FSM_FFd3_1274),
    .I1(opsisi2c_state_FSM_FFd2_1273),
    .I2(opsisi2c_state_FSM_FFd4_1275),
    .I3(opsisi2c_state_FSM_FFd1_1272),
    .I4(opsis_i2c_scl_i_1454),
    .I5(N81),
    .O(_n10594_inv_3605)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re_SW0 (
    .I0(\picorv32/mem_addr [7]),
    .I1(\picorv32/mem_addr [3]),
    .O(N332)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re_SW0_FRB_7730),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_csrbankarray_csrbank4_sel_basesoc_csrbankarray_interface4_bank_bus_we_AND_680_o),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re_3378)
  );
  LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  half_rate_phy_rddata_en1 (
    .I0(half_rate_phy_rddata_sr_2_BRB5_9120),
    .I1(half_rate_phy_rddata_sr_2_BRB10_9121),
    .I2(half_rate_phy_rddata_sr_2_BRB11_9122),
    .I3(half_rate_phy_rddata_sr_2_BRB12_9123),
    .I4(half_rate_phy_rddata_sr_2_BRB13_9124),
    .I5(half_rate_phy_rddata_sr_2_BRB14_9125),
    .O(N7241)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  half_rate_phy_rddata_en2 (
    .I0(half_rate_phy_rddata_sr_2_BRB6_9092),
    .I1(half_rate_phy_rddata_sr_2_BRB7_9093),
    .I2(half_rate_phy_rddata_sr_2_BRB8_9094),
    .I3(half_rate_phy_rddata_sr_2_BRB9_9095),
    .O(N7251)
  );
  LUT6 #(
    .INIT ( 64'h7773666277734440 ))
  half_rate_phy_rddata_en3 (
    .I0(half_rate_phy_rddata_sr_1_BRB0_9061),
    .I1(half_rate_phy_rddata_sr_1_BRB1_9062),
    .I2(half_rate_phy_rddata_sr_1_BRB2_9063),
    .I3(half_rate_phy_rddata_sr_1_BRB3_9064),
    .I4(half_rate_phy_rddata_sr_1_BRB4_9065),
    .I5(half_rate_phy_rddata_sr_1_BRB5_9066),
    .O(half_rate_phy_rddata_sr[1])
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT1  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux100_8_5241),
    .I3(\basesoc_interface_adr[4] ),
    .I4(mux100_71_5245),
    .I5(N121),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT2_SW0  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(mux101_6_5272),
    .I2(mux101_7_5267),
    .O(N141)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT2  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux101_8_5258),
    .I3(\basesoc_interface_adr[4] ),
    .I4(mux101_71_5262),
    .I5(N141),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT3_SW0  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(mux102_6_5236),
    .I2(mux102_7_5231),
    .O(N1610)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT3  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux102_8_5222),
    .I3(\basesoc_interface_adr[4] ),
    .I4(mux102_71_5226),
    .I5(N1610),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT4_SW0  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(mux103_6_5291),
    .I2(mux103_7_5286),
    .O(N181)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT4  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux103_8_5277),
    .I3(\basesoc_interface_adr[4] ),
    .I4(mux103_71_5281),
    .I5(N181),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT5_SW0  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(mux104_6_5310),
    .I2(mux104_7_5305),
    .O(N201)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT5  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux104_8_5296),
    .I3(\basesoc_interface_adr[4] ),
    .I4(mux104_71_5300),
    .I5(N201),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT6_SW0  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(mux105_6_5346),
    .I2(mux105_7_5341),
    .O(N2210)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT6  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux105_8_5332),
    .I3(\basesoc_interface_adr[4] ),
    .I4(mux105_71_5336),
    .I5(N2210),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h00022202888AAA8A ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT7  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(mux106_6_5363),
    .I3(\basesoc_interface_adr[5] ),
    .I4(mux106_71_5354),
    .I5(N242),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h00022202888AAA8A ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT8  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(mux107_6_5327),
    .I3(\basesoc_interface_adr[5] ),
    .I4(mux107_71_5318),
    .I5(N261),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT84  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_ctrl_bus_errors[15]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT83_7740 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT85  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT82 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT83_7740 ),
    .I4(basesoc_ctrl_bus_errors[7]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT74  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_ctrl_bus_errors[14]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT73_7742 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT75  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT72 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT73_7742 ),
    .I4(basesoc_ctrl_bus_errors[6]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT61  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_bus_errors[29]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_29_2149),
    .I5(basesoc_ctrl_storage_full_13_2159),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT6 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT62  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_storage_full_5_2268),
    .I4(basesoc_ctrl_storage_full_21_2260),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT61_7744 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT64  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_ctrl_bus_errors[13]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT63_7746 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT65  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT62_7745 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT63_7746 ),
    .I4(basesoc_ctrl_bus_errors[5]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT51  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_bus_errors[28]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_28_2258),
    .I5(basesoc_ctrl_storage_full_12_2264),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT5 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT52  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_storage_full_4_2269),
    .I4(basesoc_ctrl_storage_full_20_2261),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT51_7748 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT54  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_ctrl_bus_errors[12]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT53_7750 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT55  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT52_7749 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT53_7750 ),
    .I4(basesoc_ctrl_bus_errors[4]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_bus_errors[27]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_27_2150),
    .I5(basesoc_ctrl_storage_full_11_2160),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT4 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT42  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_storage_full_3_2270),
    .I4(basesoc_ctrl_storage_full_19_2155),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT41_7752 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT44  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_ctrl_bus_errors[11]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT43_7754 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT45  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT42_7753 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT43_7754 ),
    .I4(basesoc_ctrl_bus_errors[3]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT31  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_bus_errors[26]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_26_2151),
    .I5(basesoc_ctrl_storage_full_10_2265),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT3 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT32  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_storage_full_2_2163),
    .I4(basesoc_ctrl_storage_full_18_2262),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT31_7756 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT34  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_ctrl_bus_errors[10]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT33_7758 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT35  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT32_7757 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT33_7758 ),
    .I4(basesoc_ctrl_bus_errors[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT21  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_bus_errors[25]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_25_2259),
    .I5(basesoc_ctrl_storage_full_9_2266),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT2 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT22  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_storage_full_1_2164),
    .I4(basesoc_ctrl_storage_full_17_2156),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT21_7760 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT24  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_ctrl_bus_errors[9]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT23_7762 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT25  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT22_7761 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT23_7762 ),
    .I4(basesoc_ctrl_bus_errors[1]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT11  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_bus_errors[24]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_24_2152),
    .I5(basesoc_ctrl_storage_full_8_2161),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT1 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT12  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_storage_full_0_2165),
    .I4(basesoc_ctrl_storage_full_16_2157),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT11_7764 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT14  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_ctrl_bus_errors[8]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT13_7766 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT15  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT12_7765 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT13_7766 ),
    .I4(basesoc_ctrl_bus_errors[0]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT11  (
    .I0(opsisi2c_storage_full_2184),
    .I1(N3051),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT1 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT12  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT1 ),
    .I3(opsis_i2c_slave_addr_storage_full[0]),
    .I4(opsis_i2c_status_storage_full[0]),
    .I5(opsis_i2c_master_storage_full[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT11_7768 )
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT13  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(opsis_i2c_fx2_reset_storage_full_2168),
    .I3(opsisi2c_storage_full_2184),
    .I4(opsis_i2c_shift_reg_storage_full[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT12_7769 )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT14  (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT11_7768 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT12_7769 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_zero_trigger_INV_290_o<31>1  (
    .I0(basesoc_value[13]),
    .I1(basesoc_value[12]),
    .I2(basesoc_value[14]),
    .I3(basesoc_value[15]),
    .I4(basesoc_value[16]),
    .I5(basesoc_value[17]),
    .O(basesoc_zero_trigger_INV_290_o_12[31])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_zero_trigger_INV_290_o<31>2  (
    .I0(basesoc_value[19]),
    .I1(basesoc_value[18]),
    .I2(basesoc_value[20]),
    .I3(basesoc_value[21]),
    .I4(basesoc_value[22]),
    .I5(basesoc_value[23]),
    .O(\basesoc_zero_trigger_INV_290_o<31>1_7771 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_zero_trigger_INV_290_o<31>3  (
    .I0(basesoc_value[1]),
    .I1(basesoc_value[0]),
    .I2(basesoc_value[2]),
    .I3(basesoc_value[3]),
    .I4(basesoc_value[4]),
    .I5(basesoc_value[5]),
    .O(\basesoc_zero_trigger_INV_290_o<31>2_7772 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_zero_trigger_INV_290_o<31>4  (
    .I0(basesoc_value[7]),
    .I1(basesoc_value[6]),
    .I2(basesoc_value[8]),
    .I3(basesoc_value[9]),
    .I4(basesoc_value[10]),
    .I5(basesoc_value[11]),
    .O(\basesoc_zero_trigger_INV_290_o<31>3_7773 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_zero_trigger_INV_290_o<31>5  (
    .I0(basesoc_value[25]),
    .I1(basesoc_value[24]),
    .I2(basesoc_value[26]),
    .I3(basesoc_value[27]),
    .I4(basesoc_value[28]),
    .I5(basesoc_value[29]),
    .O(\basesoc_zero_trigger_INV_290_o<31>4_7774 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \basesoc_zero_trigger_INV_290_o<31>6  (
    .I0(basesoc_value[31]),
    .I1(basesoc_value[30]),
    .O(\basesoc_zero_trigger_INV_290_o<31>5_7775 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \basesoc_zero_trigger_INV_290_o<31>7  (
    .I0(basesoc_zero_trigger_INV_290_o_12[31]),
    .I1(\basesoc_zero_trigger_INV_290_o<31>1_7771 ),
    .I2(\basesoc_zero_trigger_INV_290_o<31>2_7772 ),
    .I3(\basesoc_zero_trigger_INV_290_o<31>3_7773 ),
    .I4(\basesoc_zero_trigger_INV_290_o<31>4_7774 ),
    .I5(\basesoc_zero_trigger_INV_290_o<31>5_7775 ),
    .O(basesoc_zero_trigger_INV_290_o)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT81  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[15]),
    .I2(basesoc_value_status[7]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT8 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT82  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[31]),
    .I4(basesoc_value_status[23]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT8 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT81_7777 )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT86  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_load_storage_full_23_2555),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT85_7779 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT87  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT85_7779 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT84 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT81_7777 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT71  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[14]),
    .I2(basesoc_value_status[6]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT7 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT72  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[30]),
    .I4(basesoc_value_status[22]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT7 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT71_7781 )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT76  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_load_storage_full_22_2556),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT75_7783 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT77  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT75_7783 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT74 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT71_7781 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT61  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[13]),
    .I2(basesoc_value_status[5]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT6 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT62  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[29]),
    .I4(basesoc_value_status[21]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT6 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT61_7785 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2228A0A8000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT63  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_reload_storage_full[5]),
    .I4(basesoc_reload_storage_full_21_2589),
    .I5(basesoc_load_storage_full[5]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT62_7786 )
  );
  LUT6 #(
    .INIT ( 64'h5450141044400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT64  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_load_storage_full_13_2565),
    .I4(basesoc_reload_storage_full_13_2597),
    .I5(basesoc_reload_storage_full_29_2581),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT63_7787 )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT66  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_load_storage_full_21_2557),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT65_7789 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT67  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT65_7789 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT64_7788 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT61_7785 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT51  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[12]),
    .I2(basesoc_value_status[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT5 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT52  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[28]),
    .I4(basesoc_value_status[20]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT5 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT51_7791 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2228A0A8000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT53  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_reload_storage_full[4]),
    .I4(basesoc_reload_storage_full_20_2590),
    .I5(basesoc_load_storage_full[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT52_7792 )
  );
  LUT6 #(
    .INIT ( 64'h5450141044400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT54  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_load_storage_full_12_2566),
    .I4(basesoc_reload_storage_full_12_2598),
    .I5(basesoc_reload_storage_full_28_2582),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT53_7793 )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT56  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_load_storage_full_20_2558),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT55_7795 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT57  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT55_7795 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT54_7794 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT51_7791 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[11]),
    .I2(basesoc_value_status[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT42  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[27]),
    .I4(basesoc_value_status[19]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT4 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT41_7797 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2228A0A8000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT43  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_reload_storage_full[3]),
    .I4(basesoc_reload_storage_full_19_2591),
    .I5(basesoc_load_storage_full[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT42_7798 )
  );
  LUT6 #(
    .INIT ( 64'h5450141044400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT44  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_load_storage_full_11_2567),
    .I4(basesoc_reload_storage_full_11_2599),
    .I5(basesoc_reload_storage_full_27_2583),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT43_7799 )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT46  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_load_storage_full_19_2559),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT45_7801 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT47  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT45_7801 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT44_7800 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT41_7797 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT31  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[10]),
    .I2(basesoc_value_status[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT3 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT32  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[26]),
    .I4(basesoc_value_status[18]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT3 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT31_7803 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2228A0A8000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT33  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_reload_storage_full[2]),
    .I4(basesoc_reload_storage_full_18_2592),
    .I5(basesoc_load_storage_full[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT32_7804 )
  );
  LUT6 #(
    .INIT ( 64'h5450141044400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT34  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_load_storage_full_10_2568),
    .I4(basesoc_reload_storage_full_10_2600),
    .I5(basesoc_reload_storage_full_26_2584),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT33_7805 )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT36  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_load_storage_full_18_2560),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT35_7807 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT37  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT35_7807 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT34_7806 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT31_7803 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT21  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[9]),
    .I2(basesoc_value_status[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT22  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[25]),
    .I4(basesoc_value_status[17]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT2 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT21_7809 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2228A0A8000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT23  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_reload_storage_full[1]),
    .I4(basesoc_reload_storage_full_17_2593),
    .I5(basesoc_load_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT22_7810 )
  );
  LUT6 #(
    .INIT ( 64'h5450141044400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT24  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_load_storage_full_9_2569),
    .I4(basesoc_reload_storage_full_9_2601),
    .I5(basesoc_reload_storage_full_25_2585),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT23_7811 )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT26  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_load_storage_full_17_2561),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT25_7813 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT27  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT25_7813 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT24_7812 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT21_7809 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h2222222222202222 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT14  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT12 ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_load_storage_full_16_2562),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT13_7815 )
  );
  LUT5 #(
    .INIT ( 32'hAAA8AAAA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT15  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_value_status[8]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT14_7816 )
  );
  LUT6 #(
    .INIT ( 64'hD800AAAAD8000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT16  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_zero_pending_2271),
    .I2(basesoc_value_status[16]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(basesoc_value_status[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT15_7817 )
  );
  LUT6 #(
    .INIT ( 64'h1555145405450444 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT17  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_zero_trigger_INV_290_o),
    .I4(basesoc_en_storage_full_2254),
    .I5(basesoc_value_status[24]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT16_7818 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o71  (
    .I0(opsis_i2c_din[2]),
    .I1(opsis_i2c_slave_addr_storage_full[1]),
    .I2(opsis_i2c_din[7]),
    .I3(opsis_i2c_slave_addr_storage_full[6]),
    .I4(opsis_i2c_din[6]),
    .I5(opsis_i2c_slave_addr_storage_full[5]),
    .O(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o7 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o72  (
    .I0(opsis_i2c_din[5]),
    .I1(opsis_i2c_slave_addr_storage_full[4]),
    .I2(opsis_i2c_din[4]),
    .I3(opsis_i2c_slave_addr_storage_full[3]),
    .I4(opsis_i2c_din[3]),
    .I5(opsis_i2c_slave_addr_storage_full[2]),
    .O(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o71_7820 )
  );
  LUT4 #(
    .INIT ( 16'h8008 ))
  \opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o73  (
    .I0(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o7 ),
    .I1(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o71_7820 ),
    .I2(opsis_i2c_din[1]),
    .I3(opsis_i2c_slave_addr_storage_full[0]),
    .O(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o )
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT223  (
    .I0(_n11555),
    .I1(_n11548),
    .I2(dna_status[38]),
    .I3(_n11541),
    .I4(dna_status[46]),
    .I5(dna_status[54]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT222_7822 )
  );
  LUT6 #(
    .INIT ( 64'h1110111055551110 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT226  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT122 ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT225_7824 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT111 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT226_7825 )
  );
  LUT5 #(
    .INIT ( 32'h55550010 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT227  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT122 ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_interface_adr[5] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT227_7826 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA8A888888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT228  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT222_7822 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT227_7826 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT111 ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT2212 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT226_7825 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT228_7827 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT229  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT221 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT228_7827 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT191  (
    .I0(_n11555),
    .I1(_n11548),
    .I2(dna_status[37]),
    .I3(_n11541),
    .I4(dna_status[45]),
    .I5(dna_status[53]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT19 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF07550704 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT192  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[5] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT191_7829 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT193  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT19242 ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(dna_status[29]),
    .I4(dna_status[21]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT192_7830 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT195  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT193_7831 ),
    .I1(_n11522),
    .I2(dna_status[5]),
    .I3(dna_status[13]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT192_7830 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT194_7832 )
  );
  LUT5 #(
    .INIT ( 32'h0808AA08 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT196  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT19 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT191_7829 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT122 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT194_7832 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT111 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT195_7833 )
  );
  LUT6 #(
    .INIT ( 64'h4545404004404044 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT197  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT196_7834 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAA8088 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT198  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1018 ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT223_5740 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT196_7834 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT195_7833 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h0015050444040404 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT101  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\basesoc_interface_adr[4] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT101_7835 )
  );
  LUT5 #(
    .INIT ( 32'h4404FFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT103  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT111 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT102_7836 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT110 ),
    .I3(dna_status[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT122 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT103_7837 )
  );
  LUT4 #(
    .INIT ( 16'hEF45 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT106  (
    .I0(_n11555),
    .I1(dna_status[42]),
    .I2(_n11548),
    .I3(dna_status[50]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT106_7839 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAA80AA80AA80 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT108  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT111 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1018 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT101_7835 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT103_7837 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT107_7840 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA8A8AAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT153  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT122 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT111 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT151_7842 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT110 ),
    .I4(dna_status[4]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT15 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT10 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA8A8AAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT63  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT122 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT111 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT61_7844 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT110 ),
    .I4(dna_status[1]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT6 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA8A8AAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT243  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT122 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT111 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT241_7846 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT110 ),
    .I4(dna_status[7]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT24_7845 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT16 )
  );
  LUT5 #(
    .INIT ( 32'h0E5E0454 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT21  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(memdat_3[0]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(suart_rx_fifo_readable_2279),
    .I4(suart_tx_pending_2276),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h7F775D552A220800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT22  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(suart_eventmanager_storage_full[0]),
    .I4(suart_tx_trigger),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT2 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT21_7848 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_timer_done<8>_SW0  (
    .I0(basesoc_sdram_timer_count[6]),
    .I1(basesoc_sdram_timer_count[4]),
    .I2(basesoc_sdram_timer_count[8]),
    .I3(basesoc_sdram_timer_count[5]),
    .O(N2810)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_sdram_timer_done<8>  (
    .I0(basesoc_sdram_timer_count[1]),
    .I1(basesoc_sdram_timer_count[0]),
    .I2(basesoc_sdram_timer_count[2]),
    .I3(basesoc_sdram_timer_count[3]),
    .I4(basesoc_sdram_timer_count[7]),
    .I5(N2810),
    .O(basesoc_sdram_timer_done)
  );
  LUT6 #(
    .INIT ( 64'h8880808080808080 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In2  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd2-In1_5990 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6013 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd2-In2_7850 ),
    .I3(basesoc_sdram_choose_req_grant_SF90),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd2_1305),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In3_7851 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<3>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1306),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[3]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1307),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[3]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1305),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[3]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<3>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1303),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[3]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1304),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[3]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1310),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[3]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<3>1_7853 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<3>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<3>1_7853 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1308),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[3]),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed7[3]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1309),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[3]),
    .O(rhs_array_muxed7[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<3>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1298),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[3]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1299),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[3]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1297),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[3]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<3>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1295),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[3]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1296),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[3]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1302),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[3]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<3>1_7855 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<3>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<3>1_7855 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1300),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[3]),
    .I3(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[3]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1301),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[3]),
    .O(rhs_array_muxed1[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<4>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1306),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[4]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1307),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[4]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1305),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[4]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<4>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1303),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[4]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1304),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[4]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1310),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[4]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<4>1_7857 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<4>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<4>1_7857 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1308),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[4]),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed7[4]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1309),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[4]),
    .O(rhs_array_muxed7[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<4>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1298),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[4]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1299),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[4]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1297),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[4]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<4>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1295),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[4]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1296),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[4]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1302),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[4]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<4>1_7859 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<4>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<4>1_7859 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1300),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[4]),
    .I3(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[4]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1301),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[4]),
    .O(rhs_array_muxed1[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<5>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1306),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[5]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1307),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[5]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1305),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[5]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<5>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1303),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[5]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1304),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[5]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1310),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[5]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<5>1_7861 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<5>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<5>1_7861 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1308),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[5]),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed7[5]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1309),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[5]),
    .O(rhs_array_muxed7[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<5>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1298),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[5]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1299),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[5]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1297),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[5]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<5>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1295),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[5]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1296),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[5]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1302),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[5]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<5>1_7863 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<5>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<5>1_7863 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1300),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[5]),
    .I3(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[5]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1301),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[5]),
    .O(rhs_array_muxed1[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<6>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1306),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[6]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1307),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[6]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1305),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[6]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<6>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1303),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[6]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1304),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[6]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1310),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[6]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<6>1_7865 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<6>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<6>1_7865 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1308),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[6]),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed7[6]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1309),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[6]),
    .O(rhs_array_muxed7[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<6>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1298),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[6]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1299),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[6]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1297),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[6]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<6>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1295),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[6]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1296),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[6]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1302),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[6]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<6>1_7867 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<6>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<6>1_7867 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1300),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[6]),
    .I3(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[6]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1301),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[6]),
    .O(rhs_array_muxed1[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<7>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1306),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[7]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1307),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[7]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1305),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[7]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<7>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1303),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[7]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1304),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[7]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1310),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[7]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<7>1_7869 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<7>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<7>1_7869 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1308),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[7]),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed7[7]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1309),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[7]),
    .O(rhs_array_muxed7[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<7>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1298),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[7]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1299),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[7]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1297),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[7]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<7>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1295),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[7]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1296),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[7]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1302),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[7]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<7>1_7871 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<7>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<7>1_7871 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1300),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[7]),
    .I3(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[7]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1301),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[7]),
    .O(rhs_array_muxed1[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<8>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1306),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[8]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1307),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[8]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1305),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[8]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<8>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1303),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[8]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1304),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[8]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1310),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[8]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<8>1_7873 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<8>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<8>1_7873 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1308),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[8]),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed7[8]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1309),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[8]),
    .O(rhs_array_muxed7[8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<8>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1298),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[8]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1299),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[8]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1297),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[8]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<8>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1295),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[8]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1296),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[8]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1302),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[8]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<8>1_7875 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<8>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<8>1_7875 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1300),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[8]),
    .I3(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[8]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1301),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[8]),
    .O(rhs_array_muxed1[8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<9>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1306),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[9]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1307),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[9]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1305),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[9]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<9>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1303),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[9]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1304),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[9]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1310),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[9]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<9>1_7877 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<9>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<9>1_7877 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1308),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[9]),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed7[9]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1309),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[9]),
    .O(rhs_array_muxed7[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<9>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1298),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[9]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1299),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[9]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1297),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[9]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<9>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1295),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[9]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1296),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[9]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1302),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[9]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<9>1_7879 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<9>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<9>1_7879 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1300),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[9]),
    .I3(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[9]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1301),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[9]),
    .O(rhs_array_muxed1[9])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1310),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1303),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[13])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1308),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1309),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>1_7881 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1306),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1307),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>2_7882 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1304),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1305),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>3_7883 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>5  (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed7[13]),
    .I1(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>1_7881 ),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>2_7882 ),
    .I3(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>3_7883 ),
    .O(rhs_array_muxed7[13])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1302),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1295),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[13])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1300),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1301),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>1_7885 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1298),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1299),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>2_7886 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1296),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1297),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>3_7887 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>5  (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[13]),
    .I1(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>1_7885 ),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>2_7886 ),
    .I3(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>3_7887 ),
    .O(rhs_array_muxed1[13])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1310),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1303),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[2])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1308),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1309),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>1_7889 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1306),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1307),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>2_7890 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1304),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1305),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>3_7891 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>5  (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed7[2]),
    .I1(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>1_7889 ),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>2_7890 ),
    .I3(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>3_7891 ),
    .O(rhs_array_muxed7[2])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1302),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1295),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[2])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1300),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1301),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>1_7893 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1298),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1299),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>2_7894 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1296),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1297),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>3_7895 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>5  (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[2]),
    .I1(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>1_7893 ),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>2_7894 ),
    .I3(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>3_7895 ),
    .O(rhs_array_muxed1[2])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1310),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1303),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[1])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1308),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1309),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>1_7897 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1306),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1307),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>2_7898 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1304),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1305),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>3_7899 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>5  (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed7[1]),
    .I1(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>1_7897 ),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>2_7898 ),
    .I3(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>3_7899 ),
    .O(rhs_array_muxed7[1])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1302),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1295),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[1])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1300),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1301),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>1_7901 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1298),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1299),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>2_7902 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1296),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1297),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>3_7903 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>5  (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[1]),
    .I1(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>1_7901 ),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>2_7902 ),
    .I3(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>3_7903 ),
    .O(rhs_array_muxed1[1])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1310),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1303),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[0])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1308),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1309),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>1_7905 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1306),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1307),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>2_7906 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1304),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1305),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>3_7907 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>5  (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed7[0]),
    .I1(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>1_7905 ),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>2_7906 ),
    .I3(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>3_7907 ),
    .O(rhs_array_muxed7[0])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1302),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1295),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[0])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1300),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1301),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>1_7909 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1298),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1299),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>2_7910 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1296),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1297),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>3_7911 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>5  (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[0]),
    .I1(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>1_7909 ),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>2_7910 ),
    .I3(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>3_7911 ),
    .O(rhs_array_muxed1[0])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1310),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1303),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[12])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1308),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1309),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>1_7913 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1306),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1307),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>2_7914 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1304),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1305),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>3_7915 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>5  (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed7[12]),
    .I1(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>1_7913 ),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>2_7914 ),
    .I3(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>3_7915 ),
    .O(rhs_array_muxed7[12])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1302),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1295),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[12])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1300),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1301),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>1_7917 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1298),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1299),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>2_7918 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1296),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1297),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>3_7919 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>5  (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[12]),
    .I1(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>1_7917 ),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>2_7918 ),
    .I3(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>3_7919 ),
    .O(rhs_array_muxed1[12])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done32 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[24]),
    .I3(basesoc_rom_bus_dat_r[24]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done1)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done33 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[88]),
    .I3(basesoc_dat_w[24]),
    .I4(basesoc_dat_w[56]),
    .I5(basesoc_dat_w[120]),
    .O(basesoc_done2)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done34 (
    .I0(basesoc_done1),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done2),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[24]),
    .O(basesoc_done_mmx_out)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done110 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[25]),
    .I3(basesoc_rom_bus_dat_r[25]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done11)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[89]),
    .I3(basesoc_dat_w[25]),
    .I4(basesoc_dat_w[57]),
    .I5(basesoc_dat_w[121]),
    .O(basesoc_done12)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done112 (
    .I0(basesoc_done11),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done12),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[25]),
    .O(basesoc_done_mmx_out1)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done210 (
    .I0(basesoc_bus_wishbone_dat_r[4]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[4]),
    .O(basesoc_done21)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  basesoc_done211 (
    .I0(basesoc_done),
    .I1(basesoc_done21),
    .I2(basesoc_rom_bus_dat_r[4]),
    .I3(basesoc_slave_sel_r[0]),
    .O(basesoc_done22)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done212 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[68]),
    .I3(basesoc_dat_w[4]),
    .I4(basesoc_dat_w[36]),
    .I5(basesoc_dat_w[100]),
    .O(basesoc_done23)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done213 (
    .I0(basesoc_done22),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done23),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[4]),
    .O(basesoc_done_mmx_out10)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done35 (
    .I0(basesoc_bus_wishbone_dat_r[5]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[5]),
    .O(basesoc_done3)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  basesoc_done36 (
    .I0(basesoc_done),
    .I1(basesoc_done3),
    .I2(basesoc_rom_bus_dat_r[5]),
    .I3(basesoc_slave_sel_r[0]),
    .O(basesoc_done31)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done37 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[69]),
    .I3(basesoc_dat_w[5]),
    .I4(basesoc_dat_w[37]),
    .I5(basesoc_dat_w[101]),
    .O(basesoc_done32_7929)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done38 (
    .I0(basesoc_done31),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done32_7929),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[5]),
    .O(basesoc_done_mmx_out11)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done41 (
    .I0(basesoc_bus_wishbone_dat_r[6]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[6]),
    .O(basesoc_done4)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  basesoc_done42 (
    .I0(basesoc_done),
    .I1(basesoc_done4),
    .I2(basesoc_rom_bus_dat_r[6]),
    .I3(basesoc_slave_sel_r[0]),
    .O(basesoc_done41_7931)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done43 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[70]),
    .I3(basesoc_dat_w[6]),
    .I4(basesoc_dat_w[38]),
    .I5(basesoc_dat_w[102]),
    .O(basesoc_done42_7932)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done44 (
    .I0(basesoc_done41_7931),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done42_7932),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[6]),
    .O(basesoc_done_mmx_out12)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done51 (
    .I0(basesoc_bus_wishbone_dat_r[0]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[0]),
    .O(basesoc_done5)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  basesoc_done52 (
    .I0(basesoc_done),
    .I1(basesoc_done5),
    .I2(basesoc_rom_bus_dat_r[0]),
    .I3(basesoc_slave_sel_r[0]),
    .O(basesoc_done51_7934)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done53 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[64]),
    .I3(basesoc_dat_w[0]),
    .I4(basesoc_dat_w[32]),
    .I5(basesoc_dat_w[96]),
    .O(basesoc_done52_7935)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done54 (
    .I0(basesoc_done51_7934),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done52_7935),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[0]),
    .O(basesoc_done_mmx_out13)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done61 (
    .I0(basesoc_bus_wishbone_dat_r[7]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[7]),
    .O(basesoc_done6)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  basesoc_done62 (
    .I0(basesoc_done),
    .I1(basesoc_done6),
    .I2(basesoc_rom_bus_dat_r[7]),
    .I3(basesoc_slave_sel_r[0]),
    .O(basesoc_done61_7937)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done63 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[71]),
    .I3(basesoc_dat_w[7]),
    .I4(basesoc_dat_w[39]),
    .I5(basesoc_dat_w[103]),
    .O(basesoc_done62_7938)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done64 (
    .I0(basesoc_done61_7937),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done62_7938),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[7]),
    .O(basesoc_done_mmx_out14)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done71 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[8]),
    .I3(basesoc_rom_bus_dat_r[8]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done7)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done72 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[72]),
    .I3(basesoc_dat_w[8]),
    .I4(basesoc_dat_w[40]),
    .I5(basesoc_dat_w[104]),
    .O(basesoc_done71_7940)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done73 (
    .I0(basesoc_done7),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done71_7940),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[8]),
    .O(basesoc_done_mmx_out15)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done81 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[9]),
    .I3(basesoc_rom_bus_dat_r[9]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done8)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done82 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[73]),
    .I3(basesoc_dat_w[9]),
    .I4(basesoc_dat_w[41]),
    .I5(basesoc_dat_w[105]),
    .O(basesoc_done81_7942)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done83 (
    .I0(basesoc_done8),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done81_7942),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[9]),
    .O(basesoc_done_mmx_out16)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done91 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[10]),
    .I3(basesoc_rom_bus_dat_r[10]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done9)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done92 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[74]),
    .I3(basesoc_dat_w[10]),
    .I4(basesoc_dat_w[42]),
    .I5(basesoc_dat_w[106]),
    .O(basesoc_done91_7944)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done93 (
    .I0(basesoc_done9),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done91_7944),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[10]),
    .O(basesoc_done_mmx_out17)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done101 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[11]),
    .I3(basesoc_rom_bus_dat_r[11]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done10)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done102 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[75]),
    .I3(basesoc_dat_w[11]),
    .I4(basesoc_dat_w[43]),
    .I5(basesoc_dat_w[107]),
    .O(basesoc_done101_7946)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done103 (
    .I0(basesoc_done10),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done101_7946),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[11]),
    .O(basesoc_done_mmx_out18)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done113 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[12]),
    .I3(basesoc_rom_bus_dat_r[12]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done111_7947)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done114 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[76]),
    .I3(basesoc_dat_w[12]),
    .I4(basesoc_dat_w[44]),
    .I5(basesoc_dat_w[108]),
    .O(basesoc_done112_7948)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done115 (
    .I0(basesoc_done111_7947),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done112_7948),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[12]),
    .O(basesoc_done_mmx_out19)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done121 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[26]),
    .I3(basesoc_rom_bus_dat_r[26]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done121_7949)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[90]),
    .I3(basesoc_dat_w[26]),
    .I4(basesoc_dat_w[58]),
    .I5(basesoc_dat_w[122]),
    .O(basesoc_done122_7950)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done123 (
    .I0(basesoc_done121_7949),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done122_7950),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[26]),
    .O(basesoc_done_mmx_out2)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done131 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[13]),
    .I3(basesoc_rom_bus_dat_r[13]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done13)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done132 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[77]),
    .I3(basesoc_dat_w[13]),
    .I4(basesoc_dat_w[45]),
    .I5(basesoc_dat_w[109]),
    .O(basesoc_done131_7952)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done133 (
    .I0(basesoc_done13),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done131_7952),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[13]),
    .O(basesoc_done_mmx_out20)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done141 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[14]),
    .I3(basesoc_rom_bus_dat_r[14]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done14)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done142 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[78]),
    .I3(basesoc_dat_w[14]),
    .I4(basesoc_dat_w[46]),
    .I5(basesoc_dat_w[110]),
    .O(basesoc_done141_7954)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done143 (
    .I0(basesoc_done14),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done141_7954),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[14]),
    .O(basesoc_done_mmx_out21)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done151 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[15]),
    .I3(basesoc_rom_bus_dat_r[15]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done15)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done152 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[79]),
    .I3(basesoc_dat_w[15]),
    .I4(basesoc_dat_w[47]),
    .I5(basesoc_dat_w[111]),
    .O(basesoc_done151_7956)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done153 (
    .I0(basesoc_done15),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done151_7956),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[15]),
    .O(basesoc_done_mmx_out22)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done161 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[16]),
    .I3(basesoc_rom_bus_dat_r[16]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done16)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done162 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[80]),
    .I3(basesoc_dat_w[16]),
    .I4(basesoc_dat_w[48]),
    .I5(basesoc_dat_w[112]),
    .O(basesoc_done161_7958)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done163 (
    .I0(basesoc_done16),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done161_7958),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[16]),
    .O(basesoc_done_mmx_out23)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done171 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[17]),
    .I3(basesoc_rom_bus_dat_r[17]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done17)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done172 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[81]),
    .I3(basesoc_dat_w[17]),
    .I4(basesoc_dat_w[49]),
    .I5(basesoc_dat_w[113]),
    .O(basesoc_done171_7960)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done173 (
    .I0(basesoc_done17),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done171_7960),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[17]),
    .O(basesoc_done_mmx_out24)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done181 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[18]),
    .I3(basesoc_rom_bus_dat_r[18]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done18)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done182 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[82]),
    .I3(basesoc_dat_w[18]),
    .I4(basesoc_dat_w[50]),
    .I5(basesoc_dat_w[114]),
    .O(basesoc_done181_7962)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done183 (
    .I0(basesoc_done18),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done181_7962),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[18]),
    .O(basesoc_done_mmx_out25)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done191 (
    .I0(basesoc_bus_wishbone_dat_r[1]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[1]),
    .O(basesoc_done19)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  basesoc_done192 (
    .I0(basesoc_done),
    .I1(basesoc_done19),
    .I2(basesoc_rom_bus_dat_r[1]),
    .I3(basesoc_slave_sel_r[0]),
    .O(basesoc_done191_7964)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done193 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[65]),
    .I3(basesoc_dat_w[1]),
    .I4(basesoc_dat_w[33]),
    .I5(basesoc_dat_w[97]),
    .O(basesoc_done192_7965)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done194 (
    .I0(basesoc_done191_7964),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done192_7965),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[1]),
    .O(basesoc_done_mmx_out26)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done201 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[19]),
    .I3(basesoc_rom_bus_dat_r[19]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done20)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done202 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[83]),
    .I3(basesoc_dat_w[19]),
    .I4(basesoc_dat_w[51]),
    .I5(basesoc_dat_w[115]),
    .O(basesoc_done201_7967)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done203 (
    .I0(basesoc_done20),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done201_7967),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[19]),
    .O(basesoc_done_mmx_out27)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done214 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[20]),
    .I3(basesoc_rom_bus_dat_r[20]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done211_7968)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done215 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[84]),
    .I3(basesoc_dat_w[20]),
    .I4(basesoc_dat_w[52]),
    .I5(basesoc_dat_w[116]),
    .O(basesoc_done212_7969)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done216 (
    .I0(basesoc_done211_7968),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done212_7969),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[20]),
    .O(basesoc_done_mmx_out28)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done221 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[21]),
    .I3(basesoc_rom_bus_dat_r[21]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done221_7970)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done222 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[85]),
    .I3(basesoc_dat_w[21]),
    .I4(basesoc_dat_w[53]),
    .I5(basesoc_dat_w[117]),
    .O(basesoc_done222_7971)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done223 (
    .I0(basesoc_done221_7970),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done222_7971),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[21]),
    .O(basesoc_done_mmx_out29)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done231 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[27]),
    .I3(basesoc_rom_bus_dat_r[27]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done231_7972)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done232 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[91]),
    .I3(basesoc_dat_w[27]),
    .I4(basesoc_dat_w[59]),
    .I5(basesoc_dat_w[123]),
    .O(basesoc_done232_7973)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done233 (
    .I0(basesoc_done231_7972),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done232_7973),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[27]),
    .O(basesoc_done_mmx_out3)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done241 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[22]),
    .I3(basesoc_rom_bus_dat_r[22]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done24)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done242 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[86]),
    .I3(basesoc_dat_w[22]),
    .I4(basesoc_dat_w[54]),
    .I5(basesoc_dat_w[118]),
    .O(basesoc_done241_7975)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done243 (
    .I0(basesoc_done24),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done241_7975),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[22]),
    .O(basesoc_done_mmx_out30)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done251 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[23]),
    .I3(basesoc_rom_bus_dat_r[23]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done25)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done252 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[87]),
    .I3(basesoc_dat_w[23]),
    .I4(basesoc_dat_w[55]),
    .I5(basesoc_dat_w[119]),
    .O(basesoc_done251_7977)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done253 (
    .I0(basesoc_done25),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done251_7977),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[23]),
    .O(basesoc_done_mmx_out31)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done261 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[28]),
    .I3(basesoc_rom_bus_dat_r[28]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done26)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done262 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[92]),
    .I3(basesoc_dat_w[28]),
    .I4(basesoc_dat_w[60]),
    .I5(basesoc_dat_w[124]),
    .O(basesoc_done261_7979)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done263 (
    .I0(basesoc_done26),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done261_7979),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[28]),
    .O(basesoc_done_mmx_out4)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done271 (
    .I0(basesoc_bus_wishbone_dat_r[2]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[2]),
    .O(basesoc_done27)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  basesoc_done272 (
    .I0(basesoc_done),
    .I1(basesoc_done27),
    .I2(basesoc_rom_bus_dat_r[2]),
    .I3(basesoc_slave_sel_r[0]),
    .O(basesoc_done271_7981)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done273 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[66]),
    .I3(basesoc_dat_w[2]),
    .I4(basesoc_dat_w[34]),
    .I5(basesoc_dat_w[98]),
    .O(basesoc_done272_7982)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done274 (
    .I0(basesoc_done271_7981),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done272_7982),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[2]),
    .O(basesoc_done_mmx_out5)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done281 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[29]),
    .I3(basesoc_rom_bus_dat_r[29]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done28)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done282 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[93]),
    .I3(basesoc_dat_w[29]),
    .I4(basesoc_dat_w[61]),
    .I5(basesoc_dat_w[125]),
    .O(basesoc_done281_7984)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done283 (
    .I0(basesoc_done28),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done281_7984),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[29]),
    .O(basesoc_done_mmx_out6)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done291 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[30]),
    .I3(basesoc_rom_bus_dat_r[30]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done29)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done292 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[94]),
    .I3(basesoc_dat_w[30]),
    .I4(basesoc_dat_w[62]),
    .I5(basesoc_dat_w[126]),
    .O(basesoc_done291_7986)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done293 (
    .I0(basesoc_done29),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done291_7986),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[30]),
    .O(basesoc_done_mmx_out7)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done301 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[31]),
    .I3(basesoc_rom_bus_dat_r[31]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done30)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done302 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[95]),
    .I3(basesoc_dat_w[31]),
    .I4(basesoc_dat_w[63]),
    .I5(basesoc_dat_w[127]),
    .O(basesoc_done301_7988)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done303 (
    .I0(basesoc_done30),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done301_7988),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[31]),
    .O(basesoc_done_mmx_out8)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done311 (
    .I0(basesoc_bus_wishbone_dat_r[3]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[3]),
    .O(basesoc_done311_7989)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  basesoc_done312 (
    .I0(basesoc_done),
    .I1(basesoc_done311_7989),
    .I2(basesoc_rom_bus_dat_r[3]),
    .I3(basesoc_slave_sel_r[0]),
    .O(basesoc_done312_7990)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done313 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[67]),
    .I3(basesoc_dat_w[3]),
    .I4(basesoc_dat_w[35]),
    .I5(basesoc_dat_w[99]),
    .O(basesoc_done313_7991)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done314 (
    .I0(basesoc_done312_7990),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done313_7991),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[3]),
    .O(basesoc_done_mmx_out9)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n10576_inv1 (
    .I0(basesoc_ctrl_bus_errors[15]),
    .I1(basesoc_ctrl_bus_errors[16]),
    .I2(basesoc_ctrl_bus_errors[14]),
    .I3(basesoc_ctrl_bus_errors[13]),
    .I4(basesoc_ctrl_bus_errors[12]),
    .I5(basesoc_ctrl_bus_errors[11]),
    .O(_n10576_inv1_7992)
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  _n10576_inv2 (
    .I0(basesoc_ctrl_bus_errors[0]),
    .I1(basesoc_ctrl_bus_errors[10]),
    .I2(_n10576_inv1_7992),
    .O(_n10576_inv2_7993)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n10576_inv3 (
    .I0(basesoc_ctrl_bus_errors[26]),
    .I1(basesoc_ctrl_bus_errors[27]),
    .I2(basesoc_ctrl_bus_errors[25]),
    .I3(basesoc_ctrl_bus_errors[24]),
    .I4(basesoc_ctrl_bus_errors[23]),
    .I5(basesoc_ctrl_bus_errors[22]),
    .O(_n10576_inv3_7994)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n10576_inv4 (
    .I0(basesoc_ctrl_bus_errors[20]),
    .I1(basesoc_ctrl_bus_errors[21]),
    .I2(basesoc_ctrl_bus_errors[1]),
    .I3(basesoc_ctrl_bus_errors[19]),
    .I4(basesoc_ctrl_bus_errors[18]),
    .I5(basesoc_ctrl_bus_errors[17]),
    .O(_n10576_inv4_7995)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n10576_inv5 (
    .I0(basesoc_ctrl_bus_errors[8]),
    .I1(basesoc_ctrl_bus_errors[9]),
    .I2(basesoc_ctrl_bus_errors[7]),
    .I3(basesoc_ctrl_bus_errors[6]),
    .I4(basesoc_ctrl_bus_errors[5]),
    .I5(basesoc_ctrl_bus_errors[4]),
    .O(_n10576_inv5_7996)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n10576_inv6 (
    .I0(basesoc_ctrl_bus_errors[31]),
    .I1(basesoc_ctrl_bus_errors[3]),
    .I2(basesoc_ctrl_bus_errors[30]),
    .I3(basesoc_ctrl_bus_errors[2]),
    .I4(basesoc_ctrl_bus_errors[29]),
    .I5(basesoc_ctrl_bus_errors[28]),
    .O(_n10576_inv6_7997)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  _n10576_inv7 (
    .I0(basesoc_done),
    .I1(_n10576_inv3_7994),
    .I2(_n10576_inv4_7995),
    .I3(_n10576_inv5_7996),
    .I4(_n10576_inv6_7997),
    .I5(_n10576_inv2_7993),
    .O(_n10576_inv)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>1  (
    .I0(basesoc_count[1]),
    .I1(basesoc_count[0]),
    .I2(basesoc_count[2]),
    .I3(basesoc_count[3]),
    .I4(basesoc_count[4]),
    .I5(basesoc_count[5]),
    .O(basesoc_done_13[19])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>2  (
    .I0(basesoc_count[7]),
    .I1(basesoc_count[6]),
    .I2(basesoc_count[8]),
    .I3(basesoc_count[9]),
    .I4(basesoc_count[10]),
    .I5(basesoc_count[11]),
    .O(\basesoc_done<19>1_7999 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>3  (
    .I0(basesoc_count[13]),
    .I1(basesoc_count[12]),
    .I2(basesoc_count[14]),
    .I3(basesoc_count[15]),
    .I4(basesoc_count[16]),
    .I5(basesoc_count[17]),
    .O(\basesoc_done<19>2_8000 )
  );
  LUT5 #(
    .INIT ( 32'h10000000 ))
  \basesoc_done<19>4  (
    .I0(basesoc_count[18]),
    .I1(basesoc_count[19]),
    .I2(\basesoc_done<19>1_7999 ),
    .I3(basesoc_done_13[19]),
    .I4(\basesoc_done<19>2_8000 ),
    .O(basesoc_done)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_slave_sel<0><30>11  (
    .I0(\picorv32/mem_addr [23]),
    .I1(\picorv32/mem_addr [25]),
    .I2(\picorv32/mem_addr [22]),
    .I3(\picorv32/mem_addr [21]),
    .I4(\picorv32/mem_addr [20]),
    .I5(\picorv32/mem_addr [19]),
    .O(\basesoc_slave_sel<0><30>12_8001 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \basesoc_slave_sel<0><30>12  (
    .I0(\picorv32/mem_addr [17]),
    .I1(\picorv32/mem_addr [18]),
    .I2(\picorv32/mem_addr [16]),
    .I3(\picorv32/mem_addr [15]),
    .O(\basesoc_slave_sel<0><30>13_8002 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \basesoc_slave_sel<0><30>13  (
    .I0(\basesoc_slave_sel<0><30>12_8001 ),
    .I1(\basesoc_slave_sel<0><30>11_5865 ),
    .I2(\picorv32/mem_addr [29]),
    .I3(\basesoc_slave_sel<0><30>13_8002 ),
    .O(\basesoc_slave_sel<0><30>1 )
  );
  LUT6 #(
    .INIT ( 64'h0202020257020202 ))
  \cache_state_FSM_FFd3-In1  (
    .I0(cache_state_FSM_FFd3_4785),
    .I1(_n6525[23]),
    .I2(\basesoc_tag_do_tag[22]_GND_1_o_equal_824_o ),
    .I3(basesoc_slave_sel[4]),
    .I4(rhs_array_muxed47),
    .I5(cache_state_FSM_FFd1_1314),
    .O(\cache_state_FSM_FFd3-In1_8003 )
  );
  LUT5 #(
    .INIT ( 32'hBB3BAA08 ))
  \cache_state_FSM_FFd3-In2  (
    .I0(basesoc_ack),
    .I1(cache_state_FSM_FFd2_4786),
    .I2(cache_state_FSM_FFd3_4785),
    .I3(cache_state_FSM_FFd1_1314),
    .I4(\cache_state_FSM_FFd3-In1_8003 ),
    .O(\cache_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1310),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1303),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[11])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1308),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1309),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>1_8005 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1306),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1307),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>2_8006 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1304),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1305),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>3_8007 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>5  (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed7[11]),
    .I1(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>1_8005 ),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>2_8006 ),
    .I3(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>3_8007 ),
    .O(rhs_array_muxed7[11])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1302),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1295),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[11])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1300),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1301),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>1_8009 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1298),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1299),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>2_8010 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1296),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1297),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>3_8011 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>5  (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[11]),
    .I1(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>1_8009 ),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>2_8010 ),
    .I3(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>3_8011 ),
    .O(rhs_array_muxed1[11])
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd8-In11_SW0  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_6014 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_6015 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd3_1306),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd4_1307),
    .O(N306)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8880 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd8-In11  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6012 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6013 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1308),
    .I3(N306),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1309),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd7_1310),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd8-In11_5995 )
  );
  LUT6 #(
    .INIT ( 64'h2222222220202000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In2  (
    .I0(basesoc_sdram_choose_req_ce),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6011 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In4 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd8-In11_5995 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd8_1303),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In5 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA2222222 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In3  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_1304),
    .I1(basesoc_sdram_choose_req_ce),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6011 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_6010 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In51 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd1-In5 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<10>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1306),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[10]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1307),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[10]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1305),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[10]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<10>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1303),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[10]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1304),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[10]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1310),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[10]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<10>1_8017 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<10>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<10>1_8017 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1308),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[10]),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed7[10]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1309),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[10]),
    .O(rhs_array_muxed7[10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed101 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1306),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1307),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1305),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed10)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed102 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1303),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1304),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1310),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed101_8019)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed103 (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed101_8019),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1308),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed10),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1309),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .O(rhs_array_muxed10)
  );
  LUT6 #(
    .INIT ( 64'h40FF404040404040 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o2 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_ras),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1304),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6011 ),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1303),
    .I5(basesoc_sdram_bankmachine0_cmd_payload_ras),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o2_8020)
  );
  LUT6 #(
    .INIT ( 64'h40FF404040404040 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o3 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6012 ),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_ras),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd7_1310),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6013 ),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1309),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_ras),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o3_8021)
  );
  LUT6 #(
    .INIT ( 64'h40FF404040404040 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o4 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_6014 ),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_ras),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1308),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_6015 ),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1307),
    .I5(basesoc_sdram_bankmachine4_cmd_payload_ras),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o4_8022)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o1 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1306),
    .I1(bankmachine3_state_FSM_FFd1_1285),
    .I2(Mmux_basesoc_sdram_bankmachine3_cmd_payload_we11_5946),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o1_8023)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o2 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o1_8023),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd2_1305),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_6010 ),
    .I4(bankmachine2_state_FSM_FFd1_1283),
    .I5(Mmux_basesoc_sdram_bankmachine2_cmd_payload_we11_5948),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o2_8024)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o3 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_1304),
    .I1(bankmachine1_state_FSM_FFd1_1281),
    .I2(Mmux_basesoc_sdram_bankmachine1_cmd_payload_we11_5950),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o3_8025)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o4 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o3_8025),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd8_1303),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6011 ),
    .I4(bankmachine0_state_FSM_FFd1_1279),
    .I5(Mmux_basesoc_sdram_bankmachine0_cmd_payload_we11_5952),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o4_8026)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o5 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd7_1310),
    .I1(bankmachine7_state_FSM_FFd1_1293),
    .I2(Mmux_basesoc_sdram_bankmachine7_cmd_payload_we11_5954),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o5_8027)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o6 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6012 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o5_8027),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd6_1309),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6013 ),
    .I4(bankmachine6_state_FSM_FFd1_1291),
    .I5(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we11_5956),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o6_8028)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o7 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd5_1308),
    .I1(bankmachine5_state_FSM_FFd1_1289),
    .I2(Mmux_basesoc_sdram_bankmachine5_cmd_payload_we11_5958),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o7_8029)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o8 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_6014 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o7_8029),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1307),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_6015 ),
    .I4(bankmachine4_state_FSM_FFd1_1287),
    .I5(Mmux_basesoc_sdram_bankmachine4_cmd_payload_we11_5960),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o8_8030)
  );
  LUT6 #(
    .INIT ( 64'h5111400040004000 ))
  Mmux_array_muxed1311 (
    .I0(array_muxed17_INV_395_o2),
    .I1(multiplexer_state_FSM_FFd3_1313),
    .I2(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .I3(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o1),
    .I4(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_246_o),
    .I5(rhs_array_muxed9),
    .O(array_muxed13)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o11 (
    .I0(basesoc_sdram_bankmachine6_cmd_payload_is_read),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1301),
    .I2(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1302),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1300),
    .O(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o11_8031)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o12 (
    .I0(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1298),
    .I2(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1299),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1297),
    .O(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o12_8032)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o13 (
    .I0(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o12_8032),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1295),
    .I3(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o11_8031),
    .I4(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1296),
    .O(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o1)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed91 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1306),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1307),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1305),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed9)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed92 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1303),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1304),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1310),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed91_8034)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed93 (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed91_8034),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1308),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed9),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1309),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_is_read),
    .O(rhs_array_muxed9)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8880 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In11  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5955 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1300),
    .I3(N3410),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1301),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1302),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In11_5908 )
  );
  LUT6 #(
    .INIT ( 64'h5555555544404040 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5951 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5953 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In11_5908 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In51 ),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1297),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1295),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In4 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEA2222222 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1296),
    .I1(basesoc_sdram_choose_cmd_ce),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5949 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5953 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In51 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In4 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In )
  );
  LUT5 #(
    .INIT ( 32'h22222000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5949 ),
    .I2(basesoc_sdram_choose_cmd_grant_SF2),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1298),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In12 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In2_8037 )
  );
  LUT6 #(
    .INIT ( 64'h8880808080808080 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In2  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1_5913 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In2_8037 ),
    .I3(basesoc_sdram_choose_cmd_grant_SF2),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1297),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_8038 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5D08 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In11_5909 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5949 ),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1297),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_8038 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In )
  );
  LUT5 #(
    .INIT ( 32'h22222000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In11 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5961 ),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1299),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In2 )
  );
  LUT6 #(
    .INIT ( 64'h5555555544404040 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5949 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In11_5909 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In31 ),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1299),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1297),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In2_8040 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEA2222222 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1298),
    .I1(basesoc_sdram_choose_cmd_ce),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5961 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5949 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In31 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In2_8040 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hA222222222222222 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1301),
    .I1(basesoc_sdram_choose_cmd_ce),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1_5913 ),
    .I4(basesoc_sdram_choose_cmd_grant_SF2),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5949 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In1_8041 )
  );
  LUT6 #(
    .INIT ( 64'h2222222022202220 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In2  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1300),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In12 ),
    .I4(basesoc_sdram_choose_cmd_grant_SF2),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In11 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In2_8042 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In3  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In1_8041 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In2_8042 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In )
  );
  LUT6 #(
    .INIT ( 64'h00F0CCFCAAFAEEFE ))
  basesoc_sdram_choose_cmd_grant_rhs_array_muxed01 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1297),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1299),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1298),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5961 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5949 ),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed0)
  );
  LUT6 #(
    .INIT ( 64'h00AAF0FACCEEFCFE ))
  basesoc_sdram_choose_cmd_grant_rhs_array_muxed02 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1296),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1295),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1302),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5951 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5955 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5953 ),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed01_8044)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0CAE ))
  basesoc_sdram_choose_cmd_grant_rhs_array_muxed03 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1301),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1300),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I4(basesoc_sdram_choose_cmd_grant_rhs_array_muxed01_8044),
    .I5(basesoc_sdram_choose_cmd_grant_rhs_array_muxed0),
    .O(rhs_array_muxed0)
  );
  LUT6 #(
    .INIT ( 64'h0000FF000808FF08 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas2 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1302),
    .I1(_n6935),
    .I2(basesoc_sdram_cmd_valid_mmx_out7),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5953 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5955 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1_8046)
  );
  LUT6 #(
    .INIT ( 64'h00000808FF00FF08 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas4 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1300),
    .I1(_n7200),
    .I2(basesoc_sdram_cmd_valid_mmx_out5),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas2_8047),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas3_8048)
  );
  LUT6 #(
    .INIT ( 64'h00000808FF00FF08 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas6 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1298),
    .I1(_n6814),
    .I2(basesoc_sdram_cmd_valid_mmx_out3),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas4_8049),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5961 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas5_8050)
  );
  LUT6 #(
    .INIT ( 64'h00000808FF00FF08 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas8 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1296),
    .I1(_n6785),
    .I2(basesoc_sdram_cmd_valid_mmx_out1),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas6_8051),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5951 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5949 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas7_8052)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas9 (
    .I0(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas7_8052),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas5_8050),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas3_8048),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1_8046),
    .O(basesoc_sdram_choose_cmd_cmd_payload_cas)
  );
  LUT6 #(
    .INIT ( 64'h0000AA00C0C0EAC0 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras1 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1295),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1302),
    .I2(basesoc_sdram_bankmachine7_cmd_payload_ras),
    .I3(basesoc_sdram_bankmachine0_cmd_payload_ras),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5953 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5955 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h0000C0C0AA00EAC0 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras2 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1301),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1300),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_ras),
    .I3(basesoc_sdram_bankmachine6_cmd_payload_ras),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras1_8054)
  );
  LUT6 #(
    .INIT ( 64'h0000A0A0CC00ECA0 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras3 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1298),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1299),
    .I2(basesoc_sdram_bankmachine3_cmd_payload_ras),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_ras),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5961 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras2_8055)
  );
  LUT6 #(
    .INIT ( 64'h0000A0A0CC00ECA0 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras4 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1296),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1297),
    .I2(basesoc_sdram_bankmachine1_cmd_payload_ras),
    .I3(basesoc_sdram_bankmachine2_cmd_payload_ras),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5951 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5949 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras3_8056)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras5 (
    .I0(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras3_8056),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras2_8055),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras1_8054),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras),
    .O(basesoc_sdram_choose_cmd_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_read_available1 (
    .I0(basesoc_sdram_bankmachine2_cmd_valid),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine1_cmd_valid),
    .I5(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .O(basesoc_sdram_read_available1_8057)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_read_available2 (
    .I0(basesoc_sdram_bankmachine7_cmd_valid),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine6_cmd_valid),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_is_read),
    .O(basesoc_sdram_read_available2_8058)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_sdram_read_available3 (
    .I0(basesoc_sdram_read_available2_8058),
    .I1(basesoc_sdram_bankmachine4_cmd_valid),
    .I2(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I3(basesoc_sdram_read_available1_8057),
    .I4(basesoc_sdram_bankmachine5_cmd_valid),
    .I5(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .O(basesoc_sdram_read_available)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_write_available1 (
    .I0(basesoc_sdram_bankmachine2_cmd_valid),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine1_cmd_valid),
    .I5(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .O(basesoc_sdram_write_available1_8059)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_write_available2 (
    .I0(basesoc_sdram_bankmachine7_cmd_valid),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine6_cmd_valid),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .O(basesoc_sdram_write_available2_8060)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_sdram_write_available3 (
    .I0(basesoc_sdram_write_available2_8060),
    .I1(basesoc_sdram_bankmachine4_cmd_valid),
    .I2(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I3(basesoc_sdram_write_available1_8059),
    .I4(basesoc_sdram_bankmachine5_cmd_valid),
    .I5(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .O(basesoc_sdram_write_available)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we1 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1295),
    .I1(bankmachine0_state_FSM_FFd1_1279),
    .I2(Mmux_basesoc_sdram_bankmachine0_cmd_payload_we11_5952),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we)
  );
  LUT6 #(
    .INIT ( 64'h0000FF004040FF40 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we2 (
    .I0(bankmachine7_state_FSM_FFd1_1293),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1302),
    .I2(Mmux_basesoc_sdram_bankmachine7_cmd_payload_we11_5954),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5953 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5955 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we1_8062)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we3 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1301),
    .I1(bankmachine6_state_FSM_FFd1_1291),
    .I2(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we11_5956),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we2_8063)
  );
  LUT6 #(
    .INIT ( 64'h00004040FF00FF40 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we4 (
    .I0(bankmachine5_state_FSM_FFd1_1289),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1300),
    .I2(Mmux_basesoc_sdram_bankmachine5_cmd_payload_we11_5958),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we2_8063),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we3_8064)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we5 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1299),
    .I1(bankmachine4_state_FSM_FFd1_1287),
    .I2(Mmux_basesoc_sdram_bankmachine4_cmd_payload_we11_5960),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we4_8065)
  );
  LUT6 #(
    .INIT ( 64'h00004040FF00FF40 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we6 (
    .I0(bankmachine3_state_FSM_FFd1_1285),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1298),
    .I2(Mmux_basesoc_sdram_bankmachine3_cmd_payload_we11_5946),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we4_8065),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5961 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we5_8066)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we7 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1297),
    .I1(bankmachine2_state_FSM_FFd1_1283),
    .I2(Mmux_basesoc_sdram_bankmachine2_cmd_payload_we11_5948),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we6_8067)
  );
  LUT6 #(
    .INIT ( 64'h00004040FF00FF40 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we8 (
    .I0(bankmachine1_state_FSM_FFd1_1281),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1296),
    .I2(Mmux_basesoc_sdram_bankmachine1_cmd_payload_we11_5950),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we6_8067),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5951 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5949 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we7_8068)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we9 (
    .I0(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we7_8068),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we5_8066),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we3_8064),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we1_8062),
    .O(basesoc_sdram_choose_cmd_cmd_payload_we)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o2 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6013 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o1_8069),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1304),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I4(basesoc_sdram_cmd_valid_mmx_out1),
    .I5(_n6785),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o2_8070)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o4 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6011 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o3_8071),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1307),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_6015 ),
    .I4(basesoc_sdram_cmd_valid_mmx_out4),
    .I5(_n6543),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o4_8072)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o6 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_6014 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o5_8073),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd2_1305),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_6010 ),
    .I4(basesoc_sdram_cmd_valid_mmx_out2),
    .I5(_n7039),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o6_8074)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o8 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6012 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o7_8075),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd3_1306),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I4(basesoc_sdram_cmd_valid_mmx_out3),
    .I5(_n6814),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o8_8076)
  );
  LUT6 #(
    .INIT ( 64'h2222222220202000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd3-In2  (
    .I0(basesoc_sdram_choose_req_ce),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_6010 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd3-In2_8077 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd2-In11_5986 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd2_1305),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd3-In3_8078 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA2222222 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd3-In3  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1306),
    .I1(basesoc_sdram_choose_req_ce),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_6010 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_6015 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd3-In31 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd3-In3_8078 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd3-In )
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAA8 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd7-In2  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6013 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd6-In12 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1308),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In2_8079 ),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1309),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd7-In3_8080 )
  );
  LUT6 #(
    .INIT ( 64'hA222222222222222 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd6-In1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd6_1309),
    .I1(basesoc_sdram_choose_req_ce),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd2-In1_5990 ),
    .I4(basesoc_sdram_choose_req_grant_SF90),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_6010 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd6-In1_8082 )
  );
  LUT6 #(
    .INIT ( 64'h2222222022202220 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd6-In2  (
    .I0(basesoc_sdram_choose_req_ce),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6013 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1308),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd6-In12 ),
    .I4(basesoc_sdram_choose_req_grant_SF90),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd6-In11 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd6-In2_8083 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_sdram_choose_req_grant_FSM_FFd6-In3  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd6-In1_8082 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd6-In2_8083 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd6-In )
  );
  LUT6 #(
    .INIT ( 64'h22F222F2FFFF22F2 ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed61 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1306),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1307),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_6015 ),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1305),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_6010 ),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed6)
  );
  LUT6 #(
    .INIT ( 64'h00AAF0FACCEEFCFE ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed62 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_1304),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd8_1303),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd7_1310),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6012 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6011 ),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed61_8085)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0ACE ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed63 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd6_1309),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1308),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6013 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_6014 ),
    .I4(basesoc_sdram_choose_req_grant_rhs_array_muxed6),
    .I5(basesoc_sdram_choose_req_grant_rhs_array_muxed61_8085),
    .O(rhs_array_muxed6)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<10>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1298),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[10]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1299),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[10]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1297),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[10]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<10>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1295),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[10]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1296),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[10]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1302),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[10]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<10>1_8087 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<10>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<10>1_8087 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1300),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[10]),
    .I3(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[10]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1301),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[10]),
    .O(rhs_array_muxed1[10])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \front_panel_done<25>1  (
    .I0(front_panel_count[1]),
    .I1(front_panel_count[0]),
    .I2(front_panel_count[2]),
    .I3(front_panel_count[3]),
    .I4(front_panel_count[4]),
    .I5(front_panel_count[5]),
    .O(front_panel_done_14[25])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \front_panel_done<25>2  (
    .I0(front_panel_count[7]),
    .I1(front_panel_count[6]),
    .I2(front_panel_count[8]),
    .I3(front_panel_count[9]),
    .I4(front_panel_count[10]),
    .I5(front_panel_count[11]),
    .O(\front_panel_done<25>1_8089 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \front_panel_done<25>3  (
    .I0(front_panel_count[13]),
    .I1(front_panel_count[12]),
    .I2(front_panel_count[14]),
    .I3(front_panel_count[15]),
    .I4(front_panel_count[16]),
    .I5(front_panel_count[17]),
    .O(\front_panel_done<25>2_8090 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \front_panel_done<25>4  (
    .I0(front_panel_count[19]),
    .I1(front_panel_count[18]),
    .I2(front_panel_count[20]),
    .I3(front_panel_count[21]),
    .I4(front_panel_count[22]),
    .I5(front_panel_count[23]),
    .O(\front_panel_done<25>3_8091 )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \front_panel_done<25>5  (
    .I0(front_panel_count[25]),
    .I1(front_panel_done_14[25]),
    .I2(front_panel_count[24]),
    .I3(\front_panel_done<25>3_8091 ),
    .I4(\front_panel_done<25>1_8089 ),
    .I5(\front_panel_done<25>2_8090 ),
    .O(front_panel_done)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  _n10588_inv1_SW0 (
    .I0(dna_cnt[3]),
    .I1(dna_cnt[2]),
    .O(N3610)
  );
  LUT6 #(
    .INIT ( 64'h222AAAAAAAAAAAAA ))
  _n10588_inv1 (
    .I0(dna_cnt[0]),
    .I1(dna_cnt[6]),
    .I2(dna_cnt[1]),
    .I3(N3610),
    .I4(dna_cnt[5]),
    .I5(dna_cnt[4]),
    .O(_n10588_inv)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Result<6>1_SW0  (
    .I0(dna_cnt[2]),
    .I1(dna_cnt[4]),
    .O(N381)
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAAAAA ))
  \Result<6>1  (
    .I0(dna_cnt[6]),
    .I1(dna_cnt[1]),
    .I2(dna_cnt[0]),
    .I3(dna_cnt[5]),
    .I4(dna_cnt[3]),
    .I5(N381),
    .O(\Result<6>1_3764 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_17_2449),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_17_2529),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata9)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata92 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[49]),
    .I3(basesoc_dat_w[113]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata9),
    .O(half_rate_phy_dfi_p1_wrdata[17])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_16_2450),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_16_2530),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata8)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata82 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[48]),
    .I3(basesoc_dat_w[112]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata8),
    .O(half_rate_phy_dfi_p1_wrdata[16])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_15_2451),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_15_2531),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata7)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata72 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[47]),
    .I3(basesoc_dat_w[111]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata7),
    .O(half_rate_phy_dfi_p1_wrdata[15])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_14_2452),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_14_2532),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata6)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata62 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[46]),
    .I3(basesoc_dat_w[110]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata6),
    .O(half_rate_phy_dfi_p1_wrdata[14])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_13_2453),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_13_2533),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata5)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata52 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[45]),
    .I3(basesoc_dat_w[109]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata5),
    .O(half_rate_phy_dfi_p1_wrdata[13])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_12_2454),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_12_2534),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata4)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata42 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[44]),
    .I3(basesoc_dat_w[108]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata4),
    .O(half_rate_phy_dfi_p1_wrdata[12])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_9_2457),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_9_2537),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata32_8100)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata322 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[41]),
    .I3(basesoc_dat_w[105]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata32_8100),
    .O(half_rate_phy_dfi_p1_wrdata[9])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_8_2458),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_8_2538),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata31_8101)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata312 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[40]),
    .I3(basesoc_dat_w[104]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata31_8101),
    .O(half_rate_phy_dfi_p1_wrdata[8])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[7]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[7]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata30)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata302 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[39]),
    .I3(basesoc_dat_w[103]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata30),
    .O(half_rate_phy_dfi_p1_wrdata[7])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_11_2455),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_11_2535),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata3)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata32 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[43]),
    .I3(basesoc_dat_w[107]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata3),
    .O(half_rate_phy_dfi_p1_wrdata[11])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[6]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[6]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata29)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata292 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[38]),
    .I3(basesoc_dat_w[102]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata29),
    .O(half_rate_phy_dfi_p1_wrdata[6])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[5]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[5]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata28)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata282 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[37]),
    .I3(basesoc_dat_w[101]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata28),
    .O(half_rate_phy_dfi_p1_wrdata[5])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[4]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[4]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata27)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata272 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[36]),
    .I3(basesoc_dat_w[100]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata27),
    .O(half_rate_phy_dfi_p1_wrdata[4])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[3]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata26)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata262 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[35]),
    .I3(basesoc_dat_w[99]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata26),
    .O(half_rate_phy_dfi_p1_wrdata[3])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_31_2435),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_31_2515),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata25)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata252 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[63]),
    .I3(basesoc_dat_w[127]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata25),
    .O(half_rate_phy_dfi_p1_wrdata[31])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_30_2436),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_30_2516),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata24)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata242 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[62]),
    .I3(basesoc_dat_w[126]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata24),
    .O(half_rate_phy_dfi_p1_wrdata[30])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[2]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata23)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata232 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[34]),
    .I3(basesoc_dat_w[98]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata23),
    .O(half_rate_phy_dfi_p1_wrdata[2])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_29_2437),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_29_2517),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata22_8111)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata222 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[61]),
    .I3(basesoc_dat_w[125]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata22_8111),
    .O(half_rate_phy_dfi_p1_wrdata[29])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_28_2438),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_28_2518),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata21_8112)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata212 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[60]),
    .I3(basesoc_dat_w[124]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata21_8112),
    .O(half_rate_phy_dfi_p1_wrdata[28])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_27_2439),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_27_2519),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata20)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata202 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[59]),
    .I3(basesoc_dat_w[123]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata20),
    .O(half_rate_phy_dfi_p1_wrdata[27])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_10_2456),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_10_2536),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata2)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata22 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[42]),
    .I3(basesoc_dat_w[106]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata2),
    .O(half_rate_phy_dfi_p1_wrdata[10])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_26_2440),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_26_2520),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata19)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata192 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[58]),
    .I3(basesoc_dat_w[122]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata19),
    .O(half_rate_phy_dfi_p1_wrdata[26])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_25_2441),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_25_2521),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata18)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata182 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[57]),
    .I3(basesoc_dat_w[121]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata18),
    .O(half_rate_phy_dfi_p1_wrdata[25])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_24_2442),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_24_2522),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata17)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata172 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[56]),
    .I3(basesoc_dat_w[120]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata17),
    .O(half_rate_phy_dfi_p1_wrdata[24])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_23_2443),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_23_2523),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata16)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata162 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[55]),
    .I3(basesoc_dat_w[119]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata16),
    .O(half_rate_phy_dfi_p1_wrdata[23])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_22_2444),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_22_2524),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata15)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata152 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[54]),
    .I3(basesoc_dat_w[118]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata15),
    .O(half_rate_phy_dfi_p1_wrdata[22])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_21_2445),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_21_2525),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata14)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata142 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[53]),
    .I3(basesoc_dat_w[117]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata14),
    .O(half_rate_phy_dfi_p1_wrdata[21])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_20_2446),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_20_2526),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata13)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata132 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[52]),
    .I3(basesoc_dat_w[116]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata13),
    .O(half_rate_phy_dfi_p1_wrdata[20])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[1]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata12_8122)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata122 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[33]),
    .I3(basesoc_dat_w[97]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata12_8122),
    .O(half_rate_phy_dfi_p1_wrdata[1])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_19_2447),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_19_2527),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata11_8123)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata112 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[51]),
    .I3(basesoc_dat_w[115]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata11_8123),
    .O(half_rate_phy_dfi_p1_wrdata[19])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_18_2448),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_18_2528),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata10)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata102 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[50]),
    .I3(basesoc_dat_w[114]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata10),
    .O(half_rate_phy_dfi_p1_wrdata[18])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[0]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata1)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata12 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[32]),
    .I3(basesoc_dat_w[96]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata1),
    .O(half_rate_phy_dfi_p1_wrdata[0])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_17_2409),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_17_2489),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata9)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata92 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[17]),
    .I3(basesoc_dat_w[81]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata9),
    .O(half_rate_phy_dfi_p0_wrdata[17])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_16_2410),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_16_2490),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata8)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata82 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[16]),
    .I3(basesoc_dat_w[80]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata8),
    .O(half_rate_phy_dfi_p0_wrdata[16])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_15_2411),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_15_2491),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata7)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata72 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[15]),
    .I3(basesoc_dat_w[79]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata7),
    .O(half_rate_phy_dfi_p0_wrdata[15])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_14_2412),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_14_2492),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata6)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata62 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[14]),
    .I3(basesoc_dat_w[78]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata6),
    .O(half_rate_phy_dfi_p0_wrdata[14])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_13_2413),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_13_2493),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata5)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata52 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[13]),
    .I3(basesoc_dat_w[77]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata5),
    .O(half_rate_phy_dfi_p0_wrdata[13])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_12_2414),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_12_2494),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata4)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata42 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[12]),
    .I3(basesoc_dat_w[76]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata4),
    .O(half_rate_phy_dfi_p0_wrdata[12])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_9_2417),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_9_2497),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata32_8132)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata322 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[9]),
    .I3(basesoc_dat_w[73]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata32_8132),
    .O(half_rate_phy_dfi_p0_wrdata[9])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_8_2418),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_8_2498),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata31_8133)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata312 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[8]),
    .I3(basesoc_dat_w[72]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata31_8133),
    .O(half_rate_phy_dfi_p0_wrdata[8])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[7]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[7]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata30)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata302 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[7]),
    .I3(basesoc_dat_w[71]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata30),
    .O(half_rate_phy_dfi_p0_wrdata[7])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_11_2415),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_11_2495),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata3)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata32 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[11]),
    .I3(basesoc_dat_w[75]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata3),
    .O(half_rate_phy_dfi_p0_wrdata[11])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[6]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[6]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata29)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata292 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[6]),
    .I3(basesoc_dat_w[70]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata29),
    .O(half_rate_phy_dfi_p0_wrdata[6])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[5]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[5]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata28)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata282 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[5]),
    .I3(basesoc_dat_w[69]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata28),
    .O(half_rate_phy_dfi_p0_wrdata[5])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[4]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[4]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata27)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata272 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[4]),
    .I3(basesoc_dat_w[68]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata27),
    .O(half_rate_phy_dfi_p0_wrdata[4])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[3]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata26)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata262 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[3]),
    .I3(basesoc_dat_w[67]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata26),
    .O(half_rate_phy_dfi_p0_wrdata[3])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_31_2395),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_31_2475),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata25)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata252 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[31]),
    .I3(basesoc_dat_w[95]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata25),
    .O(half_rate_phy_dfi_p0_wrdata[31])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_30_2396),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_30_2476),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata24)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata242 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[30]),
    .I3(basesoc_dat_w[94]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata24),
    .O(half_rate_phy_dfi_p0_wrdata[30])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[2]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata23)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata232 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[2]),
    .I3(basesoc_dat_w[66]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata23),
    .O(half_rate_phy_dfi_p0_wrdata[2])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_29_2397),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_29_2477),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata22_8143)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata222 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[29]),
    .I3(basesoc_dat_w[93]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata22_8143),
    .O(half_rate_phy_dfi_p0_wrdata[29])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_28_2398),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_28_2478),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata21_8144)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata212 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[28]),
    .I3(basesoc_dat_w[92]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata21_8144),
    .O(half_rate_phy_dfi_p0_wrdata[28])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_27_2399),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_27_2479),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata20)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata202 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[27]),
    .I3(basesoc_dat_w[91]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata20),
    .O(half_rate_phy_dfi_p0_wrdata[27])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_10_2416),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_10_2496),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata2)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata22 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[10]),
    .I3(basesoc_dat_w[74]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata2),
    .O(half_rate_phy_dfi_p0_wrdata[10])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_26_2400),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_26_2480),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata19)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata192 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[26]),
    .I3(basesoc_dat_w[90]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata19),
    .O(half_rate_phy_dfi_p0_wrdata[26])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_25_2401),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_25_2481),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata18)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata182 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[25]),
    .I3(basesoc_dat_w[89]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata18),
    .O(half_rate_phy_dfi_p0_wrdata[25])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_24_2402),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_24_2482),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata17)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata172 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[24]),
    .I3(basesoc_dat_w[88]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata17),
    .O(half_rate_phy_dfi_p0_wrdata[24])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_23_2403),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_23_2483),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata16)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata162 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[23]),
    .I3(basesoc_dat_w[87]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata16),
    .O(half_rate_phy_dfi_p0_wrdata[23])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_22_2404),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_22_2484),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata15)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata152 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[22]),
    .I3(basesoc_dat_w[86]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata15),
    .O(half_rate_phy_dfi_p0_wrdata[22])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_21_2405),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_21_2485),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata14)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata142 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[21]),
    .I3(basesoc_dat_w[85]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata14),
    .O(half_rate_phy_dfi_p0_wrdata[21])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_20_2406),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_20_2486),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata13)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata132 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[20]),
    .I3(basesoc_dat_w[84]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata13),
    .O(half_rate_phy_dfi_p0_wrdata[20])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[1]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata12_8154)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata122 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[1]),
    .I3(basesoc_dat_w[65]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata12_8154),
    .O(half_rate_phy_dfi_p0_wrdata[1])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_19_2407),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_19_2487),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata11_8155)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata112 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[19]),
    .I3(basesoc_dat_w[83]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata11_8155),
    .O(half_rate_phy_dfi_p0_wrdata[19])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_18_2408),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_18_2488),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata10)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata102 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[18]),
    .I3(basesoc_dat_w[82]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata10),
    .O(half_rate_phy_dfi_p0_wrdata[18])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_258),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[0]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata1)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata12 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_258),
    .I2(basesoc_dat_w[0]),
    .I3(basesoc_dat_w[64]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata1),
    .O(half_rate_phy_dfi_p0_wrdata[0])
  );
  LUT5 #(
    .INIT ( 32'hD9C85140 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(suart_rx_pending_2277),
    .I3(memdat_3[1]),
    .I4(suart_eventmanager_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT42  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(suart_rx_fifo_readable_2279),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT4 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFBFBBA9AFAFABA9A ))
  \opsisi2c_state_FSM_FFd4-In11  (
    .I0(opsisi2c_state_FSM_FFd3_1274),
    .I1(opsisi2c_state_FSM_FFd4_1275),
    .I2(opsisi2c_state_FSM_FFd2_1273),
    .I3(\opsis_i2c_counter[3]_PWR_1_o_equal_1656_o ),
    .I4(opsisi2c_state_FSM_FFd1_1272),
    .I5(opsis_i2c_scl_r_908),
    .O(\opsisi2c_state_FSM_FFd4-In11_8159 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \opsisi2c_state_FSM_FFd4-In12  (
    .I0(opsis_i2c_is_read_1464),
    .I1(opsis_i2c_status_storage_full[1]),
    .O(\opsisi2c_state_FSM_FFd4-In12_8160 )
  );
  LUT6 #(
    .INIT ( 64'hFF11BA1155111011 ))
  \opsisi2c_state_FSM_FFd4-In13  (
    .I0(opsisi2c_state_FSM_FFd3_1274),
    .I1(\opsis_i2c_counter[3]_PWR_1_o_equal_1656_o ),
    .I2(opsisi2c_state_FSM_FFd1_1272),
    .I3(opsisi2c_state_FSM_FFd2_1273),
    .I4(\opsisi2c_state_FSM_FFd4-In12_8160 ),
    .I5(opsis_i2c_scl_r_908),
    .O(\opsisi2c_state_FSM_FFd4-In13_8161 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF2E222E222E22 ))
  \opsisi2c_state_FSM_FFd4-In14  (
    .I0(\opsisi2c_state_FSM_FFd4-In11_8159 ),
    .I1(opsis_i2c_scl_i_1454),
    .I2(opsis_i2c_sda_i_1455),
    .I3(opsis_i2c_sda_r_909),
    .I4(opsisi2c_state_FSM_FFd4_1275),
    .I5(\opsisi2c_state_FSM_FFd4-In13_8161 ),
    .O(\opsisi2c_state_FSM_FFd4-In1 )
  );
  LUT6 #(
    .INIT ( 64'h0100010101010101 ))
  \opsisi2c_state_FSM_FFd1-In31  (
    .I0(opsisi2c_state_FSM_FFd3_1274),
    .I1(opsis_i2c_status_storage_full[0]),
    .I2(opsis_i2c_is_read_1464),
    .I3(opsis_i2c_sda_i_1455),
    .I4(opsis_i2c_scl_i_1454),
    .I5(opsis_i2c_sda_r_909),
    .O(\opsisi2c_state_FSM_FFd1-In31_8162 )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \opsisi2c_state_FSM_FFd1-In32  (
    .I0(opsis_i2c_sda_r_909),
    .I1(opsis_i2c_scl_i_1454),
    .I2(opsis_i2c_sda_i_1455),
    .I3(opsisi2c_state_FSM_FFd3_1274),
    .I4(opsis_i2c_scl_r_908),
    .O(\opsisi2c_state_FSM_FFd1-In32_8163 )
  );
  LUT4 #(
    .INIT ( 16'h8880 ))
  \opsisi2c_state_FSM_FFd1-In33  (
    .I0(opsisi2c_state_FSM_FFd4_1275),
    .I1(opsisi2c_state_FSM_FFd2_1273),
    .I2(\opsisi2c_state_FSM_FFd1-In31_8162 ),
    .I3(\opsisi2c_state_FSM_FFd1-In32_8163 ),
    .O(\opsisi2c_state_FSM_FFd1-In33_8164 )
  );
  LUT4 #(
    .INIT ( 16'hEEEF ))
  \opsisi2c_state_FSM_FFd1-In34  (
    .I0(opsisi2c_state_FSM_FFd4_1275),
    .I1(opsisi2c_state_FSM_FFd3_1274),
    .I2(opsis_i2c_scl_r_908),
    .I3(opsisi2c_state_FSM_FFd2_1273),
    .O(\opsisi2c_state_FSM_FFd1-In34_8165 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA2A8808 ))
  \opsisi2c_state_FSM_FFd1-In35  (
    .I0(opsisi2c_state_FSM_FFd1_1272),
    .I1(opsis_i2c_scl_i_1454),
    .I2(opsis_i2c_sda_r_909),
    .I3(opsis_i2c_sda_i_1455),
    .I4(\opsisi2c_state_FSM_FFd1-In34_8165 ),
    .I5(\opsisi2c_state_FSM_FFd1-In33_8164 ),
    .O(\opsisi2c_state_FSM_FFd1-In3 )
  );
  LUT5 #(
    .INIT ( 32'hD9C85140 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT21  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(opsis_i2c_status_storage_full[1]),
    .I3(opsis_i2c_master_storage_full[1]),
    .I4(opsis_i2c_slave_addr_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h2A22222208000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT22  (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(opsis_i2c_shift_reg_storage_full[1]),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT2 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h2921090128200800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT71  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(opsis_i2c_shift_reg_storage_full[6]),
    .I4(opsis_i2c_slave_addr_storage_full[6]),
    .I5(opsis_i2c_master_storage_full[6]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT7 )
  );
  LUT6 #(
    .INIT ( 64'h2921090128200800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT61  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(opsis_i2c_shift_reg_storage_full[5]),
    .I4(opsis_i2c_slave_addr_storage_full[5]),
    .I5(opsis_i2c_master_storage_full[5]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT6 )
  );
  LUT6 #(
    .INIT ( 64'h2921090128200800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT51  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(opsis_i2c_shift_reg_storage_full[4]),
    .I4(opsis_i2c_slave_addr_storage_full[4]),
    .I5(opsis_i2c_master_storage_full[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT5 )
  );
  LUT6 #(
    .INIT ( 64'h2921090128200800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(opsis_i2c_shift_reg_storage_full[3]),
    .I4(opsis_i2c_slave_addr_storage_full[3]),
    .I5(opsis_i2c_master_storage_full[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h2921090128200800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT31  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(opsis_i2c_shift_reg_storage_full[2]),
    .I4(opsis_i2c_slave_addr_storage_full[2]),
    .I5(opsis_i2c_master_storage_full[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT3 )
  );
  LUT4 #(
    .INIT ( 16'h5455 ))
  \opsisi2c_state_FSM_FFd2-In51  (
    .I0(opsis_i2c_scl_i_1454),
    .I1(opsisi2c_state_FSM_FFd1_1272),
    .I2(opsisi2c_state_FSM_FFd3_1274),
    .I3(opsisi2c_state_FSM_FFd4_1275),
    .O(\opsisi2c_state_FSM_FFd2-In51_8172 )
  );
  LUT5 #(
    .INIT ( 32'hAAAA8880 ))
  \opsisi2c_state_FSM_FFd2-In52  (
    .I0(opsisi2c_state_FSM_FFd2_1273),
    .I1(\opsisi2c_state_FSM_FFd2-In2 ),
    .I2(opsis_i2c_is_read_1464),
    .I3(opsis_i2c_status_storage_full[0]),
    .I4(\opsisi2c_state_FSM_FFd2-In51_8172 ),
    .O(\opsisi2c_state_FSM_FFd2-In52_8173 )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \opsisi2c_state_FSM_FFd2-In53  (
    .I0(opsisi2c_state_FSM_FFd3_1274),
    .I1(opsis_i2c_scl_r_908),
    .I2(opsisi2c_state_FSM_FFd4_1275),
    .I3(opsisi2c_state_FSM_FFd1_1272),
    .I4(opsis_i2c_scl_i_1454),
    .O(\opsisi2c_state_FSM_FFd2-In53_8174 )
  );
  LUT6 #(
    .INIT ( 64'hFD88AAAAA888AAAA ))
  \opsisi2c_state_FSM_FFd2-In54  (
    .I0(opsisi2c_state_FSM_FFd2_1273),
    .I1(opsisi2c_state_FSM_FFd1_1272),
    .I2(opsis_i2c_scl_r_908),
    .I3(opsisi2c_state_FSM_FFd3_1274),
    .I4(opsisi2c_state_FSM_FFd4_1275),
    .I5(opsis_i2c_scl_i_1454),
    .O(\opsisi2c_state_FSM_FFd2-In54_8175 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFF8A ))
  \opsisi2c_state_FSM_FFd2-In55  (
    .I0(\opsisi2c_state_FSM_FFd2-In54_8175 ),
    .I1(opsis_i2c_sda_i_1455),
    .I2(opsis_i2c_sda_r_909),
    .I3(\opsisi2c_state_FSM_FFd2-In53_8174 ),
    .I4(\opsisi2c_state_FSM_FFd2-In52_8173 ),
    .O(\opsisi2c_state_FSM_FFd2-In5 )
  );
  LUT6 #(
    .INIT ( 64'hEEF1E0F1EEF1E0E0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1 ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(dna_status[56]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT41_8176 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA222022221120 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT42  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1 ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT42_8177 )
  );
  LUT6 #(
    .INIT ( 64'hDDDFDDD5888F8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT43  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1 ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT41_8176 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT42_8177 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT43_8178 )
  );
  LUT5 #(
    .INIT ( 32'h00202020 ))
  basesoc_port_cmd_ready1 (
    .I0(\picorv32/mem_addr [11]),
    .I1(basesoc_sdram_bankmachine2_req_lock),
    .I2(basesoc_port_cmd_ready12),
    .I3(\n0778<3>1 ),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .O(basesoc_port_cmd_ready1_8179)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF4440 ))
  basesoc_port_cmd_ready2 (
    .I0(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o),
    .I1(_n6525[0]),
    .I2(litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we11),
    .I3(basesoc_port_cmd_ready131),
    .I4(basesoc_port_cmd_ready14_5876),
    .I5(basesoc_port_cmd_ready1_8179),
    .O(basesoc_port_cmd_ready5_8180)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  basesoc_port_cmd_ready5 (
    .I0(basesoc_port_cmd_ready4),
    .I1(basesoc_port_cmd_ready2_5883),
    .I2(basesoc_port_cmd_ready5_8180),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_port_cmd_ready3_5707),
    .O(basesoc_port_cmd_ready)
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In2  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In1_8181 ),
    .I1(basesoc_sdram_choose_cmd_ce),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In12 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5953 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_5911 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1295),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In2_8182 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5D08 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In3  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In11_5908 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5953 ),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1295),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In2_8182 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd8-In2  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd8-In1_8183 ),
    .I1(basesoc_sdram_choose_req_ce),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd8-In12 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6011 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd5-In4_5997 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd8_1303),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd8-In2_8184 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8880 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In11  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5951 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5953 ),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1302),
    .I3(N401),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1295),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1296),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In11_5909 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In3  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In1_8186 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In2_8187 ),
    .I2(basesoc_sdram_choose_cmd_ce),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1299),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In3_8188 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5D08 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In4  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In11 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5961 ),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1299),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In3_8188 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In )
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In11_SW0  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6012 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6013 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1308),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1309),
    .O(N4210)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8880 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In11  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6011 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd7_1310),
    .I3(N4210),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1303),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd1_1304),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In11_5986 )
  );
  LUT4 #(
    .INIT ( 16'h5540 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd4-In2  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_6015 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6013 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1308),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1309),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd4-In2_8191 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd4-In3  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd4-In1_8190 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd4-In2_8191 ),
    .I2(basesoc_sdram_choose_req_ce),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_6014 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6013 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd4_1307),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd4-In3_8192 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \multiplexer_state_FSM_FFd2-In1  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_2284),
    .I1(basesoc_sdram_bankmachine1_twtpcon_ready_2289),
    .I2(bankmachine6_state_FSM_FFd1_1291),
    .I3(bankmachine6_state_FSM_FFd2_4821),
    .I4(bankmachine0_state_FSM_FFd1_1279),
    .I5(bankmachine0_state_FSM_FFd2_4796),
    .O(\multiplexer_state_FSM_FFd2-In1_8193 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \multiplexer_state_FSM_FFd2-In3  (
    .I0(basesoc_sdram_bankmachine6_twtpcon_ready_2314),
    .I1(basesoc_sdram_bankmachine7_twtpcon_ready_2319),
    .I2(basesoc_sdram_bankmachine4_twtpcon_ready_2304),
    .I3(basesoc_sdram_bankmachine5_twtpcon_ready_2309),
    .I4(basesoc_sdram_bankmachine2_twtpcon_ready_2294),
    .I5(basesoc_sdram_bankmachine3_twtpcon_ready_2299),
    .O(\multiplexer_state_FSM_FFd2-In3_8195 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  \multiplexer_state_FSM_FFd1-In11  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_ready_2299),
    .I1(bankmachine6_state_FSM_FFd2_4821),
    .I2(bankmachine6_state_FSM_FFd1_1291),
    .I3(bankmachine6_state_FSM_FFd3_4820),
    .I4(bankmachine0_state_FSM_FFd3_4795),
    .I5(bankmachine0_state_FSM_FFd2_4796),
    .O(\multiplexer_state_FSM_FFd1-In11_8197 )
  );
  LUT5 #(
    .INIT ( 32'h7FFFFFFF ))
  \multiplexer_state_FSM_FFd1-In12  (
    .I0(_n7089),
    .I1(_n7064),
    .I2(_n6994),
    .I3(_n7464),
    .I4(_n7238),
    .O(\multiplexer_state_FSM_FFd1-In12_8198 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  \multiplexer_state_FSM_FFd1-In13  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_2294),
    .I1(bankmachine0_state_FSM_FFd1_1279),
    .I2(basesoc_sdram_bankmachine1_twtpcon_ready_2289),
    .I3(basesoc_sdram_bankmachine0_twtpcon_ready_2284),
    .I4(basesoc_sdram_bankmachine7_twtpcon_ready_2319),
    .I5(basesoc_sdram_bankmachine6_twtpcon_ready_2314),
    .O(\multiplexer_state_FSM_FFd1-In13_8199 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFDFFFFFF ))
  \multiplexer_state_FSM_FFd1-In14  (
    .I0(_n7093),
    .I1(\multiplexer_state_FSM_FFd1-In11_8197 ),
    .I2(\multiplexer_state_FSM_FFd1-In13_8199 ),
    .I3(basesoc_sdram_bankmachine4_twtpcon_ready_2304),
    .I4(basesoc_sdram_bankmachine5_twtpcon_ready_2309),
    .I5(\multiplexer_state_FSM_FFd1-In12_8198 ),
    .O(\multiplexer_state_FSM_FFd1-In1 )
  );
  LUT6 #(
    .INIT ( 64'hB000BBBBFFFFFFFF ))
  \opsisi2c_state_FSM_FFd3-In31  (
    .I0(opsis_i2c_sda_i_1455),
    .I1(opsis_i2c_sda_r_909),
    .I2(opsis_i2c_scl_r_908),
    .I3(opsisi2c_state_FSM_FFd2_1273),
    .I4(opsisi2c_state_FSM_FFd4_1275),
    .I5(opsis_i2c_scl_i_1454),
    .O(\opsisi2c_state_FSM_FFd3-In31_8200 )
  );
  LUT6 #(
    .INIT ( 64'hAA08FAF8AA08AA08 ))
  \opsisi2c_state_FSM_FFd3-In32  (
    .I0(\opsis_i2c_counter[3]_PWR_1_o_equal_1656_o ),
    .I1(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o ),
    .I2(opsisi2c_state_FSM_FFd2_1273),
    .I3(opsisi2c_state_FSM_FFd1_1272),
    .I4(opsis_i2c_status_storage_full[1]),
    .I5(opsis_i2c_is_read_1464),
    .O(\opsisi2c_state_FSM_FFd3-In32_8201 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \opsisi2c_state_FSM_FFd3-In33  (
    .I0(opsisi2c_state_FSM_FFd3_1274),
    .I1(\opsisi2c_state_FSM_FFd3-In31_8200 ),
    .I2(\opsisi2c_state_FSM_FFd3-In32_8201 ),
    .I3(\opsisi2c_state_FSM_FFd2-In2 ),
    .I4(opsisi2c_state_FSM_FFd4_1275),
    .O(\opsisi2c_state_FSM_FFd3-In3 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \spiflash_counter[7]_GND_1_o_equal_1727_o<7>_SW0  (
    .I0(spiflash_counter[2]),
    .I1(spiflash_counter[1]),
    .I2(spiflash_counter[6]),
    .O(N441)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \spiflash_counter[7]_GND_1_o_equal_1727_o<7>  (
    .I0(spiflash_counter[3]),
    .I1(spiflash_counter[4]),
    .I2(spiflash_counter[7]),
    .I3(spiflash_counter[0]),
    .I4(N441),
    .I5(spiflash_counter[5]),
    .O(\spiflash_counter[7]_GND_1_o_equal_1727_o )
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \spiflash_counter[7]_PWR_1_o_equal_1731_o<7>_SW0  (
    .I0(spiflash_counter[2]),
    .I1(spiflash_counter[1]),
    .I2(spiflash_counter[6]),
    .O(N461)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \spiflash_counter[7]_PWR_1_o_equal_1731_o<7>  (
    .I0(spiflash_counter[0]),
    .I1(spiflash_counter[5]),
    .I2(spiflash_counter[7]),
    .I3(spiflash_counter[4]),
    .I4(spiflash_counter[3]),
    .I5(N461),
    .O(\spiflash_counter[7]_PWR_1_o_equal_1731_o )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \multiplexer_state_FSM_FFd1-In_SW0  (
    .I0(basesoc_sdram_read_available),
    .I1(basesoc_sdram_time0[4]),
    .I2(basesoc_sdram_time0[0]),
    .I3(basesoc_sdram_time0[3]),
    .I4(basesoc_sdram_time0[2]),
    .I5(basesoc_sdram_time0[1]),
    .O(N4810)
  );
  LUT6 #(
    .INIT ( 64'hC4C4C4C4C5C4C4C4 ))
  \multiplexer_state_FSM_FFd1-In  (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(\multiplexer_state_FSM_FFd1-In1 ),
    .I4(basesoc_sdram_write_available),
    .I5(N4810),
    .O(\multiplexer_state_FSM_FFd1-In_3633 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_551_o1 (
    .I0(basesoc_sdram_bankmachine2_cmd_ready),
    .I1(basesoc_sdram_bankmachine2_row_hit),
    .I2(_n7039),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1743),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1742),
    .I5(basesoc_sdram_bankmachine2_row_opened_2293),
    .O(roundrobin0_grant_roundrobin7_grant_OR_551_o1_8205)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_551_o2 (
    .I0(basesoc_sdram_bankmachine5_cmd_ready),
    .I1(basesoc_sdram_bankmachine5_row_hit),
    .I2(_n7200),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1881),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1880),
    .I5(basesoc_sdram_bankmachine5_row_opened_2308),
    .O(roundrobin0_grant_roundrobin7_grant_OR_551_o2_8206)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_551_o3 (
    .I0(basesoc_sdram_bankmachine3_cmd_ready),
    .I1(basesoc_sdram_bankmachine3_row_hit),
    .I2(_n6814),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1789),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1788),
    .I5(basesoc_sdram_bankmachine3_row_opened_2298),
    .O(roundrobin0_grant_roundrobin7_grant_OR_551_o3_8207)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_551_o4 (
    .I0(basesoc_sdram_bankmachine7_cmd_ready),
    .I1(basesoc_sdram_bankmachine7_row_hit),
    .I2(_n6935),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1973),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1972),
    .I5(basesoc_sdram_bankmachine7_row_opened_2318),
    .O(roundrobin0_grant_roundrobin7_grant_OR_551_o4_8208)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  roundrobin0_grant_roundrobin7_grant_OR_551_o5 (
    .I0(roundrobin0_grant_roundrobin7_grant_OR_551_o1_8205),
    .I1(roundrobin0_grant_roundrobin7_grant_OR_551_o2_8206),
    .I2(roundrobin0_grant_roundrobin7_grant_OR_551_o3_8207),
    .I3(roundrobin0_grant_roundrobin7_grant_OR_551_o4_8208),
    .O(roundrobin0_grant_roundrobin7_grant_OR_551_o5_8209)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_551_o6 (
    .I0(basesoc_sdram_bankmachine1_cmd_ready),
    .I1(basesoc_sdram_bankmachine1_row_hit),
    .I2(_n6785),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1697),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1696),
    .I5(basesoc_sdram_bankmachine1_row_opened_2288),
    .O(roundrobin0_grant_roundrobin7_grant_OR_551_o6_8210)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_551_o7 (
    .I0(basesoc_sdram_bankmachine6_cmd_ready),
    .I1(basesoc_sdram_bankmachine6_row_hit),
    .I2(_n6800),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1927),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1926),
    .I5(basesoc_sdram_bankmachine6_row_opened_2313),
    .O(roundrobin0_grant_roundrobin7_grant_OR_551_o7_8211)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_551_o8 (
    .I0(basesoc_sdram_bankmachine4_cmd_ready),
    .I1(basesoc_sdram_bankmachine4_row_hit),
    .I2(_n6543),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1835),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1834),
    .I5(basesoc_sdram_bankmachine4_row_opened_2303),
    .O(roundrobin0_grant_roundrobin7_grant_OR_551_o8_8212)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_551_o9 (
    .I0(basesoc_sdram_bankmachine0_cmd_ready),
    .I1(basesoc_sdram_bankmachine0_row_hit),
    .I2(_n6778),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1651),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1650),
    .I5(basesoc_sdram_bankmachine0_row_opened_2283),
    .O(roundrobin0_grant_roundrobin7_grant_OR_551_o9_8213)
  );
  LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  roundrobin0_grant_roundrobin7_grant_OR_551_o10 (
    .I0(new_master_wdata_ready0_BRB0_8927),
    .I1(new_master_wdata_ready0_BRB1_8928),
    .I2(new_master_wdata_ready0_BRB2_8929),
    .I3(new_master_wdata_ready0_BRB3_8930),
    .I4(new_master_wdata_ready0_BRB4_8931),
    .I5(new_master_wdata_ready0_BRB5_8932),
    .O(new_master_wdata_ready0)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_558_o1 (
    .I0(new_master_rdata_valid1_BRB5_9096),
    .I1(new_master_rdata_valid1_BRB30_9097),
    .I2(new_master_rdata_valid1_BRB31_9098),
    .I3(new_master_rdata_valid1_BRB32_9099),
    .I4(new_master_rdata_valid1_BRB33_9100),
    .I5(new_master_rdata_valid1_BRB34_9101),
    .O(N716)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_558_o2 (
    .I0(new_master_rdata_valid1_BRB6_9102),
    .I1(new_master_rdata_valid1_BRB35_9103),
    .I2(new_master_rdata_valid1_BRB36_9104),
    .I3(new_master_rdata_valid1_BRB37_9105),
    .I4(new_master_rdata_valid1_BRB38_9106),
    .I5(new_master_rdata_valid1_BRB39_9107),
    .O(N717)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_558_o3 (
    .I0(new_master_rdata_valid1_BRB7_9108),
    .I1(new_master_rdata_valid1_BRB40_9109),
    .I2(new_master_rdata_valid1_BRB41_9110),
    .I3(new_master_rdata_valid1_BRB42_9111),
    .I4(new_master_rdata_valid1_BRB43_9112),
    .I5(new_master_rdata_valid1_BRB44_9113),
    .O(N718)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_558_o4 (
    .I0(new_master_rdata_valid1_BRB8_9114),
    .I1(new_master_rdata_valid1_BRB45_9115),
    .I2(new_master_rdata_valid1_BRB46_9116),
    .I3(new_master_rdata_valid1_BRB47_9117),
    .I4(new_master_rdata_valid1_BRB48_9118),
    .I5(new_master_rdata_valid1_BRB49_9119),
    .O(N719)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  roundrobin0_grant_roundrobin7_grant_OR_558_o5 (
    .I0(new_master_rdata_valid2_BRB6_9057),
    .I1(new_master_rdata_valid2_BRB7_9058),
    .I2(new_master_rdata_valid2_BRB8_9059),
    .I3(new_master_rdata_valid2_BRB9_9060),
    .O(N710)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_558_o6 (
    .I0(new_master_rdata_valid2_BRB3_9086),
    .I1(new_master_rdata_valid2_BRB25_9087),
    .I2(new_master_rdata_valid2_BRB26_9088),
    .I3(new_master_rdata_valid2_BRB27_9089),
    .I4(new_master_rdata_valid2_BRB28_9090),
    .I5(new_master_rdata_valid2_BRB29_9091),
    .O(N711)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_558_o7 (
    .I0(new_master_rdata_valid2_BRB4_9068),
    .I1(new_master_rdata_valid2_BRB10_9069),
    .I2(new_master_rdata_valid2_BRB11_9070),
    .I3(new_master_rdata_valid2_BRB12_9071),
    .I4(new_master_rdata_valid2_BRB13_9072),
    .I5(new_master_rdata_valid2_BRB14_9073),
    .O(N707)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_558_o8 (
    .I0(new_master_rdata_valid2_BRB1_9074),
    .I1(new_master_rdata_valid2_BRB15_9075),
    .I2(new_master_rdata_valid2_BRB16_9076),
    .I3(new_master_rdata_valid2_BRB17_9077),
    .I4(new_master_rdata_valid2_BRB18_9078),
    .I5(new_master_rdata_valid2_BRB19_9079),
    .O(N708)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_558_o9 (
    .I0(new_master_rdata_valid2_BRB2_9080),
    .I1(new_master_rdata_valid2_BRB20_9081),
    .I2(new_master_rdata_valid2_BRB21_9082),
    .I3(new_master_rdata_valid2_BRB22_9083),
    .I4(new_master_rdata_valid2_BRB23_9084),
    .I5(new_master_rdata_valid2_BRB24_9085),
    .O(N709)
  );
  LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  roundrobin0_grant_roundrobin7_grant_OR_558_o10 (
    .I0(new_master_rdata_valid3_BRB0_9050),
    .I1(new_master_rdata_valid3_BRB1_9051),
    .I2(new_master_rdata_valid3_BRB2_9052),
    .I3(new_master_rdata_valid3_BRB3_9053),
    .I4(new_master_rdata_valid3_BRB4_9054),
    .I5(new_master_rdata_valid3_BRB5_9055),
    .O(new_master_rdata_valid3)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  basesoc_port_cmd_ready14_SW0 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(N50)
  );
  LUT6 #(
    .INIT ( 64'h0000000800080008 ))
  basesoc_port_cmd_ready14 (
    .I0(basesoc_port_cmd_ready12),
    .I1(n0780),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1788),
    .I3(\picorv32/mem_addr [11]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I5(N50),
    .O(basesoc_port_cmd_ready14_5876)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000100 ))
  basesoc_port_cmd_ready32 (
    .I0(basesoc_sdram_bankmachine7_req_lock),
    .I1(basesoc_sdram_bankmachine2_req_lock),
    .I2(basesoc_sdram_bankmachine6_req_lock),
    .I3(n0780),
    .I4(basesoc_sdram_bankmachine5_req_lock),
    .I5(N52),
    .O(basesoc_port_cmd_ready32_5874)
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1736_OUT8_SW0  (
    .I0(spiflash_counter[5]),
    .I1(spiflash_counter[0]),
    .O(N56)
  );
  LUT6 #(
    .INIT ( 64'h1050145014501450 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1736_OUT8  (
    .I0(\spiflash_counter[7]_PWR_1_o_equal_1731_o ),
    .I1(spiflash_counter[6]),
    .I2(spiflash_counter[7]),
    .I3(\Madd_spiflash_counter[7]_GND_1_o_add_1732_OUT_cy<5> ),
    .I4(\spiflash_counter[7]_GND_1_o_equal_1724_o<7>1_5860 ),
    .I5(N56),
    .O(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT24  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT122 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT23_8219 ),
    .I2(dna_status[8]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT112 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT2 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1 )
  );
  LUT6 #(
    .INIT ( 64'h4D48454045404540 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT11  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(spiflash_bitbang_en_storage_full_2253),
    .I2(\basesoc_interface_adr[1] ),
    .I3(spiflash_bitbang_storage_full[0]),
    .I4(N3021),
    .I5(spiflash_bitbang_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT1 )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_sdram_phaseinjector2_command_issue_re (
    .I0(half_rate_phy_rddata_sr_3_BRB4_9126),
    .I1(half_rate_phy_rddata_sr_3_BRB15_9127),
    .I2(half_rate_phy_rddata_sr_3_BRB16_9128),
    .I3(half_rate_phy_rddata_sr_3_BRB12_9067),
    .I4(half_rate_phy_rddata_sr_3_BRB18_9129),
    .I5(half_rate_phy_rddata_sr_3_BRB19_9130),
    .O(N7921)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<0>1  (
    .I0(basesoc_csrbankarray_interface4_bank_bus_dat_r[0]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[0]),
    .I2(basesoc_csrbankarray_interface2_bank_bus_dat_r[0]),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r[0]),
    .I4(basesoc_csrbankarray_interface0_bank_bus_dat_r[0]),
    .I5(basesoc_csrbankarray_interface1_bank_bus_dat_r[0]),
    .O(\basesoc_csrcon_dat_r<0>1_8221 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2AA8 ))
  \basesoc_csrcon_dat_r<0>2  (
    .I0(basesoc_csrbankarray_sel_r_1205),
    .I1(memadr_2[2]),
    .I2(memadr_2[0]),
    .I3(memadr_2[1]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[0]),
    .I5(basesoc_csrbankarray_interface7_bank_bus_dat_r[0]),
    .O(\basesoc_csrcon_dat_r<0>2_8222 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<0>3  (
    .I0(\basesoc_csrcon_dat_r<0>1_8221 ),
    .I1(\basesoc_csrcon_dat_r<0>2_8222 ),
    .O(basesoc_csrcon_dat_r[0])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \basesoc_csrcon_dat_r<4>_SW0  (
    .I0(basesoc_csrbankarray_interface3_bank_bus_dat_r[4]),
    .I1(basesoc_csrbankarray_interface2_bank_bus_dat_r[4]),
    .I2(basesoc_csrbankarray_interface0_bank_bus_dat_r[4]),
    .I3(basesoc_csrbankarray_interface7_bank_bus_dat_r[4]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[4]),
    .O(N60)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0440 ))
  \basesoc_csrcon_dat_r<4>  (
    .I0(memadr_2[0]),
    .I1(basesoc_csrbankarray_sel_r_1205),
    .I2(memadr_2[1]),
    .I3(memadr_2[2]),
    .I4(basesoc_csrbankarray_interface4_bank_bus_dat_r[4]),
    .I5(N60),
    .O(basesoc_csrcon_dat_r[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<2>_SW0  (
    .I0(basesoc_csrbankarray_interface2_bank_bus_dat_r[2]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[2]),
    .I2(basesoc_csrbankarray_interface4_bank_bus_dat_r[2]),
    .I3(basesoc_csrbankarray_interface0_bank_bus_dat_r[2]),
    .I4(basesoc_csrbankarray_interface7_bank_bus_dat_r[2]),
    .I5(basesoc_csrbankarray_interface6_bank_bus_dat_r[2]),
    .O(N62)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0880 ))
  \basesoc_csrcon_dat_r<2>  (
    .I0(memadr_2[0]),
    .I1(basesoc_csrbankarray_sel_r_1205),
    .I2(memadr_2[1]),
    .I3(memadr_2[2]),
    .I4(N62),
    .I5(basesoc_csrbankarray_interface3_bank_bus_dat_r[2]),
    .O(basesoc_csrcon_dat_r[2])
  );
  LUT5 #(
    .INIT ( 32'h4404FFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT133  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT111 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT131_8226 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT110 ),
    .I3(dna_status[3]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT122 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT132_8227 )
  );
  LUT6 #(
    .INIT ( 64'h80008000AAAA8000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT137  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT135_8229 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT132_8227 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT134 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT13 ),
    .I5(\basesoc_interface_adr[5] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h5E0829A85E5D29A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT71  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT4 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT7 )
  );
  LUT6 #(
    .INIT ( 64'h8AAA8A8A88A88888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT74  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT72 ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT4 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1014 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT7 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT163  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT164_8233 )
  );
  LUT6 #(
    .INIT ( 64'h2222A27200000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT164  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT10 ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT164_8233 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT165_8234 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT165  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT163_8232 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT165_8234 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h6202024A7212125A ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT252  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT16 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT251_8236 )
  );
  LUT5 #(
    .INIT ( 32'h0808AA08 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT253  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT25 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT16 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT251_8236 ),
    .I4(\basesoc_interface_adr[5] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF7FFA2AA ))
  array_muxed10_INV_392_o (
    .I0(multiplexer_state_FSM_FFd3_1313),
    .I1(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .I2(multiplexer_state_FSM_FFd2_1312),
    .I3(basesoc_sdram_choose_cmd_cmd_payload_cas),
    .I4(N64),
    .I5(multiplexer_state_FSM_FFd1_1311),
    .O(array_muxed10_INV_392_o_3413)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF7FFA2AA ))
  array_muxed11_INV_393_o (
    .I0(multiplexer_state_FSM_FFd3_1313),
    .I1(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .I2(multiplexer_state_FSM_FFd2_1312),
    .I3(basesoc_sdram_choose_cmd_cmd_payload_ras),
    .I4(N66),
    .I5(multiplexer_state_FSM_FFd1_1311),
    .O(array_muxed11_INV_393_o_3414)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF7FFA2AA ))
  array_muxed12_INV_394_o (
    .I0(multiplexer_state_FSM_FFd3_1313),
    .I1(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .I2(multiplexer_state_FSM_FFd2_1312),
    .I3(basesoc_sdram_choose_cmd_cmd_payload_we),
    .I4(N68),
    .I5(multiplexer_state_FSM_FFd1_1311),
    .O(array_muxed12_INV_394_o_3415)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  _n10679_inv_SW0 (
    .I0(basesoc_sdram_generator_counter[1]),
    .I1(basesoc_sdram_generator_counter[5]),
    .O(N70)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAFFFFFFFF ))
  _n10679_inv (
    .I0(N70),
    .I1(multiplexer_state_FSM_FFd2_1312),
    .I2(refresher_state_FSM_FFd2_1277),
    .I3(multiplexer_state_FSM_FFd3_1313),
    .I4(multiplexer_state_FSM_FFd1_1311),
    .I5(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1750_o<5>1_5769 ),
    .O(_n10679_inv_3607)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  Mmux_basesoc_picorv32_mem_ready1_SW0 (
    .I0(spiflash_bus_ack_2282),
    .I1(basesoc_sram_bus_ack_848),
    .I2(basesoc_rom_bus_ack_847),
    .I3(basesoc_bus_wishbone_ack_1364),
    .I4(basesoc_done),
    .O(N74)
  );
  LUT6 #(
    .INIT ( 64'h5A5A5A5A12000000 ))
  Mmux_basesoc_picorv32_mem_ready1 (
    .I0(basesoc_grant_2333),
    .I1(cache_state_FSM_FFd2_4786),
    .I2(\picorv32/mem_instr_463 ),
    .I3(cache_state_FSM_FFd3_4785),
    .I4(\basesoc_tag_do_tag[22]_GND_1_o_equal_824_o ),
    .I5(N74),
    .O(basesoc_picorv32_mem_ready)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine0_state_FSM_FFd3-In1  (
    .I0(bankmachine0_state_FSM_FFd3_4795),
    .I1(bankmachine0_state_FSM_FFd2_4796),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1650),
    .I3(basesoc_sdram_cmd_valid),
    .I4(basesoc_sdram_bankmachine0_row_opened_2283),
    .I5(basesoc_sdram_bankmachine0_row_hit),
    .O(\bankmachine0_state_FSM_FFd3-In1_8242 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine0_state_FSM_FFd3-In2  (
    .I0(bankmachine0_state_FSM_FFd2_4796),
    .I1(bankmachine0_state_FSM_FFd3_4795),
    .I2(basesoc_sdram_bankmachine0_trascon_ready_2287),
    .I3(basesoc_sdram_bankmachine0_twtpcon_ready_2284),
    .I4(bankmachine0_state_FSM_FFd1_1279),
    .I5(\bankmachine0_state_FSM_FFd3-In1_8242 ),
    .O(\bankmachine0_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine0_row_hit),
    .I1(bankmachine0_state_FSM_FFd2_4796),
    .I2(bankmachine0_state_FSM_FFd3_4795),
    .I3(N76),
    .I4(basesoc_sdram_bankmachine0_trascon_ready_2287),
    .I5(basesoc_sdram_bankmachine0_twtpcon_ready_2284),
    .O(Mmux_basesoc_sdram_bankmachine0_cmd_payload_we11_5952)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine0_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine0_cmd_ready),
    .I1(bankmachine0_state_FSM_FFd3_4795),
    .I2(basesoc_sdram_bankmachine0_trccon_ready_2286),
    .I3(bankmachine0_state_FSM_FFd2_4796),
    .I4(basesoc_sdram_bankmachine0_trascon_ready_2287),
    .I5(basesoc_sdram_bankmachine0_twtpcon_ready_2284),
    .O(\bankmachine0_state_FSM_FFd1-In1_8244 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine0_state_FSM_FFd1-In2  (
    .I0(bankmachine0_state_FSM_FFd3_4795),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine0_state_FSM_FFd1_1279),
    .I3(bankmachine0_state_FSM_FFd2_4796),
    .I4(\bankmachine0_state_FSM_FFd1-In1_8244 ),
    .O(\bankmachine0_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_2284),
    .I1(basesoc_sdram_bankmachine0_trascon_ready_2287),
    .O(N78)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine0_trccon_ready_2286),
    .I1(bankmachine0_state_FSM_FFd1_1279),
    .I2(bankmachine0_state_FSM_FFd3_4795),
    .I3(bankmachine0_state_FSM_FFd2_4796),
    .I4(N78),
    .I5(basesoc_sdram_cmd_valid_mmx_out),
    .O(basesoc_sdram_bankmachine0_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine1_state_FSM_FFd3-In1  (
    .I0(bankmachine1_state_FSM_FFd3_4790),
    .I1(bankmachine1_state_FSM_FFd2_4791),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1696),
    .I3(basesoc_sdram_cmd_valid),
    .I4(basesoc_sdram_bankmachine1_row_opened_2288),
    .I5(basesoc_sdram_bankmachine1_row_hit),
    .O(\bankmachine1_state_FSM_FFd3-In1_8246 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine1_state_FSM_FFd3-In2  (
    .I0(bankmachine1_state_FSM_FFd2_4791),
    .I1(bankmachine1_state_FSM_FFd3_4790),
    .I2(basesoc_sdram_bankmachine1_trascon_ready_2292),
    .I3(basesoc_sdram_bankmachine1_twtpcon_ready_2289),
    .I4(bankmachine1_state_FSM_FFd1_1281),
    .I5(\bankmachine1_state_FSM_FFd3-In1_8246 ),
    .O(\bankmachine1_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine1_row_hit),
    .I1(bankmachine1_state_FSM_FFd2_4791),
    .I2(bankmachine1_state_FSM_FFd3_4790),
    .I3(N80),
    .I4(basesoc_sdram_bankmachine1_trascon_ready_2292),
    .I5(basesoc_sdram_bankmachine1_twtpcon_ready_2289),
    .O(Mmux_basesoc_sdram_bankmachine1_cmd_payload_we11_5950)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine1_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine1_cmd_ready),
    .I1(bankmachine1_state_FSM_FFd3_4790),
    .I2(basesoc_sdram_bankmachine1_trccon_ready_2291),
    .I3(bankmachine1_state_FSM_FFd2_4791),
    .I4(basesoc_sdram_bankmachine1_trascon_ready_2292),
    .I5(basesoc_sdram_bankmachine1_twtpcon_ready_2289),
    .O(\bankmachine1_state_FSM_FFd1-In1_8248 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine1_state_FSM_FFd1-In2  (
    .I0(bankmachine1_state_FSM_FFd3_4790),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine1_state_FSM_FFd1_1281),
    .I3(bankmachine1_state_FSM_FFd2_4791),
    .I4(\bankmachine1_state_FSM_FFd1-In1_8248 ),
    .O(\bankmachine1_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine1_twtpcon_ready_2289),
    .I1(basesoc_sdram_bankmachine1_trascon_ready_2292),
    .O(N821)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine1_trccon_ready_2291),
    .I1(bankmachine1_state_FSM_FFd1_1281),
    .I2(bankmachine1_state_FSM_FFd3_4790),
    .I3(bankmachine1_state_FSM_FFd2_4791),
    .I4(N821),
    .I5(basesoc_sdram_cmd_valid_mmx_out1),
    .O(basesoc_sdram_bankmachine1_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine2_state_FSM_FFd3-In1  (
    .I0(bankmachine2_state_FSM_FFd3_4800),
    .I1(bankmachine2_state_FSM_FFd2_4801),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1742),
    .I3(basesoc_sdram_cmd_valid),
    .I4(basesoc_sdram_bankmachine2_row_opened_2293),
    .I5(basesoc_sdram_bankmachine2_row_hit),
    .O(\bankmachine2_state_FSM_FFd3-In1_8250 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine2_state_FSM_FFd3-In2  (
    .I0(bankmachine2_state_FSM_FFd2_4801),
    .I1(bankmachine2_state_FSM_FFd3_4800),
    .I2(basesoc_sdram_bankmachine2_trascon_ready_2297),
    .I3(basesoc_sdram_bankmachine2_twtpcon_ready_2294),
    .I4(bankmachine2_state_FSM_FFd1_1283),
    .I5(\bankmachine2_state_FSM_FFd3-In1_8250 ),
    .O(\bankmachine2_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine2_row_hit),
    .I1(bankmachine2_state_FSM_FFd2_4801),
    .I2(bankmachine2_state_FSM_FFd3_4800),
    .I3(N841),
    .I4(basesoc_sdram_bankmachine2_trascon_ready_2297),
    .I5(basesoc_sdram_bankmachine2_twtpcon_ready_2294),
    .O(Mmux_basesoc_sdram_bankmachine2_cmd_payload_we11_5948)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine2_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine2_cmd_ready),
    .I1(bankmachine2_state_FSM_FFd3_4800),
    .I2(basesoc_sdram_bankmachine2_trccon_ready_2296),
    .I3(bankmachine2_state_FSM_FFd2_4801),
    .I4(basesoc_sdram_bankmachine2_trascon_ready_2297),
    .I5(basesoc_sdram_bankmachine2_twtpcon_ready_2294),
    .O(\bankmachine2_state_FSM_FFd1-In1_8252 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine2_state_FSM_FFd1-In2  (
    .I0(bankmachine2_state_FSM_FFd3_4800),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine2_state_FSM_FFd1_1283),
    .I3(bankmachine2_state_FSM_FFd2_4801),
    .I4(\bankmachine2_state_FSM_FFd1-In1_8252 ),
    .O(\bankmachine2_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_2294),
    .I1(basesoc_sdram_bankmachine2_trascon_ready_2297),
    .O(N8610)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine2_trccon_ready_2296),
    .I1(bankmachine2_state_FSM_FFd1_1283),
    .I2(bankmachine2_state_FSM_FFd3_4800),
    .I3(bankmachine2_state_FSM_FFd2_4801),
    .I4(N8610),
    .I5(basesoc_sdram_cmd_valid_mmx_out2),
    .O(basesoc_sdram_bankmachine2_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine3_state_FSM_FFd3-In1  (
    .I0(bankmachine3_state_FSM_FFd3_4805),
    .I1(bankmachine3_state_FSM_FFd2_4806),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1788),
    .I3(basesoc_sdram_cmd_valid),
    .I4(basesoc_sdram_bankmachine3_row_opened_2298),
    .I5(basesoc_sdram_bankmachine3_row_hit),
    .O(\bankmachine3_state_FSM_FFd3-In1_8254 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine3_state_FSM_FFd3-In2  (
    .I0(bankmachine3_state_FSM_FFd2_4806),
    .I1(bankmachine3_state_FSM_FFd3_4805),
    .I2(basesoc_sdram_bankmachine3_trascon_ready_2302),
    .I3(basesoc_sdram_bankmachine3_twtpcon_ready_2299),
    .I4(bankmachine3_state_FSM_FFd1_1285),
    .I5(\bankmachine3_state_FSM_FFd3-In1_8254 ),
    .O(\bankmachine3_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine3_row_hit),
    .I1(bankmachine3_state_FSM_FFd2_4806),
    .I2(bankmachine3_state_FSM_FFd3_4805),
    .I3(N882),
    .I4(basesoc_sdram_bankmachine3_trascon_ready_2302),
    .I5(basesoc_sdram_bankmachine3_twtpcon_ready_2299),
    .O(Mmux_basesoc_sdram_bankmachine3_cmd_payload_we11_5946)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine3_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine3_cmd_ready),
    .I1(bankmachine3_state_FSM_FFd3_4805),
    .I2(basesoc_sdram_bankmachine3_trccon_ready_2301),
    .I3(bankmachine3_state_FSM_FFd2_4806),
    .I4(basesoc_sdram_bankmachine3_trascon_ready_2302),
    .I5(basesoc_sdram_bankmachine3_twtpcon_ready_2299),
    .O(\bankmachine3_state_FSM_FFd1-In1_8256 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine3_state_FSM_FFd1-In2  (
    .I0(bankmachine3_state_FSM_FFd3_4805),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine3_state_FSM_FFd1_1285),
    .I3(bankmachine3_state_FSM_FFd2_4806),
    .I4(\bankmachine3_state_FSM_FFd1-In1_8256 ),
    .O(\bankmachine3_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine3_twtpcon_ready_2299),
    .I1(basesoc_sdram_bankmachine3_trascon_ready_2302),
    .O(N901)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine3_trccon_ready_2301),
    .I1(bankmachine3_state_FSM_FFd1_1285),
    .I2(bankmachine3_state_FSM_FFd3_4805),
    .I3(bankmachine3_state_FSM_FFd2_4806),
    .I4(N901),
    .I5(basesoc_sdram_cmd_valid_mmx_out3),
    .O(basesoc_sdram_bankmachine3_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine4_state_FSM_FFd3-In1  (
    .I0(bankmachine4_state_FSM_FFd3_4810),
    .I1(bankmachine4_state_FSM_FFd2_4811),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1834),
    .I3(basesoc_sdram_cmd_valid),
    .I4(basesoc_sdram_bankmachine4_row_opened_2303),
    .I5(basesoc_sdram_bankmachine4_row_hit),
    .O(\bankmachine4_state_FSM_FFd3-In1_8258 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine4_state_FSM_FFd3-In2  (
    .I0(bankmachine4_state_FSM_FFd2_4811),
    .I1(bankmachine4_state_FSM_FFd3_4810),
    .I2(basesoc_sdram_bankmachine4_trascon_ready_2307),
    .I3(basesoc_sdram_bankmachine4_twtpcon_ready_2304),
    .I4(bankmachine4_state_FSM_FFd1_1287),
    .I5(\bankmachine4_state_FSM_FFd3-In1_8258 ),
    .O(\bankmachine4_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine4_row_hit),
    .I1(bankmachine4_state_FSM_FFd2_4811),
    .I2(bankmachine4_state_FSM_FFd3_4810),
    .I3(N9210),
    .I4(basesoc_sdram_bankmachine4_trascon_ready_2307),
    .I5(basesoc_sdram_bankmachine4_twtpcon_ready_2304),
    .O(Mmux_basesoc_sdram_bankmachine4_cmd_payload_we11_5960)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine4_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine4_cmd_ready),
    .I1(bankmachine4_state_FSM_FFd3_4810),
    .I2(basesoc_sdram_bankmachine4_trccon_ready_2306),
    .I3(bankmachine4_state_FSM_FFd2_4811),
    .I4(basesoc_sdram_bankmachine4_trascon_ready_2307),
    .I5(basesoc_sdram_bankmachine4_twtpcon_ready_2304),
    .O(\bankmachine4_state_FSM_FFd1-In1_8260 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine4_state_FSM_FFd1-In2  (
    .I0(bankmachine4_state_FSM_FFd3_4810),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine4_state_FSM_FFd1_1287),
    .I3(bankmachine4_state_FSM_FFd2_4811),
    .I4(\bankmachine4_state_FSM_FFd1-In1_8260 ),
    .O(\bankmachine4_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine4_twtpcon_ready_2304),
    .I1(basesoc_sdram_bankmachine4_trascon_ready_2307),
    .O(N946)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine4_trccon_ready_2306),
    .I1(bankmachine4_state_FSM_FFd1_1287),
    .I2(bankmachine4_state_FSM_FFd3_4810),
    .I3(bankmachine4_state_FSM_FFd2_4811),
    .I4(N946),
    .I5(basesoc_sdram_cmd_valid_mmx_out4),
    .O(basesoc_sdram_bankmachine4_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine5_state_FSM_FFd3-In1  (
    .I0(bankmachine5_state_FSM_FFd3_4815),
    .I1(bankmachine5_state_FSM_FFd2_4816),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1880),
    .I3(basesoc_sdram_cmd_valid),
    .I4(basesoc_sdram_bankmachine5_row_opened_2308),
    .I5(basesoc_sdram_bankmachine5_row_hit),
    .O(\bankmachine5_state_FSM_FFd3-In1_8262 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine5_state_FSM_FFd3-In2  (
    .I0(bankmachine5_state_FSM_FFd2_4816),
    .I1(bankmachine5_state_FSM_FFd3_4815),
    .I2(basesoc_sdram_bankmachine5_trascon_ready_2312),
    .I3(basesoc_sdram_bankmachine5_twtpcon_ready_2309),
    .I4(bankmachine5_state_FSM_FFd1_1289),
    .I5(\bankmachine5_state_FSM_FFd3-In1_8262 ),
    .O(\bankmachine5_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine5_row_hit),
    .I1(bankmachine5_state_FSM_FFd2_4816),
    .I2(bankmachine5_state_FSM_FFd3_4815),
    .I3(N961),
    .I4(basesoc_sdram_bankmachine5_trascon_ready_2312),
    .I5(basesoc_sdram_bankmachine5_twtpcon_ready_2309),
    .O(Mmux_basesoc_sdram_bankmachine5_cmd_payload_we11_5958)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine5_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine5_cmd_ready),
    .I1(bankmachine5_state_FSM_FFd3_4815),
    .I2(basesoc_sdram_bankmachine5_trccon_ready_2311),
    .I3(bankmachine5_state_FSM_FFd2_4816),
    .I4(basesoc_sdram_bankmachine5_trascon_ready_2312),
    .I5(basesoc_sdram_bankmachine5_twtpcon_ready_2309),
    .O(\bankmachine5_state_FSM_FFd1-In1_8264 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine5_state_FSM_FFd1-In2  (
    .I0(bankmachine5_state_FSM_FFd3_4815),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine5_state_FSM_FFd1_1289),
    .I3(bankmachine5_state_FSM_FFd2_4816),
    .I4(\bankmachine5_state_FSM_FFd1-In1_8264 ),
    .O(\bankmachine5_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine5_twtpcon_ready_2309),
    .I1(basesoc_sdram_bankmachine5_trascon_ready_2312),
    .O(N9810)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine5_trccon_ready_2311),
    .I1(bankmachine5_state_FSM_FFd1_1289),
    .I2(bankmachine5_state_FSM_FFd3_4815),
    .I3(bankmachine5_state_FSM_FFd2_4816),
    .I4(N9810),
    .I5(basesoc_sdram_cmd_valid_mmx_out5),
    .O(basesoc_sdram_bankmachine5_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine6_state_FSM_FFd3-In1  (
    .I0(bankmachine6_state_FSM_FFd3_4820),
    .I1(bankmachine6_state_FSM_FFd2_4821),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1926),
    .I3(basesoc_sdram_cmd_valid),
    .I4(basesoc_sdram_bankmachine6_row_opened_2313),
    .I5(basesoc_sdram_bankmachine6_row_hit),
    .O(\bankmachine6_state_FSM_FFd3-In1_8266 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine6_state_FSM_FFd3-In2  (
    .I0(bankmachine6_state_FSM_FFd2_4821),
    .I1(bankmachine6_state_FSM_FFd3_4820),
    .I2(basesoc_sdram_bankmachine6_trascon_ready_2317),
    .I3(basesoc_sdram_bankmachine6_twtpcon_ready_2314),
    .I4(bankmachine6_state_FSM_FFd1_1291),
    .I5(\bankmachine6_state_FSM_FFd3-In1_8266 ),
    .O(\bankmachine6_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine6_row_hit),
    .I1(bankmachine6_state_FSM_FFd2_4821),
    .I2(bankmachine6_state_FSM_FFd3_4820),
    .I3(N10010),
    .I4(basesoc_sdram_bankmachine6_trascon_ready_2317),
    .I5(basesoc_sdram_bankmachine6_twtpcon_ready_2314),
    .O(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we11_5956)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine6_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine6_cmd_ready),
    .I1(bankmachine6_state_FSM_FFd3_4820),
    .I2(basesoc_sdram_bankmachine6_trccon_ready_2316),
    .I3(bankmachine6_state_FSM_FFd2_4821),
    .I4(basesoc_sdram_bankmachine6_trascon_ready_2317),
    .I5(basesoc_sdram_bankmachine6_twtpcon_ready_2314),
    .O(\bankmachine6_state_FSM_FFd1-In1_8268 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine6_state_FSM_FFd1-In2  (
    .I0(bankmachine6_state_FSM_FFd3_4820),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine6_state_FSM_FFd1_1291),
    .I3(bankmachine6_state_FSM_FFd2_4821),
    .I4(\bankmachine6_state_FSM_FFd1-In1_8268 ),
    .O(\bankmachine6_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine6_twtpcon_ready_2314),
    .I1(basesoc_sdram_bankmachine6_trascon_ready_2317),
    .O(N1021)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine6_trccon_ready_2316),
    .I1(bankmachine6_state_FSM_FFd1_1291),
    .I2(bankmachine6_state_FSM_FFd3_4820),
    .I3(bankmachine6_state_FSM_FFd2_4821),
    .I4(N1021),
    .I5(basesoc_sdram_cmd_valid_mmx_out6),
    .O(basesoc_sdram_bankmachine6_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine7_state_FSM_FFd3-In1  (
    .I0(bankmachine7_state_FSM_FFd3_4825),
    .I1(bankmachine7_state_FSM_FFd2_4826),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1972),
    .I3(basesoc_sdram_cmd_valid),
    .I4(basesoc_sdram_bankmachine7_row_opened_2318),
    .I5(basesoc_sdram_bankmachine7_row_hit),
    .O(\bankmachine7_state_FSM_FFd3-In1_8270 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine7_state_FSM_FFd3-In2  (
    .I0(bankmachine7_state_FSM_FFd2_4826),
    .I1(bankmachine7_state_FSM_FFd3_4825),
    .I2(basesoc_sdram_bankmachine7_trascon_ready_2322),
    .I3(basesoc_sdram_bankmachine7_twtpcon_ready_2319),
    .I4(bankmachine7_state_FSM_FFd1_1293),
    .I5(\bankmachine7_state_FSM_FFd3-In1_8270 ),
    .O(\bankmachine7_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine7_row_hit),
    .I1(bankmachine7_state_FSM_FFd2_4826),
    .I2(bankmachine7_state_FSM_FFd3_4825),
    .I3(N1041),
    .I4(basesoc_sdram_bankmachine7_trascon_ready_2322),
    .I5(basesoc_sdram_bankmachine7_twtpcon_ready_2319),
    .O(Mmux_basesoc_sdram_bankmachine7_cmd_payload_we11_5954)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine7_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine7_cmd_ready),
    .I1(bankmachine7_state_FSM_FFd3_4825),
    .I2(basesoc_sdram_bankmachine7_trccon_ready_2321),
    .I3(bankmachine7_state_FSM_FFd2_4826),
    .I4(basesoc_sdram_bankmachine7_trascon_ready_2322),
    .I5(basesoc_sdram_bankmachine7_twtpcon_ready_2319),
    .O(\bankmachine7_state_FSM_FFd1-In1_8272 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine7_state_FSM_FFd1-In2  (
    .I0(bankmachine7_state_FSM_FFd3_4825),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine7_state_FSM_FFd1_1293),
    .I3(bankmachine7_state_FSM_FFd2_4826),
    .I4(\bankmachine7_state_FSM_FFd1-In1_8272 ),
    .O(\bankmachine7_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine7_twtpcon_ready_2319),
    .I1(basesoc_sdram_bankmachine7_trascon_ready_2322),
    .O(N1061)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine7_trccon_ready_2321),
    .I1(bankmachine7_state_FSM_FFd1_1293),
    .I2(bankmachine7_state_FSM_FFd3_4825),
    .I3(bankmachine7_state_FSM_FFd2_4826),
    .I4(N1061),
    .I5(basesoc_sdram_cmd_valid_mmx_out7),
    .O(basesoc_sdram_bankmachine7_cmd_valid)
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  _n11277_inv_SW0 (
    .I0(opsisi2c_state_FSM_FFd2_1273),
    .I1(opsisi2c_state_FSM_FFd4_1275),
    .I2(opsis_i2c_scl_i_1454),
    .O(N1121)
  );
  LUT6 #(
    .INIT ( 64'hFFFF045004500450 ))
  _n11277_inv (
    .I0(N1121),
    .I1(\opsis_i2c_counter[3]_PWR_1_o_equal_1656_o ),
    .I2(opsisi2c_state_FSM_FFd1_1272),
    .I3(opsisi2c_state_FSM_FFd3_1274),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT13122 ),
    .I5(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_610_o),
    .O(_n11277_inv_3617)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  sys_rst_INV_494_o_SW0 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_interface_we_1271),
    .O(N116)
  );
  LUT6 #(
    .INIT ( 64'h5555555155555555 ))
  sys_rst_INV_494_o (
    .I0(sys_rst),
    .I1(basesoc_csrbankarray_csrbank0_sel),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(N116),
    .O(sys_rst_INV_494_o_3260)
  );
  LUT6 #(
    .INIT ( 64'h1111111111101111 ))
  basesoc_port_cmd_ready41 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1696),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .O(basesoc_port_cmd_ready41_8276)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  basesoc_port_cmd_ready42 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_port_cmd_ready41_8276),
    .O(basesoc_port_cmd_ready42_8277)
  );
  LUT6 #(
    .INIT ( 64'h0808080808080888 ))
  basesoc_port_cmd_ready43 (
    .I0(basesoc_port_cmd_ready32_5874),
    .I1(basesoc_port_cmd_ready42_8277),
    .I2(litedramwishbone2native_state_FSM_FFd3_2907),
    .I3(\picorv32/mem_addr [12]),
    .I4(_n6525[0]),
    .I5(\picorv32/mem_addr [11]),
    .O(basesoc_port_cmd_ready4)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55555755 ))
  basesoc_port_cmd_ready3_SW0 (
    .I0(basesoc_port_cmd_ready32_5874),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I5(\picorv32/mem_addr [12]),
    .O(N118)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_port_cmd_ready3 (
    .I0(litedramwishbone2native_state_FSM_FFd3_2907),
    .I1(\picorv32/mem_addr [11]),
    .I2(_n6525[0]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1650),
    .I4(N118),
    .I5(n0518),
    .O(basesoc_port_cmd_ready3_5707)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank1_lock_OR_430_o_SW0 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .O(N120)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFEFF ))
  basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank1_lock_OR_430_o (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1696),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1650),
    .I3(n0518),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I5(N120),
    .O(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank1_lock_OR_430_o_5887)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  Mmux_array_muxed2111 (
    .I0(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1301),
    .I2(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1302),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1300),
    .O(Mmux_array_muxed211)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  Mmux_array_muxed2112 (
    .I0(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1298),
    .I2(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1299),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1297),
    .O(Mmux_array_muxed2111_8281)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  Mmux_array_muxed2113 (
    .I0(Mmux_array_muxed2111_8281),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1295),
    .I3(Mmux_array_muxed211),
    .I4(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1296),
    .O(Mmux_array_muxed2112_8282)
  );
  LUT6 #(
    .INIT ( 64'h5111400040004000 ))
  Mmux_array_muxed2114 (
    .I0(array_muxed17_INV_395_o2),
    .I1(multiplexer_state_FSM_FFd3_1313),
    .I2(rhs_array_muxed10),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_246_o),
    .I4(Mmux_array_muxed2112_8282),
    .I5(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .O(array_muxed21)
  );
  LUT5 #(
    .INIT ( 32'hAAA8A8A8 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In3  (
    .I0(basesoc_sdram_choose_cmd_grant_SF2),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In12 ),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1298),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1295),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_5911 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In4_8284 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22222220 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In4  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5955 ),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1300),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In4_8284 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In12 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In3_8283 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In5_8285 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF2E222E222E22 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In5  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1302),
    .I1(basesoc_sdram_choose_cmd_ce),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5955 ),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1301),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In5_8285 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \picorv32/_n1217_inv_SW0  (
    .I0(sys_rst_INV_494_o_3260),
    .I1(\picorv32/trap_7579 ),
    .O(N122)
  );
  LUT6 #(
    .INIT ( 64'h5555555501010100 ))
  \picorv32/_n1217_inv  (
    .I0(N122),
    .I1(\picorv32/mem_state [0]),
    .I2(\picorv32/mem_state [1]),
    .I3(\picorv32/mem_do_prefetch_mem_do_rinst_OR_577_o ),
    .I4(\picorv32/mem_do_rdata_7506 ),
    .I5(\picorv32/mem_la_write ),
    .O(\picorv32/_n1217_inv_6510 )
  );
  LUT6 #(
    .INIT ( 64'h0040404400404000 ))
  \picorv32/_n1284_inv  (
    .I0(\picorv32/trap_7579 ),
    .I1(sys_rst_INV_494_o_3260),
    .I2(\picorv32/mem_xfer ),
    .I3(\picorv32/mem_state [1]),
    .I4(\picorv32/mem_state [0]),
    .I5(N124),
    .O(\picorv32/_n1284_inv_6500 )
  );
  LUT6 #(
    .INIT ( 64'hFF5DAA08FF5DFF5D ))
  \picorv32/cpu_state[7]_latched_store_Select_516_o1  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/PWR_11_o_reduce_or_441_o ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/alu_out_0_6926 ),
    .I5(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7416 ),
    .O(\picorv32/cpu_state[7]_latched_store_Select_516_o1_8295 )
  );
  LUT6 #(
    .INIT ( 64'h4000400040000000 ))
  \picorv32/cpu_state[7]_latched_store_Select_516_o2  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I1(\picorv32/instr_waitirq_7501 ),
    .I2(\picorv32/irq_pending[31]_reduce_or_392_o ),
    .I3(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I4(\picorv32/do_waitirq_7577 ),
    .I5(\picorv32/decoder_trigger_7582 ),
    .O(\picorv32/cpu_state[7]_latched_store_Select_516_o2_8296 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFFEFE54F554F4 ))
  \picorv32/cpu_state[7]_latched_store_Select_516_o3  (
    .I0(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I1(\picorv32/cpu_state[7]_latched_store_Select_516_o2_8296 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I3(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I4(\picorv32/latched_store_7516 ),
    .I5(\picorv32/cpu_state[7]_latched_store_Select_516_o1_8295 ),
    .O(\picorv32/cpu_state[7]_latched_store_Select_516_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<6>3  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op1_0_6493 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>4_8304 )
  );
  LUT6 #(
    .INIT ( 64'hFAD0D0D0AA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<6>4  (
    .I0(\picorv32/reg_op1_1_6492 ),
    .I1(basesoc_done_mmx_out7),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>4_8304 ),
    .I3(basesoc_done_mmx_out30),
    .I4(\picorv32/Mmux_mem_rdata_word111 ),
    .I5(basesoc_done_mmx_out21),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<6>4_8298 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<6>5  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_equal_505_o ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>1 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<6>4_8298 ),
    .I3(basesoc_done_mmx_out12),
    .I4(\picorv32/Mmux_mem_rdata_word110 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<6>2_8297 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFAD0D0D0AA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<5>4  (
    .I0(\picorv32/reg_op1_1_6492 ),
    .I1(basesoc_done_mmx_out6),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>4_8304 ),
    .I3(basesoc_done_mmx_out29),
    .I4(\picorv32/Mmux_mem_rdata_word111 ),
    .I5(basesoc_done_mmx_out20),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<5>4_8300 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<5>5  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_equal_505_o ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>1 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<5>4_8300 ),
    .I3(basesoc_done_mmx_out11),
    .I4(\picorv32/Mmux_mem_rdata_word110 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<5>2_8299 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFAD0D0D0AA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<2>4  (
    .I0(\picorv32/reg_op1_1_6492 ),
    .I1(basesoc_done_mmx_out2),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>4_8304 ),
    .I3(basesoc_done_mmx_out25),
    .I4(\picorv32/Mmux_mem_rdata_word111 ),
    .I5(basesoc_done_mmx_out17),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<2>4_8302 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<2>5  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_equal_505_o ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>1 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<2>4_8302 ),
    .I3(basesoc_done_mmx_out5),
    .I4(\picorv32/Mmux_mem_rdata_word110 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<2>2_8301 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFAD0D0D0AA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>4  (
    .I0(\picorv32/reg_op1_1_6492 ),
    .I1(basesoc_done_mmx_out),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>4_8304 ),
    .I3(basesoc_done_mmx_out23),
    .I4(\picorv32/Mmux_mem_rdata_word111 ),
    .I5(basesoc_done_mmx_out15),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>5_8305 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>5  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_equal_505_o ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>1 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>5_8305 ),
    .I3(basesoc_done_mmx_out13),
    .I4(\picorv32/Mmux_mem_rdata_word110 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>3 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/cpu_state[7]_irq_pending[31]_select_512_OUT<28>_SW0  (
    .I0(basesoc_zero_pending_2271),
    .I1(basesoc_eventmanager_storage_full_2255),
    .O(N134)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFCFFAAAAA8AA ))
  \picorv32/cpu_state[7]_irq_pending[31]_select_512_OUT<28>  (
    .I0(N134),
    .I1(\picorv32/irq_mask [3]),
    .I2(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I3(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I4(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I5(\picorv32/irq_pending[3] ),
    .O(\picorv32/cpu_state[7]_irq_pending[31]_select_512_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \picorv32/cpu_state[7]_irq_pending[31]_select_512_OUT<27>_SW0  (
    .I0(suart_eventmanager_storage_full[1]),
    .I1(suart_rx_pending_2277),
    .I2(suart_eventmanager_storage_full[0]),
    .I3(suart_tx_pending_2276),
    .O(N136)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFCFFAAAAA8AA ))
  \picorv32/cpu_state[7]_irq_pending[31]_select_512_OUT<27>  (
    .I0(N136),
    .I1(\picorv32/irq_mask [4]),
    .I2(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I3(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I4(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I5(\picorv32/irq_pending[4] ),
    .O(\picorv32/cpu_state[7]_irq_pending[31]_select_512_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h5555100010001000 ))
  \picorv32/cpu_state[7]_X_2_o_select_540_OUT<2>1  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/n0496 ),
    .I2(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<2> ),
    .I4(\picorv32/decoded_imm_uj [2]),
    .I5(\picorv32/is_slli_srli_srai_7456 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<2>1_8308 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF40404004 ))
  \picorv32/cpu_state[7]_X_2_o_select_540_OUT<2>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/reg_sh [2]),
    .I3(\picorv32/reg_sh [1]),
    .I4(\picorv32/reg_sh [0]),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<2>1_8308 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFF0F330355051101 ))
  \picorv32/decoder_trigger_irq_state[1]_OR_751_o_SW0  (
    .I0(\picorv32/irq_pending[1] ),
    .I1(\picorv32/irq_pending[3] ),
    .I2(\picorv32/irq_pending[4] ),
    .I3(\picorv32/irq_mask [4]),
    .I4(\picorv32/irq_mask [3]),
    .I5(\picorv32/irq_mask [1]),
    .O(N140)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAAABA ))
  \picorv32/decoder_trigger_irq_state[1]_OR_751_o  (
    .I0(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I1(\picorv32/irq_delay_7399 ),
    .I2(\picorv32/decoder_trigger_7582 ),
    .I3(\picorv32/irq_active_7510 ),
    .I4(N140),
    .I5(\picorv32/irq_state_FSM_FFd1_7503 ),
    .O(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/cpuregs_wrdata<4>1  (
    .I0(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I1(\picorv32/irq_mask [4]),
    .I2(\picorv32/irq_pending[4] ),
    .O(\picorv32/cpuregs_wrdata<4>1_8310 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpuregs_wrdata<4>2  (
    .I0(\picorv32/latched_branch_7514 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/latched_stalu_7515 ),
    .I3(\picorv32/reg_out [4]),
    .I4(\picorv32/alu_out_q [4]),
    .O(\picorv32/cpuregs_wrdata<4>2_8311 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \picorv32/cpuregs_wrdata<4>3  (
    .I0(\picorv32/cpuregs_wrdata<4>1_8310 ),
    .I1(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I2(\picorv32/reg_next_pc_4_7519 ),
    .I3(\picorv32/cpuregs_wrdata<4>2_8311 ),
    .I4(\picorv32/latched_branch_7514 ),
    .I5(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<4> ),
    .O(\picorv32/cpuregs_wrdata [4])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/cpuregs_wrdata<3>1  (
    .I0(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I1(\picorv32/irq_mask [3]),
    .I2(\picorv32/irq_pending[3] ),
    .O(\picorv32/cpuregs_wrdata<3>1_8312 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpuregs_wrdata<3>2  (
    .I0(\picorv32/latched_branch_7514 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/latched_stalu_7515 ),
    .I3(\picorv32/reg_out [3]),
    .I4(\picorv32/alu_out_q [3]),
    .O(\picorv32/cpuregs_wrdata<3>2_8313 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \picorv32/cpuregs_wrdata<3>3  (
    .I0(\picorv32/cpuregs_wrdata<3>1_8312 ),
    .I1(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I2(\picorv32/reg_next_pc_3_7518 ),
    .I3(\picorv32/cpuregs_wrdata<3>2_8313 ),
    .I4(\picorv32/latched_branch_7514 ),
    .I5(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<3> ),
    .O(\picorv32/cpuregs_wrdata [3])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/cpuregs_wrdata<1>_SW0  (
    .I0(\picorv32/irq_pending[1] ),
    .I1(\picorv32/irq_mask [1]),
    .I2(\picorv32/irq_state_FSM_FFd1_7503 ),
    .O(N142)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpuregs_wrdata<1>  (
    .I0(\picorv32/latched_branch_7514 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/latched_stalu_7515 ),
    .I3(\picorv32/alu_out_q [1]),
    .I4(\picorv32/reg_out [1]),
    .I5(N142),
    .O(\picorv32/cpuregs_wrdata [1])
  );
  LUT6 #(
    .INIT ( 64'h88EA88EA882A88AA ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>1  (
    .I0(\picorv32/mem_do_rinst_7365 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I3(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I4(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I5(\picorv32/mem_do_prefetch_7398 ),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0> )
  );
  LUT6 #(
    .INIT ( 64'hAAFFAA8AAFFFAF8F ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>3  (
    .I0(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I1(\picorv32/instr_waitirq_7501 ),
    .I2(\picorv32/decoder_trigger_7582 ),
    .I3(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I4(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>1_8316 ),
    .I5(\picorv32/do_waitirq_7577 ),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>3_8317 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFAABA ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>4  (
    .I0(\picorv32/is_slli_srli_srai_7456 ),
    .I1(\picorv32/is_lui_auipc_jal_7654 ),
    .I2(\picorv32/is_sll_srl_sra_7454 ),
    .I3(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I4(\picorv32/PWR_11_o_reduce_or_441_o ),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>4_8318 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>5  (
    .I0(\picorv32/mem_do_prefetch_7398 ),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>5_8319 )
  );
  LUT6 #(
    .INIT ( 64'h0010001055550010 ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>6  (
    .I0(\picorv32/is_slli_srli_srai_7456 ),
    .I1(\picorv32/is_lui_auipc_jal_7654 ),
    .I2(\picorv32/is_sb_sh_sw_7500 ),
    .I3(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I4(\picorv32/mem_do_prefetch_7398 ),
    .I5(\picorv32/is_sll_srl_sra_7454 ),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>6_8320 )
  );
  LUT6 #(
    .INIT ( 64'hFFA2EEA2FFA2A2A2 ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>8  (
    .I0(\picorv32/mem_do_rinst_7365 ),
    .I1(\picorv32/instr_trap_INV_478_o ),
    .I2(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>4_8318 ),
    .I3(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I4(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>5_8319 ),
    .I5(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>7_8321 ),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>8_8322 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/_n1416<4>_SW0  (
    .I0(\picorv32/latched_stalu_7515 ),
    .I1(\picorv32/reg_out [4]),
    .I2(\picorv32/alu_out_q [4]),
    .O(N1461)
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \picorv32/_n1416<3>  (
    .I0(\picorv32/latched_store_latched_branch_AND_1175_o ),
    .I1(\picorv32/latched_stalu_7515 ),
    .I2(\picorv32/alu_out_q [3]),
    .I3(\picorv32/reg_out [3]),
    .I4(\picorv32/reg_next_pc_3_7518 ),
    .I5(\picorv32/_n1416<4>1_6066 ),
    .O(\picorv32/_n1416 [3])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1157_o_SW0  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/mem_rdata_q [26]),
    .I2(\picorv32/mem_rdata_q [27]),
    .O(N1501)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1157_o  (
    .I0(\picorv32/mem_rdata_q [25]),
    .I1(\picorv32/mem_rdata_q [28]),
    .I2(\picorv32/mem_rdata_q[6]_GND_2_o_equal_240_o ),
    .I3(\picorv32/mem_rdata_q [29]),
    .I4(\picorv32/mem_rdata_q [30]),
    .I5(N1501),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1157_o_6688 )
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1158_o_SW0  (
    .I0(\picorv32/mem_rdata_q [26]),
    .I1(\picorv32/mem_rdata_q [31]),
    .I2(\picorv32/mem_rdata_q [27]),
    .O(N1521)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1158_o  (
    .I0(\picorv32/mem_rdata_q [25]),
    .I1(\picorv32/mem_rdata_q [28]),
    .I2(\picorv32/mem_rdata_q[6]_GND_2_o_equal_240_o ),
    .I3(\picorv32/mem_rdata_q [29]),
    .I4(\picorv32/mem_rdata_q [30]),
    .I5(N1521),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1158_o_6689 )
  );
  LUT5 #(
    .INIT ( 32'hBBBBA88A ))
  \picorv32/cpu_state[7]_latched_branch_Select_520_o3  (
    .I0(\picorv32/latched_branch_7514 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I4(\picorv32/cpu_state[7]_latched_branch_Select_520_o2_8326 ),
    .O(\picorv32/cpu_state[7]_latched_branch_Select_520_o )
  );
  LUT5 #(
    .INIT ( 32'hF7A2A2A2 ))
  \picorv32/cpu_state_FSM_FFd2-In42  (
    .I0(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I1(\picorv32/mem_xfer_mem_state[1]_OR_564_o ),
    .I2(\picorv32/mem_do_prefetch_7398 ),
    .I3(\picorv32/instr_trap_INV_478_o ),
    .I4(\picorv32/cpu_state_FSM_FFd2-In41_8327 ),
    .O(\picorv32/cpu_state_FSM_FFd2-In42_8328 )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \picorv32/cpu_state_FSM_FFd2-In43  (
    .I0(\picorv32/instr_waitirq_7501 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(\picorv32/instr_jal_7295 ),
    .I3(\picorv32/decoder_trigger_7582 ),
    .O(\picorv32/cpu_state_FSM_FFd2-In43_8329 )
  );
  LUT6 #(
    .INIT ( 64'h101010BA10101010 ))
  \picorv32/cpu_state_FSM_FFd2-In44  (
    .I0(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I2(\picorv32/cpu_state_FSM_FFd2-In43_8329 ),
    .I3(\picorv32/mem_xfer_mem_state[1]_OR_564_o ),
    .I4(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I5(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7416 ),
    .O(\picorv32/cpu_state_FSM_FFd2-In44_8330 )
  );
  LUT6 #(
    .INIT ( 64'hF2FE222E222E222E ))
  \picorv32/cpu_state_FSM_FFd2-In45  (
    .I0(\picorv32/cpu_state_FSM_FFd2-In44_8330 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I4(\picorv32/cpu_state_FSM_FFd2-In42_8328 ),
    .I5(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .O(\picorv32/cpu_state_FSM_FFd2-In4 )
  );
  LUT6 #(
    .INIT ( 64'h5555100010001000 ))
  \picorv32/cpu_state[7]_X_2_o_select_540_OUT<4>1  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/n0496 ),
    .I2(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<4> ),
    .I4(\picorv32/decoded_imm_uj [4]),
    .I5(\picorv32/is_slli_srli_srai_7456 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<4>1_8331 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF40404004 ))
  \picorv32/cpu_state[7]_X_2_o_select_540_OUT<4>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/reg_sh [4]),
    .I3(\picorv32/reg_sh [3]),
    .I4(\picorv32/Msub_GND_2_o_GND_2_o_sub_465_OUT<4:0>_cy<2> ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<4>1_8331 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h5555100010001000 ))
  \picorv32/cpu_state[7]_X_2_o_select_540_OUT<3>1  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/n0496 ),
    .I2(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<3> ),
    .I4(\picorv32/decoded_imm_uj [3]),
    .I5(\picorv32/is_slli_srli_srai_7456 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<3>1_8332 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF2002 ))
  \picorv32/cpu_state[7]_X_2_o_select_540_OUT<3>2  (
    .I0(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(\picorv32/reg_sh [3]),
    .I3(\picorv32/Msub_GND_2_o_GND_2_o_sub_465_OUT<4:0>_cy<2> ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<3>1_8332 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h5555100010001000 ))
  \picorv32/cpu_state[7]_X_2_o_select_540_OUT<1>1  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/n0496 ),
    .I2(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<1> ),
    .I4(\picorv32/decoded_imm_uj [1]),
    .I5(\picorv32/is_slli_srli_srai_7456 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<1>1_8333 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF2002 ))
  \picorv32/cpu_state[7]_X_2_o_select_540_OUT<1>2  (
    .I0(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(\picorv32/reg_sh [1]),
    .I3(\picorv32/reg_sh [0]),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<1>1_8333 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1097_o11  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [0]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [3]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [6]),
    .I3(\picorv32/mem_rdata_latched_noshuffle [4]),
    .I4(\picorv32/mem_rdata_latched_noshuffle [5]),
    .I5(\picorv32/mem_rdata_latched_noshuffle [1]),
    .O(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1097_o11_8334 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1097_o12  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [25]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [2]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [28]),
    .I3(\picorv32/mem_rdata_latched_noshuffle [29]),
    .I4(\picorv32/mem_rdata_latched_noshuffle [30]),
    .I5(\picorv32/mem_rdata_latched_noshuffle [31]),
    .O(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1097_o12_8335 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1097_o13  (
    .I0(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1097_o11_8334 ),
    .I1(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1097_o12_8335 ),
    .O(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1097_o1 )
  );
  LUT6 #(
    .INIT ( 64'h5555555544444544 ))
  \picorv32/cpu_state_FSM_FFd3-In1  (
    .I0(\picorv32/is_lui_auipc_jal_7654 ),
    .I1(\picorv32/PWR_11_o_reduce_or_441_o ),
    .I2(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I3(\picorv32/is_sb_sh_sw_7500 ),
    .I4(\picorv32/is_slli_srli_srai_7456 ),
    .I5(\picorv32/is_lb_lh_lw_lbu_lhu_7284 ),
    .O(\picorv32/cpu_state_FSM_FFd3-In1_8336 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAA80AAAA ))
  \picorv32/cpu_state_FSM_FFd3-In2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/cpu_state_FSM_FFd3-In1_8336 ),
    .I2(\picorv32/instr_trap_INV_478_o ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I5(\picorv32/cpu_state_FSM_FFd3-In21 ),
    .O(\picorv32/cpu_state_FSM_FFd3-In2_8337 )
  );
  LUT5 #(
    .INIT ( 32'hFFA2FFFF ))
  \picorv32/cpu_state_FSM_FFd3-In3  (
    .I0(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I3(\picorv32/cpu_state_FSM_FFd3-In2_8337 ),
    .I4(sys_rst_INV_494_o_3260),
    .O(\picorv32/cpu_state_FSM_FFd3-In3_8338 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF04000404 ))
  \picorv32/cpu_state_FSM_FFd3-In4  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I3(\picorv32/mem_xfer_mem_state[1]_OR_564_o ),
    .I4(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7416 ),
    .I5(\picorv32/cpu_state_FSM_FFd3-In3_8338 ),
    .O(\picorv32/cpu_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<17>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<17>1_8339 ),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<17> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I5(\picorv32/reg_op1_17_7268 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<17>2_8340 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<17>3  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2_6056 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<17>2_8340 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>4 ),
    .I3(basesoc_done_mmx_out24),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<17> )
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<18>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<18>1_8341 ),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<18> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I5(\picorv32/reg_op1_18_7269 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<18>2_8342 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<18>3  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2_6056 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<18>2_8342 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>4 ),
    .I3(basesoc_done_mmx_out25),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<18> )
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<19>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<19>1_8343 ),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<19> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I5(\picorv32/reg_op1_19_7270 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<19>2_8344 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<19>3  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2_6056 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<19>2_8344 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>4 ),
    .I3(basesoc_done_mmx_out27),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<19> )
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<20>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<20>1_8345 ),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<20> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I5(\picorv32/reg_op1_20_7271 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<20>2_8346 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<20>3  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2_6056 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<20>2_8346 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>4 ),
    .I3(basesoc_done_mmx_out28),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<20> )
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<21>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<21>1_8347 ),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<21> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I5(\picorv32/reg_op1_21_7272 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<21>2_8348 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<21>3  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2_6056 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<21>2_8348 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>4 ),
    .I3(basesoc_done_mmx_out29),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<21> )
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<22>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<22>1_8349 ),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<22> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I5(\picorv32/reg_op1_22_7273 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<22>2_8350 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<22>3  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2_6056 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<22>2_8350 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>4 ),
    .I3(basesoc_done_mmx_out30),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<22> )
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<23>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<23>1_8351 ),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<23> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I5(\picorv32/reg_op1_23_7274 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<23>2_8352 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<23>3  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2_6056 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<23>2_8352 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>4 ),
    .I3(basesoc_done_mmx_out31),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<23> )
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<24>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<24>1_8353 ),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<24> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I5(\picorv32/reg_op1_24_7275 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<24>2_8354 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<24>3  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2_6056 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<24>2_8354 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>4 ),
    .I3(basesoc_done_mmx_out),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<25>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<25>1_8355 ),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<25> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I5(\picorv32/reg_op1_25_7276 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<25>2_8356 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<25>3  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2_6056 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<25>2_8356 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>4 ),
    .I3(basesoc_done_mmx_out1),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<26>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<26>1_8357 ),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<26> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I5(\picorv32/reg_op1_26_7277 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<26>2_8358 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<26>3  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2_6056 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<26>2_8358 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>4 ),
    .I3(basesoc_done_mmx_out2),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<27>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<27>1_8359 ),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<27> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I5(\picorv32/reg_op1_27_7278 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<27>2_8360 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<27>3  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2_6056 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<27>2_8360 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>4 ),
    .I3(basesoc_done_mmx_out3),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<28>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<28>1_8361 ),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<28> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I5(\picorv32/reg_op1_28_7279 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<28>2_8362 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<28>3  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2_6056 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<28>2_8362 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>4 ),
    .I3(basesoc_done_mmx_out4),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<28> )
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<29>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<29>1_8363 ),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<29> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I5(\picorv32/reg_op1_29_7280 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<29>2_8364 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<29>3  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2_6056 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<29>2_8364 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>4 ),
    .I3(basesoc_done_mmx_out6),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<30>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<30>1_8365 ),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<30> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I5(\picorv32/reg_op1_30_7281 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<30>2_8366 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<30>3  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2_6056 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<30>2_8366 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>4 ),
    .I3(basesoc_done_mmx_out7),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<30> )
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<31>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<31>1_8367 ),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<31> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I5(\picorv32/reg_op1_31_7282 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<31>2_8368 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<31>3  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2_6056 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<31>2_8368 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>4 ),
    .I3(basesoc_done_mmx_out8),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>3_8369 ),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<16> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I5(\picorv32/reg_op1_16_7267 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>5 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>3  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2_6056 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>5 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>4 ),
    .I3(basesoc_done_mmx_out23),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16> )
  );
  LUT6 #(
    .INIT ( 64'hFFD5D5D5AA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<4>1  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/_n1445 ),
    .I2(\picorv32/cpuregs_rs1 [4]),
    .I3(\picorv32/instr_maskirq_7457 ),
    .I4(\picorv32/irq_mask [4]),
    .I5(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<4> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<4>1_8371 )
  );
  LUT5 #(
    .INIT ( 32'h88800800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<4>2  (
    .I0(\picorv32/reg_op1_0_6493 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_1_6492 ),
    .I3(basesoc_done_mmx_out19),
    .I4(basesoc_done_mmx_out4),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<4>2_8372 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<4>3  (
    .I0(\picorv32/Mmux_mem_rdata_word110 ),
    .I1(basesoc_done_mmx_out10),
    .I2(basesoc_done_mmx_out28),
    .I3(\picorv32/Mmux_mem_rdata_word111 ),
    .I4(\picorv32/reg_op1_1_6492 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<4>2_8372 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<4>3_8373 )
  );
  LUT5 #(
    .INIT ( 32'h0808FF08 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<4>4  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>1 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<4>3_8373 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/reg_op1_4_7255 ),
    .I4(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<4>4_8374 )
  );
  LUT6 #(
    .INIT ( 64'hFFD5D5D5AA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<3>1  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/_n1445 ),
    .I2(\picorv32/cpuregs_rs1 [3]),
    .I3(\picorv32/instr_maskirq_7457 ),
    .I4(\picorv32/irq_mask [3]),
    .I5(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<3> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<3>1_8375 )
  );
  LUT5 #(
    .INIT ( 32'h88800800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<3>2  (
    .I0(\picorv32/reg_op1_0_6493 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_1_6492 ),
    .I3(basesoc_done_mmx_out18),
    .I4(basesoc_done_mmx_out3),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<3>2_8376 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<3>3  (
    .I0(\picorv32/Mmux_mem_rdata_word110 ),
    .I1(basesoc_done_mmx_out9),
    .I2(basesoc_done_mmx_out27),
    .I3(\picorv32/Mmux_mem_rdata_word111 ),
    .I4(\picorv32/reg_op1_1_6492 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<3>2_8376 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<3>3_8377 )
  );
  LUT5 #(
    .INIT ( 32'h0808FF08 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<3>4  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>1 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<3>3_8377 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/reg_op1_3_7254 ),
    .I4(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<3>4_8378 )
  );
  LUT6 #(
    .INIT ( 64'hFFD5D5D5AA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<1>1  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/_n1445 ),
    .I2(\picorv32/cpuregs_rs1 [1]),
    .I3(\picorv32/instr_maskirq_7457 ),
    .I4(\picorv32/irq_mask [1]),
    .I5(\picorv32/decoded_imm [1]),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<1>1_8379 )
  );
  LUT5 #(
    .INIT ( 32'h88800800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<1>2  (
    .I0(\picorv32/reg_op1_0_6493 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_1_6492 ),
    .I3(basesoc_done_mmx_out16),
    .I4(basesoc_done_mmx_out1),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<1>2_8380 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<1>3  (
    .I0(\picorv32/Mmux_mem_rdata_word110 ),
    .I1(basesoc_done_mmx_out26),
    .I2(basesoc_done_mmx_out24),
    .I3(\picorv32/Mmux_mem_rdata_word111 ),
    .I4(\picorv32/reg_op1_1_6492 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<1>2_8380 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<1>3_8381 )
  );
  LUT5 #(
    .INIT ( 32'h0808FF08 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<1>4  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>1 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<1>3_8381 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/reg_op1_1_6492 ),
    .I4(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<1>4_8382 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<0>3  (
    .I0(\picorv32/reg_op1_0_6493 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<0> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6044 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<0>2_8383 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6046 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFFD5D5D5AA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<15>1  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/_n1445 ),
    .I2(\picorv32/cpuregs_rs1 [15]),
    .I3(\picorv32/instr_maskirq_7457 ),
    .I4(\picorv32/irq_mask [15]),
    .I5(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<15> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<15>1_8384 )
  );
  LUT6 #(
    .INIT ( 64'hFFD5D5D5AA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<7>1  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/_n1445 ),
    .I2(\picorv32/cpuregs_rs1 [7]),
    .I3(\picorv32/instr_maskirq_7457 ),
    .I4(\picorv32/irq_mask [7]),
    .I5(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<7> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<7>1_8386 )
  );
  LUT5 #(
    .INIT ( 32'h88800800 ))
  \picorv32/Mmux_mem_rdata_word301  (
    .I0(\picorv32/reg_op1_0_6493 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_1_6492 ),
    .I3(basesoc_done_mmx_out22),
    .I4(basesoc_done_mmx_out8),
    .O(\picorv32/Mmux_mem_rdata_word30 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF8888888 ))
  \picorv32/Mmux_mem_rdata_word302  (
    .I0(\picorv32/Mmux_mem_rdata_word110 ),
    .I1(basesoc_done_mmx_out14),
    .I2(basesoc_done_mmx_out31),
    .I3(\picorv32/Mmux_mem_rdata_word111 ),
    .I4(\picorv32/reg_op1_1_6492 ),
    .I5(\picorv32/Mmux_mem_rdata_word30 ),
    .O(\picorv32/mem_rdata_word[7] )
  );
  LUT6 #(
    .INIT ( 64'h5555555555551110 ))
  \picorv32/cpu_state_FSM_FFd1-In32  (
    .I0(\picorv32/is_lui_auipc_jal_7654 ),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I2(\picorv32/is_sb_sh_sw_7500 ),
    .I3(\picorv32/is_sll_srl_sra_7454 ),
    .I4(\picorv32/is_lb_lh_lw_lbu_lhu_7284 ),
    .I5(\picorv32/is_slli_srli_srai_7456 ),
    .O(\picorv32/cpu_state_FSM_FFd1-In32_8389 )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<9>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_10_7261 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_8_7259 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<9>1_8390 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<9>2  (
    .I0(\picorv32/reg_pc_9_7554 ),
    .I1(\picorv32/instr_lui_7297 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<9>2_8391 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<9>4  (
    .I0(\picorv32/reg_op1_9_7260 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<9> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6044 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<9>3_8392 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6046 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<8>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_9_7260 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_7_7258 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<8>1_8393 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<8>2  (
    .I0(\picorv32/reg_pc_8_7553 ),
    .I1(\picorv32/instr_lui_7297 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<8>2_8394 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<8>4  (
    .I0(\picorv32/reg_op1_8_7259 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<8> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6044 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<8>3_8395 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6046 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<7>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_8_7259 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_6_7257 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<7>1_8396 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<7>2  (
    .I0(\picorv32/reg_pc_7_7552 ),
    .I1(\picorv32/instr_lui_7297 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<7>2_8397 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<7>4  (
    .I0(\picorv32/reg_op1_7_7258 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<7> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6044 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<7>3_8398 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6046 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<6>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_7_7258 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_5_7256 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<6>1_8399 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<6>2  (
    .I0(\picorv32/reg_pc_6_7551 ),
    .I1(\picorv32/instr_lui_7297 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<6>2_8400 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<6>4  (
    .I0(\picorv32/reg_op1_6_7257 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<6> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6044 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<6>3_8401 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6046 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<5>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_6_7257 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_4_7255 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<5>1_8402 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<5>2  (
    .I0(\picorv32/reg_pc_5_7550 ),
    .I1(\picorv32/instr_lui_7297 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<5>2_8403 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<5>4  (
    .I0(\picorv32/reg_op1_5_7256 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<5> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6044 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<5>3_8404 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6046 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<4>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_5_7256 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_3_7254 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<4>1_8405 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<4>2  (
    .I0(\picorv32/reg_pc_4_7549 ),
    .I1(\picorv32/instr_lui_7297 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<4>2_8406 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<4>4  (
    .I0(\picorv32/reg_op1_4_7255 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<4> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6044 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<4>3_8407 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6046 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<3>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_4_7255 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_2_7253 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<3>1_8408 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<3>2  (
    .I0(\picorv32/reg_pc_3_7548 ),
    .I1(\picorv32/instr_lui_7297 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<3>2_8409 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<3>4  (
    .I0(\picorv32/reg_op1_3_7254 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<3> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6044 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<3>3_8410 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6046 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<30>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_31_7282 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_29_7280 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<30>1_8411 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<30>2  (
    .I0(\picorv32/reg_pc_30_7575 ),
    .I1(\picorv32/instr_lui_7297 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<30>2_8412 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<30>4  (
    .I0(\picorv32/reg_op1_30_7281 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<30> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6044 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<30>3_8413 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6046 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<30> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<2>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_3_7254 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_1_6492 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<2>1_8414 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<2>2  (
    .I0(\picorv32/reg_pc_2_7547 ),
    .I1(\picorv32/instr_lui_7297 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<2>2_8415 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<2>4  (
    .I0(\picorv32/reg_op1_2_7253 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<2> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6044 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<2>3_8416 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6046 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<29>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_30_7281 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_28_7279 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<29>1_8417 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<29>2  (
    .I0(\picorv32/reg_pc_29_7574 ),
    .I1(\picorv32/instr_lui_7297 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<29>2_8418 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<29>4  (
    .I0(\picorv32/reg_op1_29_7280 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<29> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6044 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<29>3_8419 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6046 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<28>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_29_7280 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_27_7278 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<28>1_8420 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<28>2  (
    .I0(\picorv32/reg_pc_28_7573 ),
    .I1(\picorv32/instr_lui_7297 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<28>2_8421 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<28>4  (
    .I0(\picorv32/reg_op1_28_7279 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<28> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6044 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<28>3_8422 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6046 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<28> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<27>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_28_7279 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_26_7277 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<27>1_8423 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<27>2  (
    .I0(\picorv32/reg_pc_27_7572 ),
    .I1(\picorv32/instr_lui_7297 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<27>2_8424 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<27>4  (
    .I0(\picorv32/reg_op1_27_7278 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<27> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6044 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<27>3_8425 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6046 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<26>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_27_7278 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_25_7276 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<26>1_8426 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<26>2  (
    .I0(\picorv32/reg_pc_26_7571 ),
    .I1(\picorv32/instr_lui_7297 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<26>2_8427 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<26>4  (
    .I0(\picorv32/reg_op1_26_7277 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<26> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6044 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<26>3_8428 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6046 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<25>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_26_7277 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_24_7275 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<25>1_8429 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<25>2  (
    .I0(\picorv32/reg_pc_25_7570 ),
    .I1(\picorv32/instr_lui_7297 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<25>2_8430 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<25>4  (
    .I0(\picorv32/reg_op1_25_7276 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<25> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6044 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<25>3_8431 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6046 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<24>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_25_7276 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_23_7274 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<24>1_8432 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<24>2  (
    .I0(\picorv32/reg_pc_24_7569 ),
    .I1(\picorv32/instr_lui_7297 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<24>2_8433 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<24>4  (
    .I0(\picorv32/reg_op1_24_7275 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<24> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6044 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<24>3_8434 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6046 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<23>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_24_7275 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_22_7273 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<23>1_8435 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<23>2  (
    .I0(\picorv32/reg_pc_23_7568 ),
    .I1(\picorv32/instr_lui_7297 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<23>2_8436 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<23>4  (
    .I0(\picorv32/reg_op1_23_7274 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<23> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6044 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<23>3_8437 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6046 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<23> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<22>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_23_7274 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_21_7272 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<22>1_8438 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<22>2  (
    .I0(\picorv32/reg_pc_22_7567 ),
    .I1(\picorv32/instr_lui_7297 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<22>2_8439 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<22>4  (
    .I0(\picorv32/reg_op1_22_7273 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<22> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6044 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<22>3_8440 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6046 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<22> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<21>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_22_7273 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_20_7271 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<21>1_8441 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<21>2  (
    .I0(\picorv32/reg_pc_21_7566 ),
    .I1(\picorv32/instr_lui_7297 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<21>2_8442 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<21>4  (
    .I0(\picorv32/reg_op1_21_7272 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<21> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6044 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<21>3_8443 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6046 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<21> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<20>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_21_7272 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_19_7270 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<20>1_8444 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<20>2  (
    .I0(\picorv32/reg_pc_20_7565 ),
    .I1(\picorv32/instr_lui_7297 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<20>2_8445 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<20>4  (
    .I0(\picorv32/reg_op1_20_7271 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<20> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6044 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<20>3_8446 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6046 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<20> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<19>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_20_7271 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_18_7269 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<19>1_8447 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<19>2  (
    .I0(\picorv32/reg_pc_19_7564 ),
    .I1(\picorv32/instr_lui_7297 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<19>2_8448 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<19>4  (
    .I0(\picorv32/reg_op1_19_7270 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<19> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6044 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<19>3_8449 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6046 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<19> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<18>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_19_7270 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_17_7268 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<18>1_8450 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<18>2  (
    .I0(\picorv32/reg_pc_18_7563 ),
    .I1(\picorv32/instr_lui_7297 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<18>2_8451 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<18>4  (
    .I0(\picorv32/reg_op1_18_7269 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<18> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6044 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<18>3_8452 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6046 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<18> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<17>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_18_7269 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_16_7267 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<17>1_8453 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<17>2  (
    .I0(\picorv32/reg_pc_17_7562 ),
    .I1(\picorv32/instr_lui_7297 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<17>2_8454 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<17>4  (
    .I0(\picorv32/reg_op1_17_7268 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<17> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6044 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<17>3_8455 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6046 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<17> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<16>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_17_7268 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_15_7266 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<16>1_8456 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<16>2  (
    .I0(\picorv32/reg_pc_16_7561 ),
    .I1(\picorv32/instr_lui_7297 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<16>2_8457 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<16>4  (
    .I0(\picorv32/reg_op1_16_7267 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<16> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6044 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<16>3_8458 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6046 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<16> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<15>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_16_7267 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_14_7265 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<15>1_8459 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<15>2  (
    .I0(\picorv32/reg_pc_15_7560 ),
    .I1(\picorv32/instr_lui_7297 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<15>2_8460 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<15>4  (
    .I0(\picorv32/reg_op1_15_7266 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<15> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6044 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<15>3_8461 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6046 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<14>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_15_7266 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_13_7264 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<14>1_8462 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<14>2  (
    .I0(\picorv32/reg_pc_14_7559 ),
    .I1(\picorv32/instr_lui_7297 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<14>2_8463 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<14>4  (
    .I0(\picorv32/reg_op1_14_7265 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<14> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6044 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<14>3_8464 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6046 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<13>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_14_7265 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_12_7263 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<13>1_8465 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<13>2  (
    .I0(\picorv32/reg_pc_13_7558 ),
    .I1(\picorv32/instr_lui_7297 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<13>2_8466 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<13>4  (
    .I0(\picorv32/reg_op1_13_7264 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<13> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6044 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<13>3_8467 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6046 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<12>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_13_7264 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_11_7262 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<12>1_8468 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<12>2  (
    .I0(\picorv32/reg_pc_12_7557 ),
    .I1(\picorv32/instr_lui_7297 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<12>2_8469 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<12>4  (
    .I0(\picorv32/reg_op1_12_7263 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<12> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6044 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<12>3_8470 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6046 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<11>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_12_7263 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_10_7261 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<11>1_8471 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<11>2  (
    .I0(\picorv32/reg_pc_11_7556 ),
    .I1(\picorv32/instr_lui_7297 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<11>2_8472 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<11>4  (
    .I0(\picorv32/reg_op1_11_7262 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<11> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6044 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<11>3_8473 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6046 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_11_7262 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_9_7260 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>1_8474 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2  (
    .I0(\picorv32/reg_pc_10_7555 ),
    .I1(\picorv32/instr_lui_7297 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>4_8475 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>4  (
    .I0(\picorv32/reg_op1_10_7261 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<10> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6044 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>5 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6046 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAA022A ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>2  (
    .I0(\picorv32/reg_op1_31_7282 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>11 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>1_8477 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>2_8478 )
  );
  LUT6 #(
    .INIT ( 64'h5555100010001000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/instr_lui_7297 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .I3(\picorv32/reg_pc_31_7576 ),
    .I4(\picorv32/_n1425 ),
    .I5(\picorv32/cpuregs_rs1 [31]),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>3_8479 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFEAAA ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>5  (
    .I0(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>4_8480 ),
    .I1(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I2(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<31> ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6044 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>2_8478 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<1>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_2_7253 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_0_6493 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<1>1_8481 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<1>3  (
    .I0(\picorv32/reg_op1_1_6492 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<1> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6044 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<1>2_8482 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6046 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out81  (
    .I0(\picorv32/instr_lui_7297 ),
    .I1(\picorv32/instr_or_7401 ),
    .I2(\picorv32/instr_jal_7295 ),
    .I3(\picorv32/instr_auipc_7296 ),
    .I4(\picorv32/instr_lbu_7288 ),
    .I5(\picorv32/instr_lh_7466 ),
    .O(\picorv32/out8 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out82  (
    .I0(\picorv32/instr_slli_7462 ),
    .I1(\picorv32/instr_blt_7293 ),
    .I2(\picorv32/instr_sh_7464 ),
    .I3(\picorv32/instr_sll_7405 ),
    .I4(\picorv32/instr_ori_7409 ),
    .I5(\picorv32/instr_sb_7465 ),
    .O(\picorv32/out82_8484 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out83  (
    .I0(\picorv32/instr_beq_7415 ),
    .I1(\picorv32/instr_bge_7413 ),
    .I2(\picorv32/instr_and_7400 ),
    .I3(\picorv32/instr_andi_7408 ),
    .I4(\picorv32/instr_add_7407 ),
    .I5(\picorv32/instr_addi_7411 ),
    .O(\picorv32/out83_8485 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out84  (
    .I0(\picorv32/instr_lw_7286 ),
    .I1(\picorv32/instr_lhu_7287 ),
    .I2(\picorv32/instr_jalr_7285 ),
    .I3(\picorv32/instr_lb_7467 ),
    .I4(\picorv32/instr_bgeu_7412 ),
    .I5(\picorv32/instr_bne_7414 ),
    .O(\picorv32/out84_8486 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \picorv32/out85  (
    .I0(\picorv32/out8 ),
    .I1(\picorv32/out82_8484 ),
    .I2(\picorv32/out83_8485 ),
    .I3(\picorv32/out84_8486 ),
    .O(\picorv32/out85_8487 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out86  (
    .I0(\picorv32/instr_xor_7404 ),
    .I1(\picorv32/instr_xori_7410 ),
    .I2(\picorv32/instr_sw_7463 ),
    .I3(\picorv32/instr_waitirq_7501 ),
    .I4(\picorv32/instr_bltu_7290 ),
    .I5(\picorv32/instr_sub_7406 ),
    .O(\picorv32/out86_8488 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \picorv32/out87  (
    .I0(\picorv32/PWR_11_o_reduce_or_441_o ),
    .I1(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I2(\picorv32/out81_6042 ),
    .I3(\picorv32/out86_8488 ),
    .I4(\picorv32/out85_8487 ),
    .O(\picorv32/instr_trap_INV_478_o )
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  \picorv32/_n1800<0>  (
    .I0(N208),
    .I1(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7581 ),
    .I2(\picorv32/alu_add_sub [0]),
    .I3(\picorv32/is_compare_7580 ),
    .I4(\picorv32/alu_out_0_6926 ),
    .O(\picorv32/_n1800 )
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1799<9>  (
    .I0(N2101),
    .I1(\picorv32/alu_add_sub [9]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7581 ),
    .O(\picorv32/_n1799 [9])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1799<8>  (
    .I0(N2121),
    .I1(\picorv32/alu_add_sub [8]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7581 ),
    .O(\picorv32/_n1799 [8])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1799<7>  (
    .I0(N2141),
    .I1(\picorv32/alu_add_sub [7]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7581 ),
    .O(\picorv32/_n1799 [7])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1799<6>  (
    .I0(N2161),
    .I1(\picorv32/alu_add_sub [6]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7581 ),
    .O(\picorv32/_n1799 [6])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1799<5>  (
    .I0(N2181),
    .I1(\picorv32/alu_add_sub [5]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7581 ),
    .O(\picorv32/_n1799 [5])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1799<4>  (
    .I0(N2201),
    .I1(\picorv32/alu_add_sub [4]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7581 ),
    .O(\picorv32/_n1799 [4])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1799<3>  (
    .I0(N2221),
    .I1(\picorv32/alu_add_sub [3]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7581 ),
    .O(\picorv32/_n1799 [3])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1799<31>  (
    .I0(N2241),
    .I1(\picorv32/alu_add_sub [31]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7581 ),
    .O(\picorv32/_n1799 [31])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1799<30>  (
    .I0(N2261),
    .I1(\picorv32/alu_add_sub [30]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7581 ),
    .O(\picorv32/_n1799 [30])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1799<2>  (
    .I0(N2281),
    .I1(\picorv32/alu_add_sub [2]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7581 ),
    .O(\picorv32/_n1799 [2])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1799<29>  (
    .I0(N2301),
    .I1(\picorv32/alu_add_sub [29]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7581 ),
    .O(\picorv32/_n1799 [29])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1799<28>  (
    .I0(N2321),
    .I1(\picorv32/alu_add_sub [28]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7581 ),
    .O(\picorv32/_n1799 [28])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1799<27>  (
    .I0(N2341),
    .I1(\picorv32/alu_add_sub [27]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7581 ),
    .O(\picorv32/_n1799 [27])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1799<26>  (
    .I0(N2361),
    .I1(\picorv32/alu_add_sub [26]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7581 ),
    .O(\picorv32/_n1799 [26])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1799<25>  (
    .I0(N2381),
    .I1(\picorv32/alu_add_sub [25]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7581 ),
    .O(\picorv32/_n1799 [25])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1799<24>  (
    .I0(N2401),
    .I1(\picorv32/alu_add_sub [24]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7581 ),
    .O(\picorv32/_n1799 [24])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1799<23>  (
    .I0(N2421),
    .I1(\picorv32/alu_add_sub [23]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7581 ),
    .O(\picorv32/_n1799 [23])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1799<22>  (
    .I0(N244),
    .I1(\picorv32/alu_add_sub [22]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7581 ),
    .O(\picorv32/_n1799 [22])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1799<21>  (
    .I0(N246),
    .I1(\picorv32/alu_add_sub [21]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7581 ),
    .O(\picorv32/_n1799 [21])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1799<20>  (
    .I0(N248),
    .I1(\picorv32/alu_add_sub [20]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7581 ),
    .O(\picorv32/_n1799 [20])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1799<1>  (
    .I0(N250),
    .I1(\picorv32/alu_add_sub [1]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7581 ),
    .O(\picorv32/_n1799 [1])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1799<19>  (
    .I0(N252),
    .I1(\picorv32/alu_add_sub [19]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7581 ),
    .O(\picorv32/_n1799 [19])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1799<18>  (
    .I0(N254),
    .I1(\picorv32/alu_add_sub [18]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7581 ),
    .O(\picorv32/_n1799 [18])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1799<17>  (
    .I0(N256),
    .I1(\picorv32/alu_add_sub [17]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7581 ),
    .O(\picorv32/_n1799 [17])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1799<16>  (
    .I0(N258),
    .I1(\picorv32/alu_add_sub [16]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7581 ),
    .O(\picorv32/_n1799 [16])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1799<15>  (
    .I0(N260),
    .I1(\picorv32/alu_add_sub [15]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7581 ),
    .O(\picorv32/_n1799 [15])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1799<14>  (
    .I0(N262),
    .I1(\picorv32/alu_add_sub [14]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7581 ),
    .O(\picorv32/_n1799 [14])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1799<13>  (
    .I0(N264),
    .I1(\picorv32/alu_add_sub [13]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7581 ),
    .O(\picorv32/_n1799 [13])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1799<12>  (
    .I0(N266),
    .I1(\picorv32/alu_add_sub [12]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7581 ),
    .O(\picorv32/_n1799 [12])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1799<11>  (
    .I0(N268),
    .I1(\picorv32/alu_add_sub [11]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7581 ),
    .O(\picorv32/_n1799 [11])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1799<10>  (
    .I0(N270),
    .I1(\picorv32/alu_add_sub [10]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7581 ),
    .O(\picorv32/_n1799 [10])
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n117681  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<13> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1176110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [13]),
    .O(\picorv32/Mmux__n11768 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1176601  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<9> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1176110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [9]),
    .O(\picorv32/Mmux__n117660 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n117661  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<12> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1176110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [12]),
    .O(\picorv32/Mmux__n11766 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1176581  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<8> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1176110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [8]),
    .O(\picorv32/Mmux__n117658 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1176561  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<7> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1176110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [7]),
    .O(\picorv32/Mmux__n117656 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1176541  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<6> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1176110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [6]),
    .O(\picorv32/Mmux__n117654 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1176521  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<5> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1176110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [5]),
    .O(\picorv32/Mmux__n117652 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1176501  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<4> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1176110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [4]),
    .O(\picorv32/Mmux__n117650 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1176481  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<3> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1176110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [3]),
    .O(\picorv32/Mmux__n117648 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1176461  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<31> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1176110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [31]),
    .O(\picorv32/Mmux__n117646 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1176441  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<30> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1176110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [30]),
    .O(\picorv32/Mmux__n117644 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1176421  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<2> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1176110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [2]),
    .O(\picorv32/Mmux__n117642_8532 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1176401  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<29> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1176110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [29]),
    .O(\picorv32/Mmux__n117640 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n117641  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<11> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1176110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [11]),
    .O(\picorv32/Mmux__n11764 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1176381  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<28> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1176110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [28]),
    .O(\picorv32/Mmux__n117638 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1176361  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<27> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1176110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [27]),
    .O(\picorv32/Mmux__n117636 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1176341  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<26> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1176110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [26]),
    .O(\picorv32/Mmux__n117634 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1176321  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<25> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1176110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [25]),
    .O(\picorv32/Mmux__n117632 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1176301  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<24> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1176110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [24]),
    .O(\picorv32/Mmux__n117630 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1176281  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<23> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1176110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [23]),
    .O(\picorv32/Mmux__n117628 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1176261  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<22> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1176110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [22]),
    .O(\picorv32/Mmux__n117626 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1176241  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<21> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1176110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [21]),
    .O(\picorv32/Mmux__n117624 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1176221  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<20> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1176110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [20]),
    .O(\picorv32/Mmux__n117622_8543 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1176201  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<19> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1176110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [19]),
    .O(\picorv32/Mmux__n117620 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n117621  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<10> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1176110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [10]),
    .O(\picorv32/Mmux__n11762 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1176181  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<18> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1176110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [18]),
    .O(\picorv32/Mmux__n117618 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1176161  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<17> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1176110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [17]),
    .O(\picorv32/Mmux__n117616 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1176141  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<16> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1176110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [16]),
    .O(\picorv32/Mmux__n117614 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1176121  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<15> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1176110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [15]),
    .O(\picorv32/Mmux__n117612 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1176101  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<14> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1176110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [14]),
    .O(\picorv32/Mmux__n117610 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF540454045404 ))
  \picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<5>  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/instr_setq_7458 ),
    .I4(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<5>1 ),
    .I5(\picorv32/latched_rd [5]),
    .O(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<5>_6751 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF111011101110 ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<1>_SW0  (
    .I0(\picorv32/mem_do_rdata_7506 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/instr_lbu_7288 ),
    .I3(\picorv32/instr_lb_7467 ),
    .I4(\picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<0>21 ),
    .I5(\picorv32/instr_sb_7465 ),
    .O(N2741)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<1>  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<0>1 ),
    .I2(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(N2741),
    .O(\picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<1>_6753 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF111011101110 ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<0>_SW0  (
    .I0(\picorv32/mem_do_rdata_7506 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/instr_lh_7466 ),
    .I3(\picorv32/instr_lhu_7287 ),
    .I4(\picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<0>21 ),
    .I5(\picorv32/instr_sh_7464 ),
    .O(N2761)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<0>  (
    .I0(\picorv32/mem_wordsize [0]),
    .I1(\picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<0>1 ),
    .I2(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(N2761),
    .O(\picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<0>_6752 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/resetn_latched_rd[5]_AND_1178_o1  (
    .I0(\picorv32/latched_rd [4]),
    .I1(\picorv32/latched_rd [5]),
    .I2(\picorv32/latched_rd [2]),
    .I3(\picorv32/latched_rd [3]),
    .I4(\picorv32/latched_rd [0]),
    .I5(\picorv32/latched_rd [1]),
    .O(\picorv32/resetn_latched_rd[5]_AND_1178_o1_8553 )
  );
  LUT6 #(
    .INIT ( 64'h4444444444444440 ))
  \picorv32/resetn_latched_rd[5]_AND_1178_o2  (
    .I0(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>2_6054 ),
    .I1(\picorv32/resetn_latched_rd[5]_AND_1178_o1_8553 ),
    .I2(\picorv32/latched_branch_7514 ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I5(\picorv32/irq_state_FSM_FFd1_7503 ),
    .O(\picorv32/resetn_latched_rd[5]_AND_1178_o2_8554 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/resetn_latched_rd[5]_AND_1178_o3  (
    .I0(sys_rst_INV_494_o_3260),
    .I1(\picorv32/resetn_latched_rd[5]_AND_1178_o2_8554 ),
    .O(\picorv32/resetn_latched_rd[5]_AND_1178_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFD8D8FFD8D8 ))
  \picorv32/alu_out_0_SW0  (
    .I0(\picorv32/Mcompar_alu_ltu_cy [15]),
    .I1(\picorv32/instr_bgeu_7412 ),
    .I2(\picorv32/is_sltiu_bltu_sltu_7652 ),
    .I3(\picorv32/alu_eq ),
    .I4(\picorv32/instr_bne_7414 ),
    .I5(\picorv32/instr_beq_7415 ),
    .O(N2961)
  );
  LUT4 #(
    .INIT ( 16'hFEF4 ))
  \picorv32/alu_out_0  (
    .I0(\picorv32/Mcompar_alu_lts_cy [15]),
    .I1(\picorv32/is_slti_blt_slt_7653 ),
    .I2(N2961),
    .I3(\picorv32/instr_bge_7413 ),
    .O(\picorv32/alu_out_0_6926 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/mem_rdata_q[6]_GND_2_o_equal_240_o<6>_SW0  (
    .I0(\picorv32/mem_rdata_q [4]),
    .I1(\picorv32/mem_rdata_q [5]),
    .O(N2981)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/mem_rdata_q[6]_GND_2_o_equal_240_o<6>  (
    .I0(\picorv32/mem_rdata_q [1]),
    .I1(\picorv32/mem_rdata_q [3]),
    .I2(\picorv32/mem_rdata_q [2]),
    .I3(\picorv32/mem_rdata_q [6]),
    .I4(N2981),
    .I5(\picorv32/mem_rdata_q [0]),
    .O(\picorv32/mem_rdata_q[6]_GND_2_o_equal_240_o )
  );
  BUFG   base50_clk_BUFG (
    .O(base50_clk_BUFG_7),
    .I(base50_clk)
  );
  IBUF   cpu_reset_IBUF (
    .I(cpu_reset),
    .O(cpu_reset_IBUF_1)
  );
  IBUF   fx2_serial_rx_IBUF (
    .I(fx2_serial_rx),
    .O(fx2_serial_rx_IBUF_2)
  );
  IBUF   pwrsw_IBUF (
    .I(pwrsw),
    .O(front_panel_switches_inv)
  );
  IOBUF   spiflash4x_dq_3_IOBUF (
    .I(spiflash_o[3]),
    .T(spiflash_oe_inv),
    .O(N3001),
    .IO(spiflash4x_dq[3])
  );
  IOBUF   spiflash4x_dq_2_IOBUF (
    .I(spiflash_o[2]),
    .T(spiflash_oe_inv),
    .O(N3011),
    .IO(spiflash4x_dq[2])
  );
  IOBUF   spiflash4x_dq_1_IOBUF (
    .I(spiflash_o[1]),
    .T(spiflash_oe_inv),
    .O(N3021),
    .IO(spiflash4x_dq[1])
  );
  IOBUF   spiflash4x_dq_0_IOBUF (
    .I(spiflash_o[0]),
    .T(spiflash_oe_inv),
    .O(N3031),
    .IO(spiflash4x_dq[0])
  );
  IOBUF   opsis_i2c_scl_IOBUF (
    .I(opsisi2c_scl_o),
    .T(opsisi2c_scl_oe_inv),
    .O(N3041),
    .IO(opsis_i2c_scl)
  );
  IOBUF   opsis_i2c_sda_IOBUF (
    .I(opsisi2c_sda_o),
    .T(opsisi2c_sda_oe_inv),
    .O(N3051),
    .IO(opsis_i2c_sda)
  );
  OBUFT   fx2_reset_OBUFT (
    .I(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T(opsis_i2c_fx2_reset_storage_full_inv),
    .O(fx2_reset)
  );
  OBUF   ddram_ba_2_OBUF (
    .I(ddram_ba_2),
    .O(ddram_ba[2])
  );
  OBUF   ddram_ba_1_OBUF (
    .I(ddram_ba_1),
    .O(ddram_ba[1])
  );
  OBUF   ddram_ba_0_OBUF (
    .I(ddram_ba_0),
    .O(ddram_ba[0])
  );
  OBUF   ddram_a_14_OBUF (
    .I(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(ddram_a[14])
  );
  OBUF   ddram_a_13_OBUF (
    .I(ddram_a_13),
    .O(ddram_a[13])
  );
  OBUF   ddram_a_12_OBUF (
    .I(ddram_a_12),
    .O(ddram_a[12])
  );
  OBUF   ddram_a_11_OBUF (
    .I(ddram_a_11),
    .O(ddram_a[11])
  );
  OBUF   ddram_a_10_OBUF (
    .I(ddram_a_10),
    .O(ddram_a[10])
  );
  OBUF   ddram_a_9_OBUF (
    .I(ddram_a_9),
    .O(ddram_a[9])
  );
  OBUF   ddram_a_8_OBUF (
    .I(ddram_a_8),
    .O(ddram_a[8])
  );
  OBUF   ddram_a_7_OBUF (
    .I(ddram_a_7),
    .O(ddram_a[7])
  );
  OBUF   ddram_a_6_OBUF (
    .I(ddram_a_6),
    .O(ddram_a[6])
  );
  OBUF   ddram_a_5_OBUF (
    .I(ddram_a_5),
    .O(ddram_a[5])
  );
  OBUF   ddram_a_4_OBUF (
    .I(ddram_a_4),
    .O(ddram_a[4])
  );
  OBUF   ddram_a_3_OBUF (
    .I(ddram_a_3),
    .O(ddram_a[3])
  );
  OBUF   ddram_a_2_OBUF (
    .I(ddram_a_2),
    .O(ddram_a[2])
  );
  OBUF   ddram_a_1_OBUF (
    .I(ddram_a_1),
    .O(ddram_a[1])
  );
  OBUF   ddram_a_0_OBUF (
    .I(ddram_a_0),
    .O(ddram_a[0])
  );
  OBUF   ddram_dm_1_OBUF (
    .I(ddram_dm_1_OBUF_111),
    .O(ddram_dm[1])
  );
  OBUF   ddram_dm_0_OBUF (
    .I(ddram_dm_0_OBUF_110),
    .O(ddram_dm[0])
  );
  OBUF   fx2_serial_tx_OBUF (
    .I(suart_tx_2274),
    .O(fx2_serial_tx)
  );
  OBUF   spiflash4x_cs_n_OBUF (
    .I(spiflash4x_cs_n_OBUF_2929),
    .O(spiflash4x_cs_n)
  );
  OBUF   spiflash4x_clk_OBUF (
    .I(spiflash4x_clk_OBUF_2917),
    .O(spiflash4x_clk)
  );
  OBUF   hdled_OBUF (
    .I(hdled_OBUF_3480),
    .O(hdled)
  );
  OBUF   pwled_OBUF (
    .I(pwled_OBUF_3481),
    .O(pwled)
  );
  OBUF   ddram_cke_OBUF (
    .I(ddram_cke_OBUF_228),
    .O(ddram_cke)
  );
  OBUF   ddram_ras_n_OBUF (
    .I(ddram_ras_n_OBUF_229),
    .O(ddram_ras_n)
  );
  OBUF   ddram_cas_n_OBUF (
    .I(ddram_cas_n_OBUF_230),
    .O(ddram_cas_n)
  );
  OBUF   ddram_we_n_OBUF (
    .I(ddram_we_n_OBUF_231),
    .O(ddram_we_n)
  );
  OBUF   ddram_odt_OBUF (
    .I(ddram_odt_OBUF_233),
    .O(ddram_odt)
  );
  OBUF   ddram_reset_n_OBUF (
    .I(ddram_reset_n_OBUF_232),
    .O(ddram_reset_n)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_ras (
    .C(sys_clk),
    .D(basesoc_sdram_cmd_payload_ras_glue_set_8598),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_ras_1261)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_zero_pending (
    .C(sys_clk),
    .D(basesoc_zero_pending_glue_set_8599),
    .R(sys_rst),
    .Q(basesoc_zero_pending_2271)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_data_drv (
    .C(sys_clk),
    .D(opsis_i2c_data_drv_glue_set_8600),
    .R(sys_rst),
    .Q(opsis_i2c_data_drv_2272)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_rx_busy (
    .C(sys_clk),
    .D(suart_rx_busy_glue_set_8601),
    .R(sys_rst),
    .Q(suart_rx_busy_2275)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_tx_busy (
    .C(sys_clk),
    .D(suart_tx_busy_glue_set_8602),
    .R(sys_rst),
    .Q(suart_tx_busy_2273)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_tx_pending (
    .C(sys_clk),
    .D(suart_tx_pending_glue_set_8603),
    .R(sys_rst),
    .Q(suart_tx_pending_2276)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_rx_pending (
    .C(sys_clk),
    .D(suart_rx_pending_glue_set_8604),
    .R(sys_rst),
    .Q(suart_rx_pending_2277)
  );
  FDS #(
    .INIT ( 1'b1 ))
  spiflash_cs_n (
    .C(sys_clk),
    .D(spiflash_cs_n_glue_rst_8605),
    .S(sys_rst),
    .Q(spiflash_cs_n_2281)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_readable (
    .C(sys_clk),
    .D(suart_rx_fifo_readable_glue_set_8606),
    .R(sys_rst),
    .Q(suart_rx_fifo_readable_2279)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_dq_oe (
    .C(sys_clk),
    .D(spiflash_dq_oe_glue_set_8607),
    .R(sys_rst),
    .Q(spiflash_dq_oe_2280)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_bus_ack (
    .C(sys_clk),
    .D(spiflash_bus_ack_glue_set_8608),
    .R(sys_rst),
    .Q(spiflash_bus_ack_2282)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine0_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst_8609),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_ready_2284)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine0_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_trccon_ready_glue_rst_8610),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine0_trccon_ready_2286)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine1_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst_8611),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_ready_2289)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine0_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_trascon_ready_glue_rst_8612),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine0_trascon_ready_2287)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine1_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_trccon_ready_glue_rst_8613),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine1_trccon_ready_2291)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine1_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_trascon_ready_glue_rst_8614),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine1_trascon_ready_2292)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine2_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst_8615),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_ready_2294)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine2_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_trccon_ready_glue_rst_8616),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine2_trccon_ready_2296)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine2_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_trascon_ready_glue_rst_8617),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine2_trascon_ready_2297)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine3_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst_8618),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_ready_2299)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine3_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_trccon_ready_glue_rst_8619),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine3_trccon_ready_2301)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine3_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_trascon_ready_glue_rst_8620),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine3_trascon_ready_2302)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine4_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine4_trascon_ready_glue_rst_8621),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine4_trascon_ready_2307)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine4_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine4_twtpcon_ready_glue_rst_8622),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine4_twtpcon_ready_2304)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine4_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine4_trccon_ready_glue_rst_8623),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine4_trccon_ready_2306)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine5_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_trccon_ready_glue_rst_8624),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine5_trccon_ready_2311)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine5_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_twtpcon_ready_glue_rst_8625),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine5_twtpcon_ready_2309)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine6_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine6_twtpcon_ready_glue_rst_8626),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine6_twtpcon_ready_2314)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine5_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_trascon_ready_glue_rst_8627),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine5_trascon_ready_2312)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine6_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine6_trccon_ready_glue_rst_8628),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine6_trccon_ready_2316)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine6_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine6_trascon_ready_glue_rst_8629),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine6_trascon_ready_2317)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine7_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine7_twtpcon_ready_glue_rst_8630),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine7_twtpcon_ready_2319)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_trrdcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_trrdcon_ready_glue_rst_8631),
    .S(sys_rst),
    .Q(basesoc_sdram_trrdcon_ready_2331)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine7_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine7_trccon_ready_glue_rst_8632),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine7_trccon_ready_2321)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine7_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine7_trascon_ready_glue_rst_8633),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine7_trascon_ready_2322)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_twtrcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_twtrcon_ready_glue_rst_8634),
    .S(sys_rst),
    .Q(basesoc_sdram_twtrcon_ready_2332)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_grant (
    .C(sys_clk),
    .D(basesoc_grant_glue_set_8635),
    .R(sys_rst),
    .Q(basesoc_grant_2333)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_readable (
    .C(sys_clk),
    .D(suart_tx_fifo_readable_glue_set_8636),
    .R(sys_rst),
    .Q(suart_tx_fifo_readable_2278)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  half_rate_phy_record0_odt_glue_set (
    .I0(half_rate_phy_record0_odt_BRB0_8880),
    .I1(half_rate_phy_record0_odt_BRB1_8881),
    .O(half_rate_phy_record0_odt)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  half_rate_phy_record0_reset_n_glue_set (
    .I0(half_rate_phy_record0_reset_n_BRB0_8882),
    .I1(half_rate_phy_record0_odt_BRB1_8881),
    .O(half_rate_phy_record0_reset_n)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  half_rate_phy_record0_cke_glue_set (
    .I0(half_rate_phy_record0_cke_BRB0_8883),
    .I1(half_rate_phy_record0_odt_BRB1_8881),
    .O(half_rate_phy_record0_cke)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_sda_drv_reg (
    .C(sys_clk),
    .D(opsis_i2c_sda_drv_reg_glue_set_8637),
    .R(sys_rst),
    .Q(opsis_i2c_sda_drv_reg_1260)
  );
  FDS #(
    .INIT ( 1'b1 ))
  suart_tx (
    .C(sys_clk),
    .D(suart_tx_glue_rst_8638),
    .S(sys_rst),
    .Q(suart_tx_2274)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_row_opened_glue_set_8639),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row_opened_2283)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_row_opened_glue_set_8640),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row_opened_2288)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_row_opened_glue_set_8641),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row_opened_2293)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_row_opened_glue_set_8642),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row_opened_2298)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine4_row_opened_glue_set_8643),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row_opened_2303)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_row_opened_glue_set_8644),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row_opened_2308)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine6_row_opened_glue_set_8645),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row_opened_2313)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine7_row_opened_glue_set_8646),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row_opened_2318)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_trccon_count_0_glue_set_8647),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_trccon_count_1_glue_set_8648),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_trccon_count_0_glue_set_8649),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_trccon_count_1_glue_set_8650),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_trccon_count_0_glue_set_8651),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_trccon_count_1_glue_set_8652),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_trccon_count_0_glue_set_8653),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_trccon_count_1_glue_set_8654),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_trccon_count_0_glue_set_8655),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_trccon_count_1_glue_set_8656),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine4_trccon_count_0_glue_set_8657),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine4_trccon_count_1_glue_set_8658),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine6_trccon_count_0_glue_set_8659),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine6_trccon_count_1_glue_set_8660),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_trrdcon_count (
    .C(sys_clk),
    .D(basesoc_sdram_trrdcon_count_glue_set_8661),
    .R(sys_rst),
    .Q(basesoc_sdram_trrdcon_count_2330)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine7_trccon_count_0_glue_set_8662),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine7_trccon_count_1_glue_set_8663),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_0 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_0_glue_set_8664),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_1 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_1_glue_set_8665),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_2 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_2_glue_set_8666),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_3 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_3_glue_set_8667),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_0 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_0_glue_set_8668),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_1 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_1_glue_set_8669),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_2 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_2_glue_set_8670),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_3 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_3_glue_set_8671),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_4 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_4_glue_set_8672),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[4])
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<0>_rt  (
    .I0(basesoc_value[0]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<0>_rt_8673 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6131_cy<3>_rt  (
    .I0(suart_phase_accumulator_rx[3]),
    .O(\Madd_n6131_cy<3>_rt_8674 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6131_cy<6>_rt  (
    .I0(suart_phase_accumulator_rx[6]),
    .O(\Madd_n6131_cy<6>_rt_8675 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6131_cy<8>_rt  (
    .I0(suart_phase_accumulator_rx[8]),
    .O(\Madd_n6131_cy<8>_rt_8676 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6131_cy<16>_rt  (
    .I0(suart_phase_accumulator_rx[16]),
    .O(\Madd_n6131_cy<16>_rt_8677 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6131_cy<19>_rt  (
    .I0(suart_phase_accumulator_rx[19]),
    .O(\Madd_n6131_cy<19>_rt_8678 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6131_cy<21>_rt  (
    .I0(suart_phase_accumulator_rx[21]),
    .O(\Madd_n6131_cy<21>_rt_8679 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6131_cy<22>_rt  (
    .I0(suart_phase_accumulator_rx[22]),
    .O(\Madd_n6131_cy<22>_rt_8680 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6131_cy<24>_rt  (
    .I0(suart_phase_accumulator_rx[24]),
    .O(\Madd_n6131_cy<24>_rt_8681 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6131_cy<25>_rt  (
    .I0(suart_phase_accumulator_rx[25]),
    .O(\Madd_n6131_cy<25>_rt_8682 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6131_cy<26>_rt  (
    .I0(suart_phase_accumulator_rx[26]),
    .O(\Madd_n6131_cy<26>_rt_8683 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6131_cy<27>_rt  (
    .I0(suart_phase_accumulator_rx[27]),
    .O(\Madd_n6131_cy<27>_rt_8684 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6131_cy<28>_rt  (
    .I0(suart_phase_accumulator_rx[28]),
    .O(\Madd_n6131_cy<28>_rt_8685 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6131_cy<29>_rt  (
    .I0(suart_phase_accumulator_rx[29]),
    .O(\Madd_n6131_cy<29>_rt_8686 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6131_cy<30>_rt  (
    .I0(suart_phase_accumulator_rx[30]),
    .O(\Madd_n6131_cy<30>_rt_8687 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6131_cy<31>_rt  (
    .I0(suart_phase_accumulator_rx[31]),
    .O(\Madd_n6131_cy<31>_rt_8688 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6127_cy<3>_rt  (
    .I0(suart_phase_accumulator_tx[3]),
    .O(\Madd_n6127_cy<3>_rt_8689 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6127_cy<6>_rt  (
    .I0(suart_phase_accumulator_tx[6]),
    .O(\Madd_n6127_cy<6>_rt_8690 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6127_cy<8>_rt  (
    .I0(suart_phase_accumulator_tx[8]),
    .O(\Madd_n6127_cy<8>_rt_8691 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6127_cy<16>_rt  (
    .I0(suart_phase_accumulator_tx[16]),
    .O(\Madd_n6127_cy<16>_rt_8692 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6127_cy<19>_rt  (
    .I0(suart_phase_accumulator_tx[19]),
    .O(\Madd_n6127_cy<19>_rt_8693 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6127_cy<21>_rt  (
    .I0(suart_phase_accumulator_tx[21]),
    .O(\Madd_n6127_cy<21>_rt_8694 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6127_cy<22>_rt  (
    .I0(suart_phase_accumulator_tx[22]),
    .O(\Madd_n6127_cy<22>_rt_8695 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6127_cy<24>_rt  (
    .I0(suart_phase_accumulator_tx[24]),
    .O(\Madd_n6127_cy<24>_rt_8696 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6127_cy<25>_rt  (
    .I0(suart_phase_accumulator_tx[25]),
    .O(\Madd_n6127_cy<25>_rt_8697 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6127_cy<26>_rt  (
    .I0(suart_phase_accumulator_tx[26]),
    .O(\Madd_n6127_cy<26>_rt_8698 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6127_cy<27>_rt  (
    .I0(suart_phase_accumulator_tx[27]),
    .O(\Madd_n6127_cy<27>_rt_8699 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6127_cy<28>_rt  (
    .I0(suart_phase_accumulator_tx[28]),
    .O(\Madd_n6127_cy<28>_rt_8700 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6127_cy<29>_rt  (
    .I0(suart_phase_accumulator_tx[29]),
    .O(\Madd_n6127_cy<29>_rt_8701 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6127_cy<30>_rt  (
    .I0(suart_phase_accumulator_tx[30]),
    .O(\Madd_n6127_cy<30>_rt_8702 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6127_cy<31>_rt  (
    .I0(suart_phase_accumulator_tx[31]),
    .O(\Madd_n6127_cy<31>_rt_8703 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6203_cy<1>_rt  (
    .I0(spiflash_clk_5194),
    .O(\Madd_n6203_cy<1>_rt_8704 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6203_cy<2>_rt  (
    .I0(opsis_i2c_samp_count_1_5195),
    .O(\Madd_n6203_cy<2>_rt_8705 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6203_cy<3>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_2_2385),
    .O(\Madd_n6203_cy<3>_rt_8706 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6203_cy<4>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_3_2384),
    .O(\Madd_n6203_cy<4>_rt_8707 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6203_cy<5>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_4_2383),
    .O(\Madd_n6203_cy<5>_rt_8708 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6203_cy<6>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_5_2382),
    .O(\Madd_n6203_cy<6>_rt_8709 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6203_cy<7>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_6_2381),
    .O(\Madd_n6203_cy<7>_rt_8710 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6203_cy<8>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_7_2380),
    .O(\Madd_n6203_cy<8>_rt_8711 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6203_cy<9>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_8_2379),
    .O(\Madd_n6203_cy<9>_rt_8712 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6203_cy<10>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_9_2378),
    .O(\Madd_n6203_cy<10>_rt_8713 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6203_cy<11>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_10_2377),
    .O(\Madd_n6203_cy<11>_rt_8714 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6203_cy<12>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_11_2376),
    .O(\Madd_n6203_cy<12>_rt_8715 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6203_cy<13>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_12_2375),
    .O(\Madd_n6203_cy<13>_rt_8716 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6203_cy<14>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_13_2374),
    .O(\Madd_n6203_cy<14>_rt_8717 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6203_cy<15>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_14_2373),
    .O(\Madd_n6203_cy<15>_rt_8718 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6203_cy<16>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_15_2372),
    .O(\Madd_n6203_cy<16>_rt_8719 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6203_cy<17>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_16_2371),
    .O(\Madd_n6203_cy<17>_rt_8720 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6203_cy<18>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_17_2370),
    .O(\Madd_n6203_cy<18>_rt_8721 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6203_cy<19>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_18_2369),
    .O(\Madd_n6203_cy<19>_rt_8722 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6203_cy<20>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_19_2368),
    .O(\Madd_n6203_cy<20>_rt_8723 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6203_cy<21>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_20_2367),
    .O(\Madd_n6203_cy<21>_rt_8724 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6203_cy<22>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_21_2366),
    .O(\Madd_n6203_cy<22>_rt_8725 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6203_cy<23>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_22_2365),
    .O(\Madd_n6203_cy<23>_rt_8726 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_crg_por_cy<0>_rt  (
    .I0(crg_por[0]),
    .O(\Mcount_crg_por_cy<0>_rt_8727 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<1>_rt  (
    .I0(basesoc_ctrl_bus_errors[1]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_8728 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<2>_rt  (
    .I0(basesoc_ctrl_bus_errors[2]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_8729 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<3>_rt  (
    .I0(basesoc_ctrl_bus_errors[3]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_8730 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<4>_rt  (
    .I0(basesoc_ctrl_bus_errors[4]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_8731 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<5>_rt  (
    .I0(basesoc_ctrl_bus_errors[5]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_8732 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<6>_rt  (
    .I0(basesoc_ctrl_bus_errors[6]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_8733 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<7>_rt  (
    .I0(basesoc_ctrl_bus_errors[7]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_8734 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<8>_rt  (
    .I0(basesoc_ctrl_bus_errors[8]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_8735 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<9>_rt  (
    .I0(basesoc_ctrl_bus_errors[9]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_8736 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<10>_rt  (
    .I0(basesoc_ctrl_bus_errors[10]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_8737 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<11>_rt  (
    .I0(basesoc_ctrl_bus_errors[11]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_8738 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<12>_rt  (
    .I0(basesoc_ctrl_bus_errors[12]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_8739 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<13>_rt  (
    .I0(basesoc_ctrl_bus_errors[13]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_8740 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<14>_rt  (
    .I0(basesoc_ctrl_bus_errors[14]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_8741 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<15>_rt  (
    .I0(basesoc_ctrl_bus_errors[15]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_8742 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<16>_rt  (
    .I0(basesoc_ctrl_bus_errors[16]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_8743 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<17>_rt  (
    .I0(basesoc_ctrl_bus_errors[17]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_8744 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<18>_rt  (
    .I0(basesoc_ctrl_bus_errors[18]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_8745 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<19>_rt  (
    .I0(basesoc_ctrl_bus_errors[19]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_8746 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<20>_rt  (
    .I0(basesoc_ctrl_bus_errors[20]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_8747 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<21>_rt  (
    .I0(basesoc_ctrl_bus_errors[21]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_8748 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<22>_rt  (
    .I0(basesoc_ctrl_bus_errors[22]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_8749 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<23>_rt  (
    .I0(basesoc_ctrl_bus_errors[23]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_8750 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<24>_rt  (
    .I0(basesoc_ctrl_bus_errors[24]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_8751 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<25>_rt  (
    .I0(basesoc_ctrl_bus_errors[25]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_8752 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<26>_rt  (
    .I0(basesoc_ctrl_bus_errors[26]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_8753 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<27>_rt  (
    .I0(basesoc_ctrl_bus_errors[27]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_8754 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<28>_rt  (
    .I0(basesoc_ctrl_bus_errors[28]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_8755 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<29>_rt  (
    .I0(basesoc_ctrl_bus_errors[29]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_8756 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<30>_rt  (
    .I0(basesoc_ctrl_bus_errors[30]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_8757 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \picorv32/_n1416<3>1  (
    .I0(\picorv32/latched_store_latched_branch_AND_1175_o ),
    .I1(\picorv32/latched_stalu_7515 ),
    .I2(\picorv32/alu_out_q [3]),
    .I3(\picorv32/reg_out [3]),
    .I4(\picorv32/reg_next_pc_3_7518 ),
    .I5(\picorv32/_n1416<4>1_6066 ),
    .O(\picorv32/_n1416<3>1_8785 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<30>_rt  (
    .I0(\picorv32/reg_pc_30_7575 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<30>_rt_8786 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<29>_rt  (
    .I0(\picorv32/reg_pc_29_7574 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<29>_rt_8787 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<28>_rt  (
    .I0(\picorv32/reg_pc_28_7573 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<28>_rt_8788 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<27>_rt  (
    .I0(\picorv32/reg_pc_27_7572 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<27>_rt_8789 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<26>_rt  (
    .I0(\picorv32/reg_pc_26_7571 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<26>_rt_8790 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<25>_rt  (
    .I0(\picorv32/reg_pc_25_7570 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<25>_rt_8791 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<24>_rt  (
    .I0(\picorv32/reg_pc_24_7569 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<24>_rt_8792 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<23>_rt  (
    .I0(\picorv32/reg_pc_23_7568 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<23>_rt_8793 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<22>_rt  (
    .I0(\picorv32/reg_pc_22_7567 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<22>_rt_8794 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<21>_rt  (
    .I0(\picorv32/reg_pc_21_7566 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<21>_rt_8795 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<20>_rt  (
    .I0(\picorv32/reg_pc_20_7565 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<20>_rt_8796 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<19>_rt  (
    .I0(\picorv32/reg_pc_19_7564 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<19>_rt_8797 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<18>_rt  (
    .I0(\picorv32/reg_pc_18_7563 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<18>_rt_8798 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<17>_rt  (
    .I0(\picorv32/reg_pc_17_7562 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<17>_rt_8799 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<16>_rt  (
    .I0(\picorv32/reg_pc_16_7561 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<16>_rt_8800 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<15>_rt  (
    .I0(\picorv32/reg_pc_15_7560 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<15>_rt_8801 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<14>_rt  (
    .I0(\picorv32/reg_pc_14_7559 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<14>_rt_8802 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<13>_rt  (
    .I0(\picorv32/reg_pc_13_7558 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<13>_rt_8803 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<12>_rt  (
    .I0(\picorv32/reg_pc_12_7557 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<12>_rt_8804 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<11>_rt  (
    .I0(\picorv32/reg_pc_11_7556 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<11>_rt_8805 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<10>_rt  (
    .I0(\picorv32/reg_pc_10_7555 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<10>_rt_8806 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<9>_rt  (
    .I0(\picorv32/reg_pc_9_7554 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<9>_rt_8807 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<8>_rt  (
    .I0(\picorv32/reg_pc_8_7553 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<8>_rt_8808 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<7>_rt  (
    .I0(\picorv32/reg_pc_7_7552 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<7>_rt_8809 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<6>_rt  (
    .I0(\picorv32/reg_pc_6_7551 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<6>_rt_8810 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<5>_rt  (
    .I0(\picorv32/reg_pc_5_7550 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<5>_rt_8811 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<4>_rt  (
    .I0(\picorv32/reg_pc_4_7549 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<4>_rt_8812 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<3>_rt  (
    .I0(\picorv32/reg_pc_3_7548 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<3>_rt_8813 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_xor<31>_rt  (
    .I0(basesoc_ctrl_bus_errors[31]),
    .O(\Mcount_basesoc_ctrl_bus_errors_xor<31>_rt_8814 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<31>_rt  (
    .I0(\picorv32/reg_pc_31_7576 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<31>_rt_8816 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_clk (
    .C(sys_clk),
    .D(spiflash_clk_rstpot_8817),
    .R(sys_rst),
    .Q(spiflash_clk_5194)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_ack (
    .C(sys_clk),
    .D(basesoc_bus_wishbone_ack_rstpot_8818),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_ack_1364)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_fx2_reset_storage_full (
    .C(sys_clk),
    .D(opsis_i2c_fx2_reset_storage_full_rstpot_8819),
    .R(sys_rst),
    .Q(opsis_i2c_fx2_reset_storage_full_2168)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsisi2c_storage_full (
    .C(sys_clk),
    .D(opsisi2c_storage_full_rstpot_8820),
    .R(sys_rst),
    .Q(opsisi2c_storage_full_2184)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  spiflash_bitbang_en_storage_full_rstpot (
    .I0(basesoc_csrbankarray_csrbank5_bitbang_en0_re),
    .I1(spiflash_bitbang_en_storage_full_2253),
    .I2(basesoc_interface_dat_w[0]),
    .O(spiflash_bitbang_en_storage_full_rstpot_8821)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_en_storage_full (
    .C(sys_clk),
    .D(spiflash_bitbang_en_storage_full_rstpot_8821),
    .R(sys_rst),
    .Q(spiflash_bitbang_en_storage_full_2253)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_en_storage_full (
    .C(sys_clk),
    .D(basesoc_en_storage_full_rstpot_8822),
    .R(sys_rst),
    .Q(basesoc_en_storage_full_2254)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_eventmanager_storage_full (
    .C(sys_clk),
    .D(basesoc_eventmanager_storage_full_rstpot_8823),
    .R(sys_rst),
    .Q(basesoc_eventmanager_storage_full_2255)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  opsis_i2c_is_read_rstpot (
    .I0(opsis_i2c_update_is_read),
    .I1(opsis_i2c_is_read_1464),
    .I2(opsis_i2c_din[0]),
    .O(opsis_i2c_is_read_rstpot_8824)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_is_read (
    .C(sys_clk),
    .D(opsis_i2c_is_read_rstpot_8824),
    .R(sys_rst),
    .Q(opsis_i2c_is_read_1464)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_data_bit (
    .C(sys_clk),
    .D(opsis_i2c_data_bit_rstpot_8825),
    .R(sys_rst),
    .Q(opsis_i2c_data_bit_1465)
  );
  FDR   \picorv32/irq_delay  (
    .C(sys_clk),
    .D(\picorv32/irq_delay_rstpot_8826 ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_delay_7399 )
  );
  FDR   \picorv32/is_beq_bne_blt_bge_bltu_bgeu  (
    .C(sys_clk),
    .D(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_rstpot_8827 ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7416 )
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_sram_bus_ack (
    .C(sys_clk),
    .D(basesoc_sram_bus_ack_rstpot_8828),
    .Q(basesoc_sram_bus_ack_848)
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_we (
    .C(sys_clk),
    .D(basesoc_sdram_cmd_payload_we_rstpot_8829),
    .Q(basesoc_sdram_cmd_payload_we_1141)
  );
  FD #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_re (
    .C(sys_clk),
    .D(opsis_i2c_slave_addr_re_rstpot_8830),
    .Q(opsis_i2c_slave_addr_re_1222)
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_interface_we (
    .C(sys_clk),
    .D(basesoc_interface_we_rstpot_8831),
    .Q(basesoc_interface_we_1271)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  half_rate_phy_phase_sel_rstpot (
    .I0(half_rate_phy_phase_sel_BRB0_8925),
    .I1(half_rate_phy_phase_sel_BRB1_8926),
    .O(half_rate_phy_phase_sel)
  );
  FD   \picorv32/is_lui_auipc_jal_jalr_addi_add_sub  (
    .C(sys_clk),
    .D(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_rstpot_8832 ),
    .Q(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7581 )
  );
  FD   \picorv32/mem_do_rinst  (
    .C(sys_clk),
    .D(\picorv32/mem_do_rinst_rstpot_8833 ),
    .Q(\picorv32/mem_do_rinst_7365 )
  );
  FD   \picorv32/mem_do_wdata  (
    .C(sys_clk),
    .D(\picorv32/mem_do_wdata_rstpot_8834 ),
    .Q(\picorv32/mem_do_wdata_7505 )
  );
  FD   \picorv32/mem_do_rdata  (
    .C(sys_clk),
    .D(\picorv32/mem_do_rdata_rstpot_8835 ),
    .Q(\picorv32/mem_do_rdata_7506 )
  );
  FD   \picorv32/mem_valid  (
    .C(sys_clk),
    .D(\picorv32/mem_valid_rstpot1_8836 ),
    .Q(\picorv32/mem_valid_462 )
  );
  FD   \picorv32/mem_do_prefetch  (
    .C(sys_clk),
    .D(\picorv32/mem_do_prefetch_rstpot1_8837 ),
    .Q(\picorv32/mem_do_prefetch_7398 )
  );
  FD   \picorv32/mem_instr  (
    .C(sys_clk),
    .D(\picorv32/mem_instr_rstpot1_8838 ),
    .Q(\picorv32/mem_instr_463 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \basesoc_csrbankarray_csrbank4_sel<13>1_FRB  (
    .C(sys_clk),
    .D(N329),
    .R(sys_rst),
    .Q(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_zero_clear21_FRB (
    .C(sys_clk),
    .D(N330),
    .R(sys_rst),
    .Q(basesoc_zero_clear21_FRB_5711)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_csrbank6_reload1_re11_FRB (
    .C(sys_clk),
    .D(N331),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_csrbank6_reload1_re11_FRB_5730)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re_SW0_FRB (
    .C(sys_clk),
    .D(N332),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re_SW0_FRB_7730)
  );
  LUT6 #(
    .INIT ( 64'hBABABBAABABAAAAA ))
  half_rate_phy_dfi_p1_wrdata_en1 (
    .I0(wr_data_en_d_260),
    .I1(phase_sel_1_9227),
    .I2(basesoc_sdram_dfi_p1_wrdata_en_1179),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[4]),
    .I4(basesoc_sdram_storage_full_0_2_9230),
    .I5(basesoc_sdram_phaseinjector1_command_issue_re),
    .O(half_rate_phy_dfi_p1_wrdata_en)
  );
  LUT3 #(
    .INIT ( 8'hA3 ))
  Mmux_half_rate_phy_dfi_p0_ras_n11_SW0 (
    .I0(basesoc_sdram_dfi_p0_ras_n_1254),
    .I1(basesoc_sdram_phaseinjector0_command_storage_full[3]),
    .I2(basesoc_sdram_storage_full_0_2_9230),
    .O(N333)
  );
  LUT3 #(
    .INIT ( 8'hA3 ))
  Mmux_half_rate_phy_dfi_p0_cas_n11_SW0 (
    .I0(basesoc_sdram_dfi_p0_cas_n_1253),
    .I1(basesoc_sdram_phaseinjector0_command_storage_full[2]),
    .I2(basesoc_sdram_storage_full_0_2_9230),
    .O(N335)
  );
  LUT3 #(
    .INIT ( 8'hA3 ))
  Mmux_half_rate_phy_dfi_p0_we_n11_SW0 (
    .I0(basesoc_sdram_dfi_p0_we_n_1255),
    .I1(basesoc_sdram_phaseinjector0_command_storage_full[1]),
    .I2(basesoc_sdram_storage_full_0_2_9230),
    .O(N337)
  );
  LUT6 #(
    .INIT ( 64'h0080000000000000 ))
  basesoc_sdram_phaseinjector1_command_issue_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_1_9224 ),
    .I1(basesoc_interface_adr_2_1_9214),
    .I2(basesoc_interface_adr_1_1_9213),
    .I3(basesoc_interface_adr_5_1_9222),
    .I4(basesoc_interface_we_1_9223),
    .I5(basesoc_zero_clear21_FRB_5711),
    .O(basesoc_sdram_phaseinjector1_command_issue_re)
  );
  LUT6 #(
    .INIT ( 64'h0040000000000000 ))
  basesoc_sdram_phaseinjector3_command_issue_re1 (
    .I0(basesoc_interface_adr_1_2_9225),
    .I1(basesoc_interface_we_2_9237),
    .I2(basesoc_interface_adr_5_2_9233),
    .I3(basesoc_interface_adr_2_2_9228),
    .I4(basesoc_zero_clear21_FRB_5711),
    .I5(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .O(basesoc_sdram_phaseinjector3_command_issue_re)
  );
  LUT2 #(
    .INIT ( 4'hB ))
  half_rate_phy_record1_cas_n_glue_set_SW0 (
    .I0(basesoc_sdram_dfi_p1_cas_n_1256),
    .I1(basesoc_sdram_storage_full_0_2_9230),
    .O(N3391)
  );
  LUT3 #(
    .INIT ( 8'hC5 ))
  half_rate_phy_record1_cas_n_glue_set_SW1 (
    .I0(basesoc_sdram_phaseinjector1_command_storage_full[2]),
    .I1(basesoc_sdram_dfi_p1_cas_n_1256),
    .I2(basesoc_sdram_storage_full_0_2_9230),
    .O(N3401)
  );
  LUT2 #(
    .INIT ( 4'hD ))
  half_rate_phy_record1_cas_n_glue_set_SW2 (
    .I0(basesoc_sdram_phaseinjector3_command_storage_full[2]),
    .I1(basesoc_sdram_storage_full_0_2_9230),
    .O(N3411)
  );
  LUT6 #(
    .INIT ( 64'hF7F7A2F7F7A2A2A2 ))
  half_rate_phy_record1_cas_n_glue_set (
    .I0(half_rate_phy_record0_ras_n_BRB0_8859),
    .I1(half_rate_phy_record1_cas_n_BRB1_8869),
    .I2(half_rate_phy_record1_cas_n_BRB2_8870),
    .I3(half_rate_phy_record1_cas_n_BRB3_8871),
    .I4(half_rate_phy_record1_cas_n_BRB4_8872),
    .I5(half_rate_phy_record1_cas_n_BRB5_8873),
    .O(half_rate_phy_record1_cas_n)
  );
  LUT2 #(
    .INIT ( 4'hB ))
  half_rate_phy_record1_ras_n_glue_set_SW0 (
    .I0(basesoc_sdram_dfi_p1_ras_n_1257),
    .I1(basesoc_sdram_storage_full_0_2_9230),
    .O(N3431)
  );
  LUT3 #(
    .INIT ( 8'hC5 ))
  half_rate_phy_record1_ras_n_glue_set_SW1 (
    .I0(basesoc_sdram_phaseinjector1_command_storage_full[3]),
    .I1(basesoc_sdram_dfi_p1_ras_n_1257),
    .I2(basesoc_sdram_storage_full_0_2_9230),
    .O(N3441)
  );
  LUT2 #(
    .INIT ( 4'hD ))
  half_rate_phy_record1_ras_n_glue_set_SW2 (
    .I0(basesoc_sdram_phaseinjector3_command_storage_full[3]),
    .I1(basesoc_sdram_storage_full_0_2_9230),
    .O(N3451)
  );
  LUT6 #(
    .INIT ( 64'hF7F7A2F7F7A2A2A2 ))
  half_rate_phy_record1_ras_n_glue_set (
    .I0(half_rate_phy_record0_ras_n_BRB0_8859),
    .I1(half_rate_phy_record1_cas_n_BRB1_8869),
    .I2(half_rate_phy_record1_ras_n_BRB2_8874),
    .I3(half_rate_phy_record1_cas_n_BRB3_8871),
    .I4(half_rate_phy_record1_ras_n_BRB4_8875),
    .I5(half_rate_phy_record1_ras_n_BRB5_8876),
    .O(half_rate_phy_record1_ras_n)
  );
  LUT2 #(
    .INIT ( 4'hB ))
  half_rate_phy_record1_we_n_glue_set_SW0 (
    .I0(basesoc_sdram_dfi_p1_we_n_1258),
    .I1(basesoc_sdram_storage_full_0_2_9230),
    .O(N3471)
  );
  LUT3 #(
    .INIT ( 8'hC5 ))
  half_rate_phy_record1_we_n_glue_set_SW1 (
    .I0(basesoc_sdram_phaseinjector1_command_storage_full[1]),
    .I1(basesoc_sdram_dfi_p1_we_n_1258),
    .I2(basesoc_sdram_storage_full_0_2_9230),
    .O(N3481)
  );
  LUT2 #(
    .INIT ( 4'hD ))
  half_rate_phy_record1_we_n_glue_set_SW2 (
    .I0(basesoc_sdram_phaseinjector3_command_storage_full[1]),
    .I1(basesoc_sdram_storage_full_0_2_9230),
    .O(N3491)
  );
  LUT6 #(
    .INIT ( 64'hF7F7A2F7F7A2A2A2 ))
  half_rate_phy_record1_we_n_glue_set (
    .I0(half_rate_phy_record0_ras_n_BRB0_8859),
    .I1(half_rate_phy_record1_cas_n_BRB1_8869),
    .I2(half_rate_phy_record1_we_n_BRB2_8877),
    .I3(half_rate_phy_record1_cas_n_BRB3_8871),
    .I4(half_rate_phy_record1_we_n_BRB4_8878),
    .I5(half_rate_phy_record1_we_n_BRB5_8879),
    .O(half_rate_phy_record1_we_n)
  );
  LUT6 #(
    .INIT ( 64'hFFDFFFFFFFFFFFFF ))
  half_rate_phy_record0_ras_n_glue_set_SW0 (
    .I0(basesoc_sdram_phaseinjector2_command_storage_full[3]),
    .I1(basesoc_interface_adr_0_1_9226),
    .I2(basesoc_interface_adr_3_1_9229),
    .I3(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re_SW0_FRB_7730),
    .I4(basesoc_interface_adr_2_2_9228),
    .I5(basesoc_interface_adr_4_1_9232),
    .O(N3511)
  );
  LUT6 #(
    .INIT ( 64'hFDA8FDADFFAFFFAF ))
  half_rate_phy_record0_ras_n_glue_set (
    .I0(half_rate_phy_record0_ras_n_BRB0_8859),
    .I1(half_rate_phy_record0_ras_n_BRB1_8860),
    .I2(half_rate_phy_record0_ras_n_BRB2_8861),
    .I3(half_rate_phy_record0_ras_n_BRB3_8862),
    .I4(half_rate_phy_record0_ras_n_BRB4_8863),
    .I5(half_rate_phy_record0_ras_n_BRB5_8864),
    .O(half_rate_phy_record0_ras_n)
  );
  LUT6 #(
    .INIT ( 64'hFFDFFFFFFFFFFFFF ))
  half_rate_phy_record0_cas_n_glue_set_SW0 (
    .I0(basesoc_sdram_phaseinjector2_command_storage_full[2]),
    .I1(basesoc_interface_adr_0_1_9226),
    .I2(basesoc_interface_adr_3_1_9229),
    .I3(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re_SW0_FRB_7730),
    .I4(basesoc_interface_adr_2_2_9228),
    .I5(basesoc_interface_adr_4_1_9232),
    .O(N3531)
  );
  LUT6 #(
    .INIT ( 64'hFDA8FDADFFAFFFAF ))
  half_rate_phy_record0_cas_n_glue_set (
    .I0(half_rate_phy_record0_ras_n_BRB0_8859),
    .I1(half_rate_phy_record0_cas_n_BRB1_8865),
    .I2(half_rate_phy_record0_ras_n_BRB2_8861),
    .I3(half_rate_phy_record0_cas_n_BRB3_8866),
    .I4(half_rate_phy_record0_ras_n_BRB4_8863),
    .I5(half_rate_phy_record0_ras_n_BRB5_8864),
    .O(half_rate_phy_record0_cas_n)
  );
  LUT6 #(
    .INIT ( 64'hFFDFFFFFFFFFFFFF ))
  half_rate_phy_record0_we_n_glue_set_SW0 (
    .I0(basesoc_sdram_phaseinjector2_command_storage_full[1]),
    .I1(basesoc_interface_adr_0_1_9226),
    .I2(basesoc_interface_adr_3_1_9229),
    .I3(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re_SW0_FRB_7730),
    .I4(basesoc_interface_adr_2_2_9228),
    .I5(basesoc_interface_adr_4_1_9232),
    .O(N3551)
  );
  LUT6 #(
    .INIT ( 64'hFDA8FDADFFAFFFAF ))
  half_rate_phy_record0_we_n_glue_set (
    .I0(half_rate_phy_record0_ras_n_BRB0_8859),
    .I1(half_rate_phy_record0_we_n_BRB1_8867),
    .I2(half_rate_phy_record0_ras_n_BRB2_8861),
    .I3(half_rate_phy_record0_we_n_BRB3_8868),
    .I4(half_rate_phy_record0_ras_n_BRB4_8863),
    .I5(half_rate_phy_record0_ras_n_BRB5_8864),
    .O(half_rate_phy_record0_we_n)
  );
  FD #(
    .INIT ( 1'b1 ))
  half_rate_phy_drive_dq_n01_FRB (
    .C(sdram_half_clk),
    .D(N3571),
    .Q(half_rate_phy_drive_dq_n01_FRB_3034)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_ras_n_BRB0 (
    .C(sdram_half_clk),
    .D(phase_sel_3_9235),
    .Q(half_rate_phy_record0_ras_n_BRB0_8859)
  );
  FD   half_rate_phy_record0_ras_n_BRB1 (
    .C(sdram_half_clk),
    .D(N3511),
    .Q(half_rate_phy_record0_ras_n_BRB1_8860)
  );
  FD #(
    .INIT ( 1'b1 ))
  half_rate_phy_record0_ras_n_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_storage_full_0_3_9234),
    .Q(half_rate_phy_record0_ras_n_BRB2_8861)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_ras_n_BRB3 (
    .C(sdram_half_clk),
    .D(N333),
    .Q(half_rate_phy_record0_ras_n_BRB3_8862)
  );
  FD   half_rate_phy_record0_ras_n_BRB4 (
    .C(sdram_half_clk),
    .D(_n11548),
    .Q(half_rate_phy_record0_ras_n_BRB4_8863)
  );
  FD   half_rate_phy_record0_ras_n_BRB5 (
    .C(sdram_half_clk),
    .D(basesoc_csrbankarray_csrbank4_sel_basesoc_csrbankarray_interface4_bank_bus_we_AND_680_o),
    .Q(half_rate_phy_record0_ras_n_BRB5_8864)
  );
  FD   half_rate_phy_record0_cas_n_BRB1 (
    .C(sdram_half_clk),
    .D(N3531),
    .Q(half_rate_phy_record0_cas_n_BRB1_8865)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_cas_n_BRB3 (
    .C(sdram_half_clk),
    .D(N335),
    .Q(half_rate_phy_record0_cas_n_BRB3_8866)
  );
  FD   half_rate_phy_record0_we_n_BRB1 (
    .C(sdram_half_clk),
    .D(N3551),
    .Q(half_rate_phy_record0_we_n_BRB1_8867)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_we_n_BRB3 (
    .C(sdram_half_clk),
    .D(N337),
    .Q(half_rate_phy_record0_we_n_BRB3_8868)
  );
  FD   half_rate_phy_record1_cas_n_BRB1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector3_command_issue_re),
    .Q(half_rate_phy_record1_cas_n_BRB1_8869)
  );
  FD   half_rate_phy_record1_cas_n_BRB2 (
    .C(sdram_half_clk),
    .D(N3411),
    .Q(half_rate_phy_record1_cas_n_BRB2_8870)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_cas_n_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector1_command_issue_re),
    .Q(half_rate_phy_record1_cas_n_BRB3_8871)
  );
  FD   half_rate_phy_record1_cas_n_BRB4 (
    .C(sdram_half_clk),
    .D(N3401),
    .Q(half_rate_phy_record1_cas_n_BRB4_8872)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_cas_n_BRB5 (
    .C(sdram_half_clk),
    .D(N3391),
    .Q(half_rate_phy_record1_cas_n_BRB5_8873)
  );
  FD   half_rate_phy_record1_ras_n_BRB2 (
    .C(sdram_half_clk),
    .D(N3451),
    .Q(half_rate_phy_record1_ras_n_BRB2_8874)
  );
  FD   half_rate_phy_record1_ras_n_BRB4 (
    .C(sdram_half_clk),
    .D(N3441),
    .Q(half_rate_phy_record1_ras_n_BRB4_8875)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_ras_n_BRB5 (
    .C(sdram_half_clk),
    .D(N3431),
    .Q(half_rate_phy_record1_ras_n_BRB5_8876)
  );
  FD   half_rate_phy_record1_we_n_BRB2 (
    .C(sdram_half_clk),
    .D(N3491),
    .Q(half_rate_phy_record1_we_n_BRB2_8877)
  );
  FD   half_rate_phy_record1_we_n_BRB4 (
    .C(sdram_half_clk),
    .D(N3481),
    .Q(half_rate_phy_record1_we_n_BRB4_8878)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_we_n_BRB5 (
    .C(sdram_half_clk),
    .D(N3471),
    .Q(half_rate_phy_record1_we_n_BRB5_8879)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_odt_BRB0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_storage_full[2]),
    .Q(half_rate_phy_record0_odt_BRB0_8880)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_odt_BRB1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_storage_full_0_3_9234),
    .Q(half_rate_phy_record0_odt_BRB1_8881)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_reset_n_BRB0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_storage_full[3]),
    .Q(half_rate_phy_record0_reset_n_BRB0_8882)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_cke_BRB0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_storage_full[1]),
    .Q(half_rate_phy_record0_cke_BRB0_8883)
  );
  FD   ddram_cas_n_BRB0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_phase_sel),
    .Q(ddram_cas_n_BRB0_8884)
  );
  FD   ddram_cas_n_BRB1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_cas_n),
    .Q(ddram_cas_n_BRB1_8885)
  );
  FD   ddram_cas_n_BRB2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_cas_n),
    .Q(ddram_cas_n_BRB2_8886)
  );
  FD   ddram_ras_n_BRB1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_ras_n),
    .Q(ddram_ras_n_BRB1_8887)
  );
  FD   ddram_ras_n_BRB2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_ras_n),
    .Q(ddram_ras_n_BRB2_8888)
  );
  FD   ddram_we_n_BRB1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_we_n),
    .Q(ddram_we_n_BRB1_8889)
  );
  FD   ddram_we_n_BRB2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_we_n),
    .Q(ddram_we_n_BRB2_8890)
  );
  FD   ddram_ba_0_BRB1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_bank[0]),
    .Q(ddram_ba_0_BRB1_8891)
  );
  FD   ddram_ba_0_BRB2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_bank[0]),
    .Q(ddram_ba_0_BRB2_8892)
  );
  FD   ddram_ba_1_BRB1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_bank[1]),
    .Q(ddram_ba_1_BRB1_8893)
  );
  FD   ddram_ba_1_BRB2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_bank[1]),
    .Q(ddram_ba_1_BRB2_8894)
  );
  FD   ddram_ba_2_BRB1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_bank[2]),
    .Q(ddram_ba_2_BRB1_8895)
  );
  FD   ddram_ba_2_BRB2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_bank[2]),
    .Q(ddram_ba_2_BRB2_8896)
  );
  FD   ddram_a_0_BRB1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_address[0]),
    .Q(ddram_a_0_BRB1_8897)
  );
  FD   ddram_a_0_BRB2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_address[0]),
    .Q(ddram_a_0_BRB2_8898)
  );
  FD   ddram_a_1_BRB1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_address[1]),
    .Q(ddram_a_1_BRB1_8899)
  );
  FD   ddram_a_1_BRB2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_address[1]),
    .Q(ddram_a_1_BRB2_8900)
  );
  FD   ddram_a_2_BRB1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_address[2]),
    .Q(ddram_a_2_BRB1_8901)
  );
  FD   ddram_a_2_BRB2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_address[2]),
    .Q(ddram_a_2_BRB2_8902)
  );
  FD   ddram_a_3_BRB1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_address[3]),
    .Q(ddram_a_3_BRB1_8903)
  );
  FD   ddram_a_3_BRB2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_address[3]),
    .Q(ddram_a_3_BRB2_8904)
  );
  FD   ddram_a_4_BRB1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_address[4]),
    .Q(ddram_a_4_BRB1_8905)
  );
  FD   ddram_a_4_BRB2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_address[4]),
    .Q(ddram_a_4_BRB2_8906)
  );
  FD   ddram_a_5_BRB1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_address[5]),
    .Q(ddram_a_5_BRB1_8907)
  );
  FD   ddram_a_5_BRB2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_address[5]),
    .Q(ddram_a_5_BRB2_8908)
  );
  FD   ddram_a_6_BRB1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_address[6]),
    .Q(ddram_a_6_BRB1_8909)
  );
  FD   ddram_a_6_BRB2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_address[6]),
    .Q(ddram_a_6_BRB2_8910)
  );
  FD   ddram_a_7_BRB1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_address[7]),
    .Q(ddram_a_7_BRB1_8911)
  );
  FD   ddram_a_7_BRB2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_address[7]),
    .Q(ddram_a_7_BRB2_8912)
  );
  FD   ddram_a_8_BRB1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_address[8]),
    .Q(ddram_a_8_BRB1_8913)
  );
  FD   ddram_a_8_BRB2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_address[8]),
    .Q(ddram_a_8_BRB2_8914)
  );
  FD   ddram_a_9_BRB1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_address[9]),
    .Q(ddram_a_9_BRB1_8915)
  );
  FD   ddram_a_9_BRB2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_address[9]),
    .Q(ddram_a_9_BRB2_8916)
  );
  FD   ddram_a_10_BRB1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_address[10]),
    .Q(ddram_a_10_BRB1_8917)
  );
  FD   ddram_a_10_BRB2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_address[10]),
    .Q(ddram_a_10_BRB2_8918)
  );
  FD   ddram_a_11_BRB1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_address[11]),
    .Q(ddram_a_11_BRB1_8919)
  );
  FD   ddram_a_11_BRB2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_address[11]),
    .Q(ddram_a_11_BRB2_8920)
  );
  FD   ddram_a_12_BRB1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_address[12]),
    .Q(ddram_a_12_BRB1_8921)
  );
  FD   ddram_a_12_BRB2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_address[12]),
    .Q(ddram_a_12_BRB2_8922)
  );
  FD   ddram_a_13_BRB1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_address[13]),
    .Q(ddram_a_13_BRB1_8923)
  );
  FD   ddram_a_13_BRB2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_address[13]),
    .Q(ddram_a_13_BRB2_8924)
  );
  FD #(
    .INIT ( 1'b1 ))
  half_rate_phy_phase_sel_BRB0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_phase_half_half_rate_phy_phase_sys_equal_1621_o1_4844),
    .Q(half_rate_phy_phase_sel_BRB0_8925)
  );
  FD   half_rate_phy_phase_sel_BRB1 (
    .C(sdram_half_clk),
    .D(Result2),
    .Q(half_rate_phy_phase_sel_BRB1_8926)
  );
  FDS #(
    .INIT ( 1'b1 ))
  new_master_wdata_ready0_BRB0 (
    .C(sys_clk),
    .D(basesoc_sdram_cmd_valid),
    .S(sys_rst),
    .Q(new_master_wdata_ready0_BRB0_8927)
  );
  FD   new_master_wdata_ready0_BRB1 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin7_grant_OR_551_o7_8211),
    .Q(new_master_wdata_ready0_BRB1_8928)
  );
  FD   new_master_wdata_ready0_BRB2 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin7_grant_OR_551_o8_8212),
    .Q(new_master_wdata_ready0_BRB2_8929)
  );
  FD   new_master_wdata_ready0_BRB3 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin7_grant_OR_551_o9_8213),
    .Q(new_master_wdata_ready0_BRB3_8930)
  );
  FD   new_master_wdata_ready0_BRB4 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin7_grant_OR_551_o5_8209),
    .Q(new_master_wdata_ready0_BRB4_8931)
  );
  FD   new_master_wdata_ready0_BRB5 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin7_grant_OR_551_o6_8210),
    .Q(new_master_wdata_ready0_BRB5_8932)
  );
  FD   half_rate_phy_record0_bank_0_BRB1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p0_bank[0]),
    .Q(half_rate_phy_record0_bank_0_BRB1_8934)
  );
  FD   half_rate_phy_record0_bank_0_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector0_baddress_storage_full[0]),
    .Q(half_rate_phy_record0_bank_0_BRB3_8935)
  );
  FD   half_rate_phy_record0_bank_1_BRB1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p0_bank[1]),
    .Q(half_rate_phy_record0_bank_1_BRB1_8937)
  );
  FD   half_rate_phy_record0_bank_1_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector0_baddress_storage_full[1]),
    .Q(half_rate_phy_record0_bank_1_BRB3_8938)
  );
  FD   half_rate_phy_record0_bank_2_BRB1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p0_bank[2]),
    .Q(half_rate_phy_record0_bank_2_BRB1_8940)
  );
  FD   half_rate_phy_record0_bank_2_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector0_baddress_storage_full[2]),
    .Q(half_rate_phy_record0_bank_2_BRB3_8941)
  );
  FD   half_rate_phy_record1_bank_0_BRB1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p1_bank[0]),
    .Q(half_rate_phy_record1_bank_0_BRB1_8943)
  );
  FD   half_rate_phy_record1_bank_0_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector1_baddress_storage_full[0]),
    .Q(half_rate_phy_record1_bank_0_BRB3_8944)
  );
  FD   half_rate_phy_record1_bank_1_BRB1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p1_bank[1]),
    .Q(half_rate_phy_record1_bank_1_BRB1_8946)
  );
  FD   half_rate_phy_record1_bank_1_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector1_baddress_storage_full[1]),
    .Q(half_rate_phy_record1_bank_1_BRB3_8947)
  );
  FD   half_rate_phy_record1_bank_2_BRB1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p1_bank[2]),
    .Q(half_rate_phy_record1_bank_2_BRB1_8949)
  );
  FD   half_rate_phy_record1_bank_2_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector1_baddress_storage_full[2]),
    .Q(half_rate_phy_record1_bank_2_BRB3_8950)
  );
  FD #(
    .INIT ( 1'b1 ))
  half_rate_phy_record0_address_0_BRB0 (
    .C(sdram_half_clk),
    .D(phase_sel_3_9235),
    .Q(half_rate_phy_record0_address_0_BRB0_8952)
  );
  FD   half_rate_phy_record0_address_0_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector0_address_storage_full[0]),
    .Q(half_rate_phy_record0_address_0_BRB2_8953)
  );
  FD   half_rate_phy_record0_address_0_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p0_address[0]),
    .Q(half_rate_phy_record0_address_0_BRB3_8954)
  );
  FD   half_rate_phy_record0_address_0_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector2_address_storage_full[0]),
    .Q(half_rate_phy_record0_address_0_BRB4_8955)
  );
  FD   half_rate_phy_record0_address_1_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector0_address_storage_full[1]),
    .Q(half_rate_phy_record0_address_1_BRB2_8956)
  );
  FD   half_rate_phy_record0_address_1_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p0_address[1]),
    .Q(half_rate_phy_record0_address_1_BRB3_8957)
  );
  FD   half_rate_phy_record0_address_1_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector2_address_storage_full[1]),
    .Q(half_rate_phy_record0_address_1_BRB4_8958)
  );
  FD   half_rate_phy_record0_address_2_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector0_address_storage_full[2]),
    .Q(half_rate_phy_record0_address_2_BRB2_8959)
  );
  FD   half_rate_phy_record0_address_2_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p0_address[2]),
    .Q(half_rate_phy_record0_address_2_BRB3_8960)
  );
  FD   half_rate_phy_record0_address_2_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector2_address_storage_full[2]),
    .Q(half_rate_phy_record0_address_2_BRB4_8961)
  );
  FD   half_rate_phy_record0_address_3_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector0_address_storage_full[3]),
    .Q(half_rate_phy_record0_address_3_BRB2_8962)
  );
  FD   half_rate_phy_record0_address_3_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p0_address[3]),
    .Q(half_rate_phy_record0_address_3_BRB3_8963)
  );
  FD   half_rate_phy_record0_address_3_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector2_address_storage_full[3]),
    .Q(half_rate_phy_record0_address_3_BRB4_8964)
  );
  FD   half_rate_phy_record0_address_4_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector0_address_storage_full[4]),
    .Q(half_rate_phy_record0_address_4_BRB2_8965)
  );
  FD   half_rate_phy_record0_address_4_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p0_address[4]),
    .Q(half_rate_phy_record0_address_4_BRB3_8966)
  );
  FD   half_rate_phy_record0_address_4_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector2_address_storage_full[4]),
    .Q(half_rate_phy_record0_address_4_BRB4_8967)
  );
  FD   half_rate_phy_record0_address_5_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector0_address_storage_full[5]),
    .Q(half_rate_phy_record0_address_5_BRB2_8968)
  );
  FD   half_rate_phy_record0_address_5_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p0_address[5]),
    .Q(half_rate_phy_record0_address_5_BRB3_8969)
  );
  FD   half_rate_phy_record0_address_5_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector2_address_storage_full[5]),
    .Q(half_rate_phy_record0_address_5_BRB4_8970)
  );
  FD   half_rate_phy_record0_address_6_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector0_address_storage_full[6]),
    .Q(half_rate_phy_record0_address_6_BRB2_8971)
  );
  FD   half_rate_phy_record0_address_6_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p0_address[6]),
    .Q(half_rate_phy_record0_address_6_BRB3_8972)
  );
  FD   half_rate_phy_record0_address_6_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector2_address_storage_full[6]),
    .Q(half_rate_phy_record0_address_6_BRB4_8973)
  );
  FD   half_rate_phy_record0_address_7_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector0_address_storage_full[7]),
    .Q(half_rate_phy_record0_address_7_BRB2_8974)
  );
  FD   half_rate_phy_record0_address_7_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p0_address[7]),
    .Q(half_rate_phy_record0_address_7_BRB3_8975)
  );
  FD   half_rate_phy_record0_address_7_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector2_address_storage_full[7]),
    .Q(half_rate_phy_record0_address_7_BRB4_8976)
  );
  FD   half_rate_phy_record0_address_8_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector0_address_storage_full_8_2200),
    .Q(half_rate_phy_record0_address_8_BRB2_8977)
  );
  FD   half_rate_phy_record0_address_8_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p0_address[8]),
    .Q(half_rate_phy_record0_address_8_BRB3_8978)
  );
  FD   half_rate_phy_record0_address_8_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector2_address_storage_full_8_2230),
    .Q(half_rate_phy_record0_address_8_BRB4_8979)
  );
  FD   half_rate_phy_record0_address_9_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector0_address_storage_full_9_2199),
    .Q(half_rate_phy_record0_address_9_BRB2_8980)
  );
  FD   half_rate_phy_record0_address_9_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p0_address[9]),
    .Q(half_rate_phy_record0_address_9_BRB3_8981)
  );
  FD   half_rate_phy_record0_address_9_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector2_address_storage_full_9_2229),
    .Q(half_rate_phy_record0_address_9_BRB4_8982)
  );
  FD   half_rate_phy_record0_address_10_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector0_address_storage_full_10_2198),
    .Q(half_rate_phy_record0_address_10_BRB2_8983)
  );
  FD   half_rate_phy_record0_address_10_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p0_address[10]),
    .Q(half_rate_phy_record0_address_10_BRB3_8984)
  );
  FD   half_rate_phy_record0_address_10_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector2_address_storage_full_10_2228),
    .Q(half_rate_phy_record0_address_10_BRB4_8985)
  );
  FD   half_rate_phy_record0_address_11_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector0_address_storage_full_11_2197),
    .Q(half_rate_phy_record0_address_11_BRB2_8986)
  );
  FD   half_rate_phy_record0_address_11_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p0_address[11]),
    .Q(half_rate_phy_record0_address_11_BRB3_8987)
  );
  FD   half_rate_phy_record0_address_11_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector2_address_storage_full_11_2227),
    .Q(half_rate_phy_record0_address_11_BRB4_8988)
  );
  FD   half_rate_phy_record0_address_12_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector0_address_storage_full_12_2196),
    .Q(half_rate_phy_record0_address_12_BRB2_8989)
  );
  FD   half_rate_phy_record0_address_12_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p0_address[12]),
    .Q(half_rate_phy_record0_address_12_BRB3_8990)
  );
  FD   half_rate_phy_record0_address_12_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector2_address_storage_full_12_2226),
    .Q(half_rate_phy_record0_address_12_BRB4_8991)
  );
  FD   half_rate_phy_record0_address_13_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector0_address_storage_full_13_2195),
    .Q(half_rate_phy_record0_address_13_BRB2_8992)
  );
  FD   half_rate_phy_record0_address_13_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p0_address[13]),
    .Q(half_rate_phy_record0_address_13_BRB3_8993)
  );
  FD   half_rate_phy_record0_address_13_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector2_address_storage_full_13_2225),
    .Q(half_rate_phy_record0_address_13_BRB4_8994)
  );
  FD   half_rate_phy_record1_address_0_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector1_address_storage_full[0]),
    .Q(half_rate_phy_record1_address_0_BRB2_8995)
  );
  FD   half_rate_phy_record1_address_0_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p1_address[0]),
    .Q(half_rate_phy_record1_address_0_BRB3_8996)
  );
  FD   half_rate_phy_record1_address_0_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector3_address_storage_full[0]),
    .Q(half_rate_phy_record1_address_0_BRB4_8997)
  );
  FD   half_rate_phy_record1_address_1_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector1_address_storage_full[1]),
    .Q(half_rate_phy_record1_address_1_BRB2_8998)
  );
  FD   half_rate_phy_record1_address_1_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p1_address[1]),
    .Q(half_rate_phy_record1_address_1_BRB3_8999)
  );
  FD   half_rate_phy_record1_address_1_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector3_address_storage_full[1]),
    .Q(half_rate_phy_record1_address_1_BRB4_9000)
  );
  FD   half_rate_phy_record1_address_2_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector1_address_storage_full[2]),
    .Q(half_rate_phy_record1_address_2_BRB2_9001)
  );
  FD   half_rate_phy_record1_address_2_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p1_address[2]),
    .Q(half_rate_phy_record1_address_2_BRB3_9002)
  );
  FD   half_rate_phy_record1_address_2_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector3_address_storage_full[2]),
    .Q(half_rate_phy_record1_address_2_BRB4_9003)
  );
  FD   half_rate_phy_record1_address_3_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector1_address_storage_full[3]),
    .Q(half_rate_phy_record1_address_3_BRB2_9004)
  );
  FD   half_rate_phy_record1_address_3_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p1_address[3]),
    .Q(half_rate_phy_record1_address_3_BRB3_9005)
  );
  FD   half_rate_phy_record1_address_3_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector3_address_storage_full[3]),
    .Q(half_rate_phy_record1_address_3_BRB4_9006)
  );
  FD   half_rate_phy_record1_address_4_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector1_address_storage_full[4]),
    .Q(half_rate_phy_record1_address_4_BRB2_9007)
  );
  FD   half_rate_phy_record1_address_4_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p1_address[4]),
    .Q(half_rate_phy_record1_address_4_BRB3_9008)
  );
  FD   half_rate_phy_record1_address_4_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector3_address_storage_full[4]),
    .Q(half_rate_phy_record1_address_4_BRB4_9009)
  );
  FD   half_rate_phy_record1_address_5_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector1_address_storage_full[5]),
    .Q(half_rate_phy_record1_address_5_BRB2_9010)
  );
  FD   half_rate_phy_record1_address_5_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p1_address[5]),
    .Q(half_rate_phy_record1_address_5_BRB3_9011)
  );
  FD   half_rate_phy_record1_address_5_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector3_address_storage_full[5]),
    .Q(half_rate_phy_record1_address_5_BRB4_9012)
  );
  FD   half_rate_phy_record1_address_6_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector1_address_storage_full[6]),
    .Q(half_rate_phy_record1_address_6_BRB2_9013)
  );
  FD   half_rate_phy_record1_address_6_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p1_address[6]),
    .Q(half_rate_phy_record1_address_6_BRB3_9014)
  );
  FD   half_rate_phy_record1_address_6_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector3_address_storage_full[6]),
    .Q(half_rate_phy_record1_address_6_BRB4_9015)
  );
  FD   half_rate_phy_record1_address_7_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector1_address_storage_full[7]),
    .Q(half_rate_phy_record1_address_7_BRB2_9016)
  );
  FD   half_rate_phy_record1_address_7_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p1_address[7]),
    .Q(half_rate_phy_record1_address_7_BRB3_9017)
  );
  FD   half_rate_phy_record1_address_7_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector3_address_storage_full[7]),
    .Q(half_rate_phy_record1_address_7_BRB4_9018)
  );
  FD   half_rate_phy_record1_address_8_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector1_address_storage_full_8_2215),
    .Q(half_rate_phy_record1_address_8_BRB2_9019)
  );
  FD   half_rate_phy_record1_address_8_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p1_address[8]),
    .Q(half_rate_phy_record1_address_8_BRB3_9020)
  );
  FD   half_rate_phy_record1_address_8_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector3_address_storage_full_8_2245),
    .Q(half_rate_phy_record1_address_8_BRB4_9021)
  );
  FD   half_rate_phy_record1_address_9_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector1_address_storage_full_9_2214),
    .Q(half_rate_phy_record1_address_9_BRB2_9022)
  );
  FD   half_rate_phy_record1_address_9_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p1_address[9]),
    .Q(half_rate_phy_record1_address_9_BRB3_9023)
  );
  FD   half_rate_phy_record1_address_9_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector3_address_storage_full_9_2244),
    .Q(half_rate_phy_record1_address_9_BRB4_9024)
  );
  FD   half_rate_phy_record1_address_10_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector1_address_storage_full_10_2213),
    .Q(half_rate_phy_record1_address_10_BRB2_9025)
  );
  FD   half_rate_phy_record1_address_10_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p1_address[10]),
    .Q(half_rate_phy_record1_address_10_BRB3_9026)
  );
  FD   half_rate_phy_record1_address_10_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector3_address_storage_full_10_2243),
    .Q(half_rate_phy_record1_address_10_BRB4_9027)
  );
  FD   half_rate_phy_record1_address_11_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector1_address_storage_full_11_2212),
    .Q(half_rate_phy_record1_address_11_BRB2_9028)
  );
  FD   half_rate_phy_record1_address_11_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p1_address[11]),
    .Q(half_rate_phy_record1_address_11_BRB3_9029)
  );
  FD   half_rate_phy_record1_address_11_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector3_address_storage_full_11_2242),
    .Q(half_rate_phy_record1_address_11_BRB4_9030)
  );
  FD   half_rate_phy_record1_address_12_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector1_address_storage_full_12_2211),
    .Q(half_rate_phy_record1_address_12_BRB2_9031)
  );
  FD   half_rate_phy_record1_address_12_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p1_address[12]),
    .Q(half_rate_phy_record1_address_12_BRB3_9032)
  );
  FD   half_rate_phy_record1_address_12_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector3_address_storage_full_12_2241),
    .Q(half_rate_phy_record1_address_12_BRB4_9033)
  );
  FD   half_rate_phy_record1_address_13_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector1_address_storage_full_13_2210),
    .Q(half_rate_phy_record1_address_13_BRB2_9034)
  );
  FD   half_rate_phy_record1_address_13_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p1_address[13]),
    .Q(half_rate_phy_record1_address_13_BRB3_9035)
  );
  FD   half_rate_phy_record1_address_13_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector3_address_storage_full_13_2240),
    .Q(half_rate_phy_record1_address_13_BRB4_9036)
  );
  FDS #(
    .INIT ( 1'b1 ))
  new_master_rdata_valid1_BRB0 (
    .C(sys_clk),
    .D(new_master_wdata_ready0_BRB0_8927),
    .S(sys_rst),
    .Q(new_master_rdata_valid1_BRB0_9037)
  );
  FDS #(
    .INIT ( 1'b1 ))
  new_master_rdata_valid2_BRB0 (
    .C(sys_clk),
    .D(new_master_rdata_valid1_BRB0_9037),
    .S(sys_rst),
    .Q(new_master_rdata_valid2_BRB0_9038)
  );
  FDS #(
    .INIT ( 1'b1 ))
  new_master_rdata_valid3_BRB0 (
    .C(sys_clk),
    .D(new_master_rdata_valid2_BRB0_9038),
    .S(sys_rst),
    .Q(new_master_rdata_valid3_BRB0_9050)
  );
  FD   new_master_rdata_valid3_BRB1 (
    .C(sys_clk),
    .D(N707),
    .Q(new_master_rdata_valid3_BRB1_9051)
  );
  FD   new_master_rdata_valid3_BRB2 (
    .C(sys_clk),
    .D(N708),
    .Q(new_master_rdata_valid3_BRB2_9052)
  );
  FD   new_master_rdata_valid3_BRB3 (
    .C(sys_clk),
    .D(N709),
    .Q(new_master_rdata_valid3_BRB3_9053)
  );
  FD   new_master_rdata_valid3_BRB4 (
    .C(sys_clk),
    .D(N710),
    .Q(new_master_rdata_valid3_BRB4_9054)
  );
  FD   new_master_rdata_valid3_BRB5 (
    .C(sys_clk),
    .D(N711),
    .Q(new_master_rdata_valid3_BRB5_9055)
  );
  FD   new_master_rdata_valid2_BRB6 (
    .C(sys_clk),
    .D(N716),
    .Q(new_master_rdata_valid2_BRB6_9057)
  );
  FD   new_master_rdata_valid2_BRB7 (
    .C(sys_clk),
    .D(N717),
    .Q(new_master_rdata_valid2_BRB7_9058)
  );
  FD   new_master_rdata_valid2_BRB8 (
    .C(sys_clk),
    .D(N718),
    .Q(new_master_rdata_valid2_BRB8_9059)
  );
  FD   new_master_rdata_valid2_BRB9 (
    .C(sys_clk),
    .D(N719),
    .Q(new_master_rdata_valid2_BRB9_9060)
  );
  FD   half_rate_phy_rddata_sr_1_BRB4 (
    .C(sys2x_clk),
    .D(N7241),
    .Q(half_rate_phy_rddata_sr_1_BRB4_9065)
  );
  FD   half_rate_phy_rddata_sr_1_BRB5 (
    .C(sys2x_clk),
    .D(N7251),
    .Q(half_rate_phy_rddata_sr_1_BRB5_9066)
  );
  FD   half_rate_phy_rddata_sr_2_BRB6 (
    .C(sys2x_clk),
    .D(N7921),
    .Q(half_rate_phy_rddata_sr_2_BRB6_9092)
  );
  FD   half_rate_phy_rddata_sr_2_BRB12 (
    .C(sys2x_clk),
    .D(half_rate_phy_rddata_sr_3_BRB12_9067),
    .Q(half_rate_phy_rddata_sr_2_BRB12_9123)
  );
  FD #(
    .INIT ( 1'b0 ))
  wr_data_en_d (
    .C(sys2x_clk),
    .D(wr_data_en_d_rstpot_9131),
    .Q(wr_data_en_d_260)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_6 (
    .C(base50_clk_BUFG_7),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PRE(xilinxasyncresetsynchronizerimpl3),
    .Q(xilinxasyncresetsynchronizerimpl3_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_9_7067 (
    .C(sys_clk),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PRE(xilinxasyncresetsynchronizerimpl0),
    .Q(xilinxasyncresetsynchronizerimpl0_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_1_10 (
    .C(sys_clk),
    .D(xilinxasyncresetsynchronizerimpl0_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl0),
    .Q(por_rst)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_8 (
    .C(encoder_clk),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PRE(sys_rst),
    .Q(xilinxasyncresetsynchronizerimpl4_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_4 (
    .C(sys2x_clk),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(xilinxasyncresetsynchronizerimpl2_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_5 (
    .C(sys2x_clk),
    .D(xilinxasyncresetsynchronizerimpl2_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(sys2x_rst)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_2 (
    .C(sys_clk),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(xilinxasyncresetsynchronizerimpl1_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_3 (
    .C(sys_clk),
    .D(xilinxasyncresetsynchronizerimpl1_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(sys_rst)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  _n104741 (
    .I0(basesoc_sdram_bankmachine5_cmd_valid),
    .I1(basesoc_sdram_bankmachine5_row_open),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine5_cmd_ready),
    .O(_n10474)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  _n104801 (
    .I0(basesoc_sdram_bankmachine6_cmd_valid),
    .I1(basesoc_sdram_bankmachine6_row_open),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine6_cmd_ready),
    .O(_n10480)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  _n104621 (
    .I0(basesoc_sdram_bankmachine3_cmd_valid),
    .I1(basesoc_sdram_bankmachine3_row_open),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine3_cmd_ready),
    .O(_n10462)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  _n104561 (
    .I0(basesoc_sdram_bankmachine2_cmd_valid),
    .I1(basesoc_sdram_bankmachine2_row_open),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine2_cmd_ready),
    .O(_n10456)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  _n104441 (
    .I0(basesoc_sdram_bankmachine0_cmd_valid),
    .I1(basesoc_sdram_bankmachine0_row_open),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine0_cmd_ready),
    .O(_n10444)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  _n104861 (
    .I0(basesoc_sdram_bankmachine7_cmd_valid),
    .I1(basesoc_sdram_bankmachine7_row_open),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine7_cmd_ready),
    .O(_n10486)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  _n104501 (
    .I0(basesoc_sdram_bankmachine1_cmd_valid),
    .I1(basesoc_sdram_bankmachine1_row_open),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine1_cmd_ready),
    .O(_n10450)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  _n104681 (
    .I0(basesoc_sdram_bankmachine4_cmd_valid),
    .I1(basesoc_sdram_bankmachine4_row_open),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine4_cmd_ready),
    .O(_n10468)
  );
  LUT6 #(
    .INIT ( 64'hCCCC0000CC8C0000 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o1 (
    .I0(basesoc_sdram_trrdcon_ready_2331),
    .I1(_n7032),
    .I2(basesoc_sdram_choose_cmd_cmd_payload_ras),
    .I3(basesoc_sdram_choose_cmd_cmd_payload_we),
    .I4(rhs_array_muxed0),
    .I5(basesoc_sdram_choose_cmd_cmd_payload_cas),
    .O(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o)
  );
  LUT5 #(
    .INIT ( 32'hECCCA000 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_ready11 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1306),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1298),
    .I2(_n7032),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .O(basesoc_sdram_bankmachine3_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hECCCA000 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_ready11 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_1305),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1297),
    .I2(_n7032),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .O(basesoc_sdram_bankmachine2_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hECCCA000 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_ready11 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd7_1310),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1302),
    .I2(_n7032),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .O(basesoc_sdram_bankmachine7_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hECCCA000 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_ready11 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd4_1307),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1299),
    .I2(_n7032),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .O(basesoc_sdram_bankmachine4_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hECCCA000 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_ready11 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd6_1309),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1301),
    .I2(_n7032),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .O(basesoc_sdram_bankmachine6_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hECCCA000 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_ready11 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_1304),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1296),
    .I2(_n7032),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .O(basesoc_sdram_bankmachine1_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hECCCA000 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_ready11 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd5_1308),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1300),
    .I2(_n7032),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .O(basesoc_sdram_bankmachine5_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hECCCA000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_ready11 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1303),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1295),
    .I2(_n7032),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .O(basesoc_sdram_bankmachine0_cmd_ready)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  basesoc_sdram_cmd_valid41 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1788),
    .I1(basesoc_sdram_bankmachine3_row_opened_2298),
    .I2(refresher_state_FSM_FFd2_1277),
    .I3(refresher_state_FSM_FFd1_1278),
    .I4(basesoc_sdram_generator_done_1142),
    .I5(basesoc_sdram_bankmachine3_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out3)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  basesoc_sdram_cmd_valid21 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1696),
    .I1(basesoc_sdram_bankmachine1_row_opened_2288),
    .I2(refresher_state_FSM_FFd2_1277),
    .I3(refresher_state_FSM_FFd1_1278),
    .I4(basesoc_sdram_generator_done_1142),
    .I5(basesoc_sdram_bankmachine1_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out1)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  basesoc_sdram_cmd_valid61 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1880),
    .I1(basesoc_sdram_bankmachine5_row_opened_2308),
    .I2(refresher_state_FSM_FFd2_1277),
    .I3(refresher_state_FSM_FFd1_1278),
    .I4(basesoc_sdram_generator_done_1142),
    .I5(basesoc_sdram_bankmachine5_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out5)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  basesoc_sdram_cmd_valid71 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1926),
    .I1(basesoc_sdram_bankmachine6_row_opened_2313),
    .I2(refresher_state_FSM_FFd2_1277),
    .I3(refresher_state_FSM_FFd1_1278),
    .I4(basesoc_sdram_generator_done_1142),
    .I5(basesoc_sdram_bankmachine6_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out6)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  basesoc_sdram_cmd_valid31 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1742),
    .I1(basesoc_sdram_bankmachine2_row_opened_2293),
    .I2(refresher_state_FSM_FFd2_1277),
    .I3(refresher_state_FSM_FFd1_1278),
    .I4(basesoc_sdram_generator_done_1142),
    .I5(basesoc_sdram_bankmachine2_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out2)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  basesoc_sdram_cmd_valid81 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1972),
    .I1(basesoc_sdram_bankmachine7_row_opened_2318),
    .I2(refresher_state_FSM_FFd2_1277),
    .I3(refresher_state_FSM_FFd1_1278),
    .I4(basesoc_sdram_generator_done_1142),
    .I5(basesoc_sdram_bankmachine7_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out7)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  basesoc_sdram_cmd_valid51 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1834),
    .I1(basesoc_sdram_bankmachine4_row_opened_2303),
    .I2(refresher_state_FSM_FFd2_1277),
    .I3(refresher_state_FSM_FFd1_1278),
    .I4(basesoc_sdram_generator_done_1142),
    .I5(basesoc_sdram_bankmachine4_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out4)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  basesoc_sdram_cmd_valid11 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1650),
    .I1(basesoc_sdram_bankmachine0_row_opened_2283),
    .I2(refresher_state_FSM_FFd2_1277),
    .I3(refresher_state_FSM_FFd1_1278),
    .I4(basesoc_sdram_generator_done_1142),
    .I5(basesoc_sdram_bankmachine0_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out)
  );
  LUT6 #(
    .INIT ( 64'hF7FFF7FFF7FF0000 ))
  basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine0_cmd_ready),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine0_cmd_valid),
    .I4(_n11179_inv),
    .I5(basesoc_sdram_bankmachine0_twtpcon_ready_2284),
    .O(basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst_8609)
  );
  LUT6 #(
    .INIT ( 64'hF7FFF7FFF7FF0000 ))
  basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine1_cmd_ready),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine1_cmd_valid),
    .I4(_n11189_inv),
    .I5(basesoc_sdram_bankmachine1_twtpcon_ready_2289),
    .O(basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst_8611)
  );
  LUT6 #(
    .INIT ( 64'hF7FFF7FFF7FF0000 ))
  basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine2_cmd_ready),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine2_cmd_valid),
    .I4(_n11199_inv),
    .I5(basesoc_sdram_bankmachine2_twtpcon_ready_2294),
    .O(basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst_8615)
  );
  LUT6 #(
    .INIT ( 64'hF7FFF7FFF7FF0000 ))
  basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine3_cmd_ready),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine3_cmd_valid),
    .I4(_n11209_inv),
    .I5(basesoc_sdram_bankmachine3_twtpcon_ready_2299),
    .O(basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst_8618)
  );
  LUT6 #(
    .INIT ( 64'hF7FFF7FFF7FF0000 ))
  basesoc_sdram_bankmachine4_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine4_cmd_ready),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine4_cmd_valid),
    .I4(_n11219_inv),
    .I5(basesoc_sdram_bankmachine4_twtpcon_ready_2304),
    .O(basesoc_sdram_bankmachine4_twtpcon_ready_glue_rst_8622)
  );
  LUT6 #(
    .INIT ( 64'hF7FFF7FFF7FF0000 ))
  basesoc_sdram_bankmachine5_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine5_cmd_ready),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine5_cmd_valid),
    .I4(_n11229_inv),
    .I5(basesoc_sdram_bankmachine5_twtpcon_ready_2309),
    .O(basesoc_sdram_bankmachine5_twtpcon_ready_glue_rst_8625)
  );
  LUT6 #(
    .INIT ( 64'hF7FFF7FFF7FF0000 ))
  basesoc_sdram_bankmachine6_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine6_cmd_ready),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine6_cmd_valid),
    .I4(_n11239_inv),
    .I5(basesoc_sdram_bankmachine6_twtpcon_ready_2314),
    .O(basesoc_sdram_bankmachine6_twtpcon_ready_glue_rst_8626)
  );
  LUT6 #(
    .INIT ( 64'hF7FFF7FFF7FF0000 ))
  basesoc_sdram_bankmachine7_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine7_cmd_ready),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine7_cmd_valid),
    .I4(_n11249_inv),
    .I5(basesoc_sdram_bankmachine7_twtpcon_ready_2319),
    .O(basesoc_sdram_bankmachine7_twtpcon_ready_glue_rst_8630)
  );
  LUT5 #(
    .INIT ( 32'hF3FFA2AA ))
  basesoc_sdram_twtrcon_ready_glue_rst (
    .I0(_n11261_inv),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_246_o),
    .I2(sys_rst),
    .I3(rhs_array_muxed10),
    .I4(basesoc_sdram_twtrcon_ready_2332),
    .O(basesoc_sdram_twtrcon_ready_glue_rst_8634)
  );
  LUT6 #(
    .INIT ( 64'h00A2A2A200808080 ))
  \picorv32/mem_valid_rstpot1  (
    .I0(sys_rst_INV_494_o_3260),
    .I1(\picorv32/_n1284_inv_6500 ),
    .I2(\picorv32/mem_state[1]_mem_valid_Mux_50_o ),
    .I3(basesoc_picorv32_mem_ready),
    .I4(\picorv32/trap_7579 ),
    .I5(\picorv32/mem_valid_462 ),
    .O(\picorv32/mem_valid_rstpot1_8836 )
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  basesoc_zero_pending_glue_set (
    .I0(basesoc_zero_trigger_INV_290_o),
    .I1(basesoc_zero_old_trigger_906),
    .I2(basesoc_zero_clear),
    .I3(basesoc_zero_pending_2271),
    .O(basesoc_zero_pending_glue_set_8599)
  );
  LUT4 #(
    .INIT ( 16'hFF8A ))
  spiflash_cs_n_glue_rst (
    .I0(spiflash_cs_n_2281),
    .I1(sys_rst),
    .I2(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I3(\spiflash_counter[7]_PWR_1_o_equal_1728_o ),
    .O(spiflash_cs_n_glue_rst_8605)
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  spiflash_dq_oe_glue_set (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1727_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(spiflash_dq_oe_2280),
    .O(spiflash_dq_oe_glue_set_8607)
  );
  LUT4 #(
    .INIT ( 16'h4F44 ))
  suart_tx_pending_glue_set (
    .I0(suart_tx_trigger),
    .I1(suart_tx_old_trigger_974),
    .I2(suart_tx_clear),
    .I3(suart_tx_pending_2276),
    .O(suart_tx_pending_glue_set_8603)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  suart_rx_pending_glue_set (
    .I0(suart_rx_old_trigger_975),
    .I1(suart_rx_fifo_readable_2279),
    .I2(suart_rx_clear),
    .I3(suart_rx_pending_2277),
    .O(suart_rx_pending_glue_set_8604)
  );
  LUT6 #(
    .INIT ( 64'h1110101001000000 ))
  wr_data_en_d_rstpot (
    .I0(phase_sel_258),
    .I1(sys2x_rst),
    .I2(basesoc_sdram_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector1_command_issue_re),
    .I4(basesoc_sdram_phaseinjector1_command_storage_full[4]),
    .I5(basesoc_sdram_dfi_p1_wrdata_en_1179),
    .O(wr_data_en_d_rstpot_9131)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  basesoc_interface_we_rstpot (
    .I0(basesoc_counter[1]),
    .I1(n0012),
    .I2(sys_rst),
    .I3(basesoc_counter[0]),
    .O(basesoc_interface_we_rstpot_8831)
  );
  LUT6 #(
    .INIT ( 64'hEA42FFFFEA42EA42 ))
  opsis_i2c_sda_drv_reg_glue_set (
    .I0(opsisi2c_state_FSM_FFd2_1273),
    .I1(opsisi2c_state_FSM_FFd4_1275),
    .I2(opsisi2c_state_FSM_FFd3_1274),
    .I3(opsisi2c_state_FSM_FFd1_1272),
    .I4(opsis_i2c_data_bit_1465),
    .I5(opsis_i2c_data_drv_2272),
    .O(opsis_i2c_sda_drv_reg_glue_set_8637)
  );
  LUT3 #(
    .INIT ( 8'h75 ))
  suart_rx_fifo_readable_glue_set (
    .I0(n0197),
    .I1(suart_rx_clear),
    .I2(suart_rx_fifo_readable_2279),
    .O(suart_rx_fifo_readable_glue_set_8606)
  );
  LUT4 #(
    .INIT ( 16'h2272 ))
  suart_tx_busy_glue_set (
    .I0(suart_tx_busy_2273),
    .I1(Mmux_GND_1_o_GND_1_o_MUX_738_o11),
    .I2(suart_tx_fifo_readable_2278),
    .I3(suart_sink_ready_910),
    .O(suart_tx_busy_glue_set_8602)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  opsis_i2c_slave_addr_re_rstpot (
    .I0(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_610_o),
    .I1(\basesoc_interface_adr[1] ),
    .I2(sys_rst),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[0] ),
    .O(opsis_i2c_slave_addr_re_rstpot_8830)
  );
  LUT3 #(
    .INIT ( 8'h75 ))
  suart_tx_fifo_readable_glue_set (
    .I0(n0176),
    .I1(suart_sink_ready_910),
    .I2(suart_tx_fifo_readable_2278),
    .O(suart_tx_fifo_readable_glue_set_8636)
  );
  LUT5 #(
    .INIT ( 32'h57550200 ))
  \picorv32/is_beq_bne_blt_bge_bltu_bgeu_rstpot  (
    .I0(\picorv32/mem_do_rinst_mem_done_AND_1095_o ),
    .I1(\picorv32/mem_rdata_latched_noshuffle [2]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [3]),
    .I3(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_1096_o1 ),
    .I4(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7416 ),
    .O(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_rstpot_8827 )
  );
  LUT5 #(
    .INIT ( 32'h66699699 ))
  \Mcount_suart_tx_fifo_level0_xor<4>11  (
    .I0(suart_tx_fifo_level0[4]),
    .I1(suart_tx_fifo_wrport_we),
    .I2(Mcount_suart_tx_fifo_level0_lut[3]),
    .I3(suart_tx_fifo_level0[3]),
    .I4(Mcount_suart_tx_fifo_level0_cy[2]),
    .O(\Result<4>3 )
  );
  LUT6 #(
    .INIT ( 64'h777FF7FF88800800 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<1>  (
    .I0(\picorv32/latched_branch_7514 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/latched_stalu_7515 ),
    .I3(\picorv32/reg_out [1]),
    .I4(\picorv32/alu_out_q [1]),
    .I5(\picorv32/decoded_imm_uj [1]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<1>_6486 )
  );
  LUT6 #(
    .INIT ( 64'hAEAAAAAAA2AAAAAA ))
  basesoc_en_storage_full_rstpot (
    .I0(basesoc_en_storage_full_2254),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(basesoc_csrbankarray_csrbank6_sel_basesoc_csrbankarray_interface6_bank_bus_we_AND_770_o),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_dat_w[0]),
    .O(basesoc_en_storage_full_rstpot_8822)
  );
  LUT3 #(
    .INIT ( 8'hAE ))
  opsis_i2c_data_drv_glue_set (
    .I0(opsis_i2c_data_drv_en),
    .I1(opsis_i2c_data_drv_2272),
    .I2(opsis_i2c_data_drv_stop),
    .O(opsis_i2c_data_drv_glue_set_8600)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00080000 ))
  basesoc_sdram_cmd_payload_ras_glue_set (
    .I0(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1750_o ),
    .I1(refresher_state_FSM_FFd2_1277),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(multiplexer_state_FSM_FFd1_1311),
    .I4(multiplexer_state_FSM_FFd2_1312),
    .I5(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1751_o ),
    .O(basesoc_sdram_cmd_payload_ras_glue_set_8598)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  opsis_i2c_fx2_reset_storage_full_rstpot (
    .I0(opsis_i2c_fx2_reset_storage_full_2168),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_610_o),
    .I4(\basesoc_interface_adr[0] ),
    .I5(basesoc_interface_dat_w[0]),
    .O(opsis_i2c_fx2_reset_storage_full_rstpot_8819)
  );
  LUT6 #(
    .INIT ( 64'hAEAAAAAAA2AAAAAA ))
  opsisi2c_storage_full_rstpot (
    .I0(opsisi2c_storage_full_2184),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_610_o),
    .I5(basesoc_interface_dat_w[0]),
    .O(opsisi2c_storage_full_rstpot_8820)
  );
  LUT6 #(
    .INIT ( 64'hAAAAABAAAAAAA8AA ))
  \picorv32/irq_delay_rstpot  (
    .I0(\picorv32/irq_delay_7399 ),
    .I1(\picorv32/instr_waitirq_7501 ),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I3(\picorv32/decoder_trigger_7582 ),
    .I4(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>2_6054 ),
    .I5(\picorv32/irq_active_7510 ),
    .O(\picorv32/irq_delay_rstpot_8826 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  spiflash_clk_rstpot (
    .I0(opsis_i2c_samp_carry_5193),
    .I1(spiflash_clk_5194),
    .O(spiflash_clk_rstpot_8817)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  opsis_i2c_data_bit_rstpot (
    .I0(opsis_i2c_data_drv_en),
    .I1(opsis_i2c_shift_reg_storage_full[0]),
    .I2(opsis_i2c_counter[3]),
    .I3(_n10200),
    .I4(opsis_i2c_data_bit_1465),
    .O(opsis_i2c_data_bit_rstpot_8825)
  );
  LUT6 #(
    .INIT ( 64'h00000080AAAAAAAA ))
  \bankmachine0_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine0_row_opened_2283),
    .I1
(\basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o )
,
    .I2(basesoc_sdram_bankmachine0_cmd_ready),
    .I3(n0518),
    .I4(basesoc_sdram_bankmachine0_row_close),
    .I5(basesoc_sdram_bankmachine0_row_hit),
    .O(N884)
  );
  LUT6 #(
    .INIT ( 64'h45444444F5F4F4F4 ))
  \bankmachine0_state_FSM_FFd2-In3  (
    .I0(bankmachine0_state_FSM_FFd3_4795),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine0_state_FSM_FFd2_4796),
    .I3(N884),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1650),
    .I5(bankmachine0_state_FSM_FFd1_1279),
    .O(\bankmachine0_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h00008000AAAAAAAA ))
  \bankmachine1_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine1_row_opened_2288),
    .I1
(\basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o )
,
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .I3(basesoc_sdram_bankmachine1_cmd_ready),
    .I4(basesoc_sdram_bankmachine1_row_close),
    .I5(basesoc_sdram_bankmachine1_row_hit),
    .O(N886)
  );
  LUT6 #(
    .INIT ( 64'h45444444F5F4F4F4 ))
  \bankmachine1_state_FSM_FFd2-In3  (
    .I0(bankmachine1_state_FSM_FFd3_4790),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine1_state_FSM_FFd2_4791),
    .I3(N886),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1696),
    .I5(bankmachine1_state_FSM_FFd1_1281),
    .O(\bankmachine1_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h00000080AAAAAAAA ))
  \bankmachine2_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine2_row_opened_2293),
    .I1
(\basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o )
,
    .I2(basesoc_sdram_bankmachine2_cmd_ready),
    .I3(n0693),
    .I4(basesoc_sdram_bankmachine2_row_close),
    .I5(basesoc_sdram_bankmachine2_row_hit),
    .O(N888)
  );
  LUT6 #(
    .INIT ( 64'h45444444F5F4F4F4 ))
  \bankmachine2_state_FSM_FFd2-In3  (
    .I0(bankmachine2_state_FSM_FFd3_4800),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine2_state_FSM_FFd2_4801),
    .I3(N888),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1742),
    .I5(bankmachine2_state_FSM_FFd1_1283),
    .O(\bankmachine2_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h00000080AAAAAAAA ))
  \bankmachine3_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine3_row_opened_2298),
    .I1
(\basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o )
,
    .I2(basesoc_sdram_bankmachine3_cmd_ready),
    .I3(n0780),
    .I4(basesoc_sdram_bankmachine3_row_close),
    .I5(basesoc_sdram_bankmachine3_row_hit),
    .O(N890)
  );
  LUT6 #(
    .INIT ( 64'h45444444F5F4F4F4 ))
  \bankmachine3_state_FSM_FFd2-In3  (
    .I0(bankmachine3_state_FSM_FFd3_4805),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine3_state_FSM_FFd2_4806),
    .I3(N890),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1788),
    .I5(bankmachine3_state_FSM_FFd1_1285),
    .O(\bankmachine3_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h00008000AAAAAAAA ))
  \bankmachine4_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine4_row_opened_2303),
    .I1
(\basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o )
,
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable),
    .I3(basesoc_sdram_bankmachine4_cmd_ready),
    .I4(basesoc_sdram_bankmachine4_row_close),
    .I5(basesoc_sdram_bankmachine4_row_hit),
    .O(N892)
  );
  LUT6 #(
    .INIT ( 64'h45444444F5F4F4F4 ))
  \bankmachine4_state_FSM_FFd2-In3  (
    .I0(bankmachine4_state_FSM_FFd3_4810),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine4_state_FSM_FFd2_4811),
    .I3(N892),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1834),
    .I5(bankmachine4_state_FSM_FFd1_1287),
    .O(\bankmachine4_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h00008000AAAAAAAA ))
  \bankmachine5_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine5_row_opened_2308),
    .I1
(\basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o )
,
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable),
    .I3(basesoc_sdram_bankmachine5_cmd_ready),
    .I4(basesoc_sdram_bankmachine5_row_close),
    .I5(basesoc_sdram_bankmachine5_row_hit),
    .O(N894)
  );
  LUT6 #(
    .INIT ( 64'h45444444F5F4F4F4 ))
  \bankmachine5_state_FSM_FFd2-In3  (
    .I0(bankmachine5_state_FSM_FFd3_4815),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine5_state_FSM_FFd2_4816),
    .I3(N894),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1880),
    .I5(bankmachine5_state_FSM_FFd1_1289),
    .O(\bankmachine5_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h00000080AAAAAAAA ))
  \bankmachine6_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine6_row_opened_2313),
    .I1
(\basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o )
,
    .I2(basesoc_sdram_bankmachine6_cmd_ready),
    .I3(n1041),
    .I4(basesoc_sdram_bankmachine6_row_close),
    .I5(basesoc_sdram_bankmachine6_row_hit),
    .O(N896)
  );
  LUT6 #(
    .INIT ( 64'h45444444F5F4F4F4 ))
  \bankmachine6_state_FSM_FFd2-In3  (
    .I0(bankmachine6_state_FSM_FFd3_4820),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine6_state_FSM_FFd2_4821),
    .I3(N896),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1926),
    .I5(bankmachine6_state_FSM_FFd1_1291),
    .O(\bankmachine6_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h00000080AAAAAAAA ))
  \bankmachine7_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine7_row_opened_2318),
    .I1
(\basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o )
,
    .I2(basesoc_sdram_bankmachine7_cmd_ready),
    .I3(n1128),
    .I4(basesoc_sdram_bankmachine7_row_close),
    .I5(basesoc_sdram_bankmachine7_row_hit),
    .O(N898)
  );
  LUT6 #(
    .INIT ( 64'h45444444F5F4F4F4 ))
  \bankmachine7_state_FSM_FFd2-In3  (
    .I0(bankmachine7_state_FSM_FFd3_4825),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine7_state_FSM_FFd2_4826),
    .I3(N898),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1972),
    .I5(bankmachine7_state_FSM_FFd1_1293),
    .O(\bankmachine7_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h8888080008000800 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_SW0  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5961 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_5911 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1301),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1300),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .O(N900)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFD5558000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5953 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5955 ),
    .I3(N900),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1300),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In2 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In )
  );
  LUT6 #(
    .INIT ( 64'h8888080008000800 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd5-In4_SW0  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_6015 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd5-In4_5997 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_6014 ),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1309),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd5_1308),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6013 ),
    .O(N902)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFD5558000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd5-In4  (
    .I0(basesoc_sdram_choose_req_ce),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6011 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6012 ),
    .I3(N902),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd5_1308),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd5-In2 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd5-In )
  );
  LUT4 #(
    .INIT ( 16'h4454 ))
  basesoc_sdram_bankmachine0_trccon_ready_glue_rst (
    .I0(_n10444),
    .I1(basesoc_sdram_bankmachine0_trccon_ready_2286),
    .I2(basesoc_sdram_bankmachine0_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine0_trccon_count[1]),
    .O(basesoc_sdram_bankmachine0_trccon_ready_glue_rst_8610)
  );
  LUT4 #(
    .INIT ( 16'h4454 ))
  basesoc_sdram_bankmachine0_trascon_ready_glue_rst (
    .I0(_n10444),
    .I1(basesoc_sdram_bankmachine0_trascon_ready_2287),
    .I2(basesoc_sdram_bankmachine0_trascon_count[0]),
    .I3(basesoc_sdram_bankmachine0_trascon_count[1]),
    .O(basesoc_sdram_bankmachine0_trascon_ready_glue_rst_8612)
  );
  LUT4 #(
    .INIT ( 16'h4454 ))
  basesoc_sdram_bankmachine1_trccon_ready_glue_rst (
    .I0(_n10450),
    .I1(basesoc_sdram_bankmachine1_trccon_ready_2291),
    .I2(basesoc_sdram_bankmachine1_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine1_trccon_count[1]),
    .O(basesoc_sdram_bankmachine1_trccon_ready_glue_rst_8613)
  );
  LUT4 #(
    .INIT ( 16'h4454 ))
  basesoc_sdram_bankmachine1_trascon_ready_glue_rst (
    .I0(_n10450),
    .I1(basesoc_sdram_bankmachine1_trascon_ready_2292),
    .I2(basesoc_sdram_bankmachine1_trascon_count[0]),
    .I3(basesoc_sdram_bankmachine1_trascon_count[1]),
    .O(basesoc_sdram_bankmachine1_trascon_ready_glue_rst_8614)
  );
  LUT4 #(
    .INIT ( 16'h4454 ))
  basesoc_sdram_bankmachine2_trccon_ready_glue_rst (
    .I0(_n10456),
    .I1(basesoc_sdram_bankmachine2_trccon_ready_2296),
    .I2(basesoc_sdram_bankmachine2_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine2_trccon_count[1]),
    .O(basesoc_sdram_bankmachine2_trccon_ready_glue_rst_8616)
  );
  LUT4 #(
    .INIT ( 16'h4454 ))
  basesoc_sdram_bankmachine2_trascon_ready_glue_rst (
    .I0(_n10456),
    .I1(basesoc_sdram_bankmachine2_trascon_ready_2297),
    .I2(basesoc_sdram_bankmachine2_trascon_count[0]),
    .I3(basesoc_sdram_bankmachine2_trascon_count[1]),
    .O(basesoc_sdram_bankmachine2_trascon_ready_glue_rst_8617)
  );
  LUT4 #(
    .INIT ( 16'h4454 ))
  basesoc_sdram_bankmachine3_trccon_ready_glue_rst (
    .I0(_n10462),
    .I1(basesoc_sdram_bankmachine3_trccon_ready_2301),
    .I2(basesoc_sdram_bankmachine3_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine3_trccon_count[1]),
    .O(basesoc_sdram_bankmachine3_trccon_ready_glue_rst_8619)
  );
  LUT4 #(
    .INIT ( 16'h4454 ))
  basesoc_sdram_bankmachine3_trascon_ready_glue_rst (
    .I0(_n10462),
    .I1(basesoc_sdram_bankmachine3_trascon_ready_2302),
    .I2(basesoc_sdram_bankmachine3_trascon_count[0]),
    .I3(basesoc_sdram_bankmachine3_trascon_count[1]),
    .O(basesoc_sdram_bankmachine3_trascon_ready_glue_rst_8620)
  );
  LUT4 #(
    .INIT ( 16'h4454 ))
  basesoc_sdram_bankmachine4_trascon_ready_glue_rst (
    .I0(_n10468),
    .I1(basesoc_sdram_bankmachine4_trascon_ready_2307),
    .I2(basesoc_sdram_bankmachine4_trascon_count[0]),
    .I3(basesoc_sdram_bankmachine4_trascon_count[1]),
    .O(basesoc_sdram_bankmachine4_trascon_ready_glue_rst_8621)
  );
  LUT4 #(
    .INIT ( 16'h4454 ))
  basesoc_sdram_bankmachine4_trccon_ready_glue_rst (
    .I0(_n10468),
    .I1(basesoc_sdram_bankmachine4_trccon_ready_2306),
    .I2(basesoc_sdram_bankmachine4_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine4_trccon_count[1]),
    .O(basesoc_sdram_bankmachine4_trccon_ready_glue_rst_8623)
  );
  LUT4 #(
    .INIT ( 16'h4454 ))
  basesoc_sdram_bankmachine5_trccon_ready_glue_rst (
    .I0(_n10474),
    .I1(basesoc_sdram_bankmachine5_trccon_ready_2311),
    .I2(basesoc_sdram_bankmachine5_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine5_trccon_count[1]),
    .O(basesoc_sdram_bankmachine5_trccon_ready_glue_rst_8624)
  );
  LUT4 #(
    .INIT ( 16'h4454 ))
  basesoc_sdram_bankmachine5_trascon_ready_glue_rst (
    .I0(_n10474),
    .I1(basesoc_sdram_bankmachine5_trascon_ready_2312),
    .I2(basesoc_sdram_bankmachine5_trascon_count[0]),
    .I3(basesoc_sdram_bankmachine5_trascon_count[1]),
    .O(basesoc_sdram_bankmachine5_trascon_ready_glue_rst_8627)
  );
  LUT4 #(
    .INIT ( 16'h4454 ))
  basesoc_sdram_bankmachine6_trccon_ready_glue_rst (
    .I0(_n10480),
    .I1(basesoc_sdram_bankmachine6_trccon_ready_2316),
    .I2(basesoc_sdram_bankmachine6_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine6_trccon_count[1]),
    .O(basesoc_sdram_bankmachine6_trccon_ready_glue_rst_8628)
  );
  LUT4 #(
    .INIT ( 16'h4454 ))
  basesoc_sdram_bankmachine6_trascon_ready_glue_rst (
    .I0(_n10480),
    .I1(basesoc_sdram_bankmachine6_trascon_ready_2317),
    .I2(basesoc_sdram_bankmachine6_trascon_count[0]),
    .I3(basesoc_sdram_bankmachine6_trascon_count[1]),
    .O(basesoc_sdram_bankmachine6_trascon_ready_glue_rst_8629)
  );
  LUT4 #(
    .INIT ( 16'h4454 ))
  basesoc_sdram_bankmachine7_trccon_ready_glue_rst (
    .I0(_n10486),
    .I1(basesoc_sdram_bankmachine7_trccon_ready_2321),
    .I2(basesoc_sdram_bankmachine7_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine7_trccon_count[1]),
    .O(basesoc_sdram_bankmachine7_trccon_ready_glue_rst_8632)
  );
  LUT4 #(
    .INIT ( 16'h4454 ))
  basesoc_sdram_bankmachine7_trascon_ready_glue_rst (
    .I0(_n10486),
    .I1(basesoc_sdram_bankmachine7_trascon_ready_2322),
    .I2(basesoc_sdram_bankmachine7_trascon_count[0]),
    .I3(basesoc_sdram_bankmachine7_trascon_count[1]),
    .O(basesoc_sdram_bankmachine7_trascon_ready_glue_rst_8633)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_sdram_cmd_payload_we_rstpot (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(refresher_state_FSM_FFd2_1277),
    .I2(multiplexer_state_FSM_FFd1_1311),
    .I3(sys_rst),
    .I4(multiplexer_state_FSM_FFd3_1313),
    .I5(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1750_o ),
    .O(basesoc_sdram_cmd_payload_we_rstpot_8829)
  );
  LUT5 #(
    .INIT ( 32'hBF0B2F02 ))
  \picorv32/Mcompar_alu_ltu_cy<15>  (
    .I0(\picorv32/reg_op1_30_7281 ),
    .I1(\picorv32/reg_op2_30_7251 ),
    .I2(\picorv32/reg_op2_31_7252 ),
    .I3(\picorv32/reg_op1_31_7282 ),
    .I4(\picorv32/Mcompar_alu_ltu_cy [14]),
    .O(\picorv32/Mcompar_alu_ltu_cy [15])
  );
  LUT5 #(
    .INIT ( 32'hBF0B2F02 ))
  \picorv32/Mcompar_alu_lts_cy<15>  (
    .I0(\picorv32/reg_op1_30_7281 ),
    .I1(\picorv32/reg_op2_30_7251 ),
    .I2(\picorv32/reg_op1_31_7282 ),
    .I3(\picorv32/reg_op2_31_7252 ),
    .I4(\picorv32/Mcompar_alu_lts_cy [14]),
    .O(\picorv32/Mcompar_alu_lts_cy [15])
  );
  LUT4 #(
    .INIT ( 16'h6A95 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_port_cmd_ready2_5883),
    .I2(basesoc_port_cmd_ready14_5876),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>18 )
  );
  LUT4 #(
    .INIT ( 16'hBF2A ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_cy<2>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_port_cmd_ready4),
    .I2(litedramwishbone2native_state_FSM_FFd3_2907),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(\Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_cy<2>1 )
  );
  LUT4 #(
    .INIT ( 16'h6A95 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I1(litedramwishbone2native_state_FSM_FFd3_2907),
    .I2(basesoc_port_cmd_ready4),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>12 )
  );
  LUT6 #(
    .INIT ( 64'h2AAAEAAA2AAA2AAA ))
  \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<4>_01  (
    .I0(\picorv32/decoded_rs1 [4]),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/mem_xfer_mem_state[1]_OR_564_o ),
    .I3(sys_rst_INV_494_o_3260),
    .I4(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1097_o ),
    .I5(\picorv32/mem_rdata_latched_noshuffle [19]),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<4>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'h2AAAEAAA2AAA2AAA ))
  \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<3>_01  (
    .I0(\picorv32/decoded_rs1 [3]),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/mem_xfer_mem_state[1]_OR_564_o ),
    .I3(sys_rst_INV_494_o_3260),
    .I4(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1097_o ),
    .I5(\picorv32/mem_rdata_latched_noshuffle [18]),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<3>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'h2AAAEAAA2AAA2AAA ))
  \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<2>_01  (
    .I0(\picorv32/decoded_rs1 [2]),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/mem_xfer_mem_state[1]_OR_564_o ),
    .I3(sys_rst_INV_494_o_3260),
    .I4(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1097_o ),
    .I5(\picorv32/mem_rdata_latched_noshuffle [17]),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<2>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'h2AAAEAAA2AAA2AAA ))
  \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<1>_01  (
    .I0(\picorv32/decoded_rs1 [1]),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/mem_xfer_mem_state[1]_OR_564_o ),
    .I3(sys_rst_INV_494_o_3260),
    .I4(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1097_o ),
    .I5(\picorv32/mem_rdata_latched_noshuffle [16]),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<1>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'h2AAAEAAA2AAA2AAA ))
  \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<0>_01  (
    .I0(\picorv32/decoded_rs1 [0]),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/mem_xfer_mem_state[1]_OR_564_o ),
    .I3(sys_rst_INV_494_o_3260),
    .I4(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1097_o ),
    .I5(\picorv32/mem_rdata_latched_noshuffle [15]),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<0>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'h2AAAEAAA2AAA2AAA ))
  \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<5>_01  (
    .I0(\picorv32/decoded_rs1 [5]),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/mem_xfer_mem_state[1]_OR_564_o ),
    .I3(sys_rst_INV_494_o_3260),
    .I4(\picorv32/mem_rdata_latched_noshuffle [27]),
    .I5(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1097_o1 ),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<5>_0_0 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \picorv32/Mmux_cpu_state[7]_mem_do_rinst_MUX_2273_o12_SW0  (
    .I0(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .O(N904)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEEEEFEEE ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o5_SW0 (
    .I0(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o2_8020),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o4_8022),
    .I2(basesoc_sdram_bankmachine3_cmd_payload_ras),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd3_1306),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o3_8021),
    .O(N906)
  );
  LUT6 #(
    .INIT ( 64'h8888888800008000 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o5 (
    .I0(rhs_array_muxed6),
    .I1(_n7032),
    .I2(basesoc_sdram_bankmachine2_cmd_payload_ras),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_1305),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_6010 ),
    .I5(N906),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<9>4  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_equal_505_o ),
    .I1(\picorv32/mem_rdata_word[7] ),
    .I2(\picorv32/latched_is_lb_7511 ),
    .I3(N908),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<10>1 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<9>2_8288 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<8>4  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_equal_505_o ),
    .I1(\picorv32/mem_rdata_word[7] ),
    .I2(\picorv32/latched_is_lb_7511 ),
    .I3(N910),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<10>1 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<8>2_8289 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<14>4  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_equal_505_o ),
    .I1(\picorv32/mem_rdata_word[7] ),
    .I2(\picorv32/latched_is_lb_7511 ),
    .I3(N912),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<10>1 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<14>2_8290 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<13>4  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_equal_505_o ),
    .I1(\picorv32/mem_rdata_word[7] ),
    .I2(\picorv32/latched_is_lb_7511 ),
    .I3(N9141),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<10>1 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<13>2_8291 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<12>4  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_equal_505_o ),
    .I1(\picorv32/mem_rdata_word[7] ),
    .I2(\picorv32/latched_is_lb_7511 ),
    .I3(N9161),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<10>1 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<12>2_8292 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<11>4  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_equal_505_o ),
    .I1(\picorv32/mem_rdata_word[7] ),
    .I2(\picorv32/latched_is_lb_7511 ),
    .I3(N9181),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<10>1 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<11>2_8293 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<10>4  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_equal_505_o ),
    .I1(\picorv32/mem_rdata_word[7] ),
    .I2(\picorv32/latched_is_lb_7511 ),
    .I3(N9201),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<10>1 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<10>3 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  \picorv32/cpu_state[7]_latched_branch_Select_520_o2_SW0  (
    .I0(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I1(\picorv32/instr_retirq_7502 ),
    .I2(\picorv32/instr_jal_7295 ),
    .I3(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I4(\picorv32/instr_waitirq_7501 ),
    .I5(\picorv32/decoder_trigger_7582 ),
    .O(N9221)
  );
  LUT6 #(
    .INIT ( 64'hEEAEEAAA44044000 ))
  \picorv32/cpu_state[7]_latched_branch_Select_520_o2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7416 ),
    .I3(\picorv32/alu_out_0_6926 ),
    .I4(\picorv32/instr_jalr_7285 ),
    .I5(N9221),
    .O(\picorv32/cpu_state[7]_latched_branch_Select_520_o2_8326 )
  );
  LUT4 #(
    .INIT ( 16'h6CC9 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .O(\Result<2>24 )
  );
  LUT4 #(
    .INIT ( 16'h6CC9 ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .O(\Result<2>25 )
  );
  LUT4 #(
    .INIT ( 16'h6CC9 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_port_cmd_ready3_5707),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .O(\Result<2>13 )
  );
  LUT6 #(
    .INIT ( 64'h78F0F0F0F0F0F087 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_port_cmd_ready4),
    .I1(litedramwishbone2native_state_FSM_FFd3_2907),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .O(\Result<2>12 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>24 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>25 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_port_cmd_ready3_5707),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>13 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDFDFDFDFD00FD ))
  basesoc_sdram_choose_cmd_grant_SF21 (
    .I0(basesoc_sdram_bankmachine5_cmd_valid),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine4_cmd_valid),
    .I4(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I5(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .O(basesoc_sdram_choose_cmd_grant_SF2)
  );
  LUT4 #(
    .INIT ( 16'h6CC9 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .O(\Result<2>19 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>19 )
  );
  LUT4 #(
    .INIT ( 16'h6CC9 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .O(\Result<2>30 )
  );
  LUT4 #(
    .INIT ( 16'h6CC9 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .O(\Result<2>33 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAFBEA40405140 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT23  (
    .I0(_n11535),
    .I1(_n11528),
    .I2(dna_status[16]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1011 ),
    .I4(N9241),
    .I5(dna_status[24]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT23_8219 )
  );
  LUT4 #(
    .INIT ( 16'h6CC9 ))
  \Mcount_suart_tx_fifo_level0_xor<2>11  (
    .I0(suart_tx_fifo_wrport_we),
    .I1(suart_tx_fifo_level0[2]),
    .I2(suart_tx_fifo_level0[0]),
    .I3(suart_tx_fifo_level0[1]),
    .O(\Result<2>6 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_suart_tx_fifo_level0_xor<1>11  (
    .I0(suart_tx_fifo_wrport_we),
    .I1(suart_tx_fifo_level0[0]),
    .I2(suart_tx_fifo_level0[1]),
    .O(\Result<1>6 )
  );
  LUT6 #(
    .INIT ( 64'h0000100010000000 ))
  basesoc_rom_bus_cyc_basesoc_rom_bus_ack_AND_983_o1 (
    .I0(basesoc_rom_bus_ack_847),
    .I1(\picorv32/mem_addr [24]),
    .I2(\basesoc_slave_sel<0><30>1 ),
    .I3(\picorv32/mem_valid_462 ),
    .I4(basesoc_grant_2333),
    .I5(\picorv32/mem_instr_463 ),
    .O(basesoc_rom_bus_cyc_basesoc_rom_bus_ack_AND_983_o)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re1 (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(basesoc_interface_we_1271),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I5(basesoc_interface_we_1271),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  basesoc_csrbankarray_csrbank3_master_w0_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_interface_we_1271),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_csrbankarray_csrbank3_sel),
    .I4(\basesoc_interface_adr[2] ),
    .O(basesoc_csrbankarray_csrbank3_master_w0_re)
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re1 (
    .I0(basesoc_interface_we_1271),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_csrbankarray_csrbank3_sel),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .O(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re)
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_suart_rx_fifo_level0_xor<1>11  (
    .I0(suart_rx_fifo_wrport_we),
    .I1(suart_rx_fifo_level0[0]),
    .I2(suart_rx_fifo_level0[1]),
    .O(\Result<1>10 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<12>_SW1  (
    .I0(\picorv32/mem_rdata_q [12]),
    .I1(\picorv32/instr_auipc_7296 ),
    .I2(\picorv32/instr_lui_7297 ),
    .I3(\picorv32/instr_jal_7295 ),
    .I4(\picorv32/decoded_imm_uj [12]),
    .O(N9261)
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<12>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7416 ),
    .I3(\picorv32/is_sb_sh_sw_7500 ),
    .I4(N9261),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<12>_6801 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<13>_SW1  (
    .I0(\picorv32/mem_rdata_q [13]),
    .I1(\picorv32/instr_auipc_7296 ),
    .I2(\picorv32/instr_lui_7297 ),
    .I3(\picorv32/instr_jal_7295 ),
    .I4(\picorv32/decoded_imm_uj [13]),
    .O(N9281)
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<13>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7416 ),
    .I3(\picorv32/is_sb_sh_sw_7500 ),
    .I4(N9281),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<13>_6802 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<14>_SW1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/instr_auipc_7296 ),
    .I2(\picorv32/instr_lui_7297 ),
    .I3(\picorv32/instr_jal_7295 ),
    .I4(\picorv32/decoded_imm_uj [14]),
    .O(N9301)
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<14>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7416 ),
    .I3(\picorv32/is_sb_sh_sw_7500 ),
    .I4(N9301),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<14>_6803 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<15>_SW1  (
    .I0(\picorv32/mem_rdata_q [15]),
    .I1(\picorv32/instr_auipc_7296 ),
    .I2(\picorv32/instr_lui_7297 ),
    .I3(\picorv32/instr_jal_7295 ),
    .I4(\picorv32/decoded_imm_uj [15]),
    .O(N9321)
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<15>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7416 ),
    .I3(\picorv32/is_sb_sh_sw_7500 ),
    .I4(N9321),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<15>_6804 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<16>_SW1  (
    .I0(\picorv32/mem_rdata_q [16]),
    .I1(\picorv32/instr_auipc_7296 ),
    .I2(\picorv32/instr_lui_7297 ),
    .I3(\picorv32/instr_jal_7295 ),
    .I4(\picorv32/decoded_imm_uj [16]),
    .O(N9341)
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<16>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7416 ),
    .I3(\picorv32/is_sb_sh_sw_7500 ),
    .I4(N9341),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<16>_6805 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<17>_SW1  (
    .I0(\picorv32/mem_rdata_q [17]),
    .I1(\picorv32/instr_auipc_7296 ),
    .I2(\picorv32/instr_lui_7297 ),
    .I3(\picorv32/instr_jal_7295 ),
    .I4(\picorv32/decoded_imm_uj [17]),
    .O(N9361)
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<17>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7416 ),
    .I3(\picorv32/is_sb_sh_sw_7500 ),
    .I4(N9361),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<17>_6806 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<18>_SW1  (
    .I0(\picorv32/mem_rdata_q [18]),
    .I1(\picorv32/instr_auipc_7296 ),
    .I2(\picorv32/instr_lui_7297 ),
    .I3(\picorv32/instr_jal_7295 ),
    .I4(\picorv32/decoded_imm_uj [18]),
    .O(N9381)
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<18>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7416 ),
    .I3(\picorv32/is_sb_sh_sw_7500 ),
    .I4(N9381),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<18>_6807 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<19>_SW1  (
    .I0(\picorv32/mem_rdata_q [19]),
    .I1(\picorv32/instr_auipc_7296 ),
    .I2(\picorv32/instr_lui_7297 ),
    .I3(\picorv32/instr_jal_7295 ),
    .I4(\picorv32/decoded_imm_uj [19]),
    .O(N9401)
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<19>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7416 ),
    .I3(\picorv32/is_sb_sh_sw_7500 ),
    .I4(N9401),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<19>_6808 )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_1125_o1  (
    .I0(\picorv32/mem_rdata_q [13]),
    .I1(\picorv32/mem_rdata_q [12]),
    .I2(\picorv32/mem_rdata_q [30]),
    .I3(\picorv32/is_alu_reg_imm_7283 ),
    .I4(\picorv32/mem_rdata_q [14]),
    .I5(\picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o<31>1_6047 ),
    .O(\picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_1125_o )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_1127_o1  (
    .I0(\picorv32/mem_rdata_q [12]),
    .I1(\picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o<31>1_6047 ),
    .I2(\picorv32/mem_rdata_q [13]),
    .I3(\picorv32/is_alu_reg_imm_7283 ),
    .I4(\picorv32/mem_rdata_q [14]),
    .I5(\picorv32/mem_rdata_q [30]),
    .O(\picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_1127_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_1123_o1  (
    .I0(\picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o<31>1_6047 ),
    .I1(\picorv32/is_alu_reg_imm_7283 ),
    .I2(\picorv32/mem_rdata_q [13]),
    .I3(\picorv32/mem_rdata_q [14]),
    .I4(\picorv32/mem_rdata_q [30]),
    .I5(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_1123_o )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1137_o1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [12]),
    .I2(\picorv32/mem_rdata_q [30]),
    .I3(\picorv32/mem_rdata_q [13]),
    .I4(\picorv32/is_alu_reg_reg_7499 ),
    .I5(\picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o<31>1_6047 ),
    .O(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1137_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1133_o1  (
    .I0(\picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o<31>1_6047 ),
    .I1(\picorv32/is_alu_reg_reg_7499 ),
    .I2(\picorv32/mem_rdata_q [13]),
    .I3(\picorv32/mem_rdata_q [14]),
    .I4(\picorv32/mem_rdata_q [30]),
    .I5(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1133_o )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1145_o1  (
    .I0(\picorv32/mem_rdata_q [12]),
    .I1(\picorv32/is_alu_reg_reg_7499 ),
    .I2(\picorv32/mem_rdata_q [30]),
    .I3(\picorv32/mem_rdata_q [13]),
    .I4(\picorv32/mem_rdata_q [14]),
    .I5(\picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o<31>1_6047 ),
    .O(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1145_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1135_o1  (
    .I0(\picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o<31>1_6047 ),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [12]),
    .I3(\picorv32/mem_rdata_q [14]),
    .I4(\picorv32/mem_rdata_q [30]),
    .I5(\picorv32/is_alu_reg_reg_7499 ),
    .O(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1135_o )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1147_o1  (
    .I0(\picorv32/mem_rdata_q [12]),
    .I1(\picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o<31>1_6047 ),
    .I2(\picorv32/mem_rdata_q [30]),
    .I3(\picorv32/mem_rdata_q [13]),
    .I4(\picorv32/mem_rdata_q [14]),
    .I5(\picorv32/is_alu_reg_reg_7499 ),
    .O(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1147_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1139_o1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o<31>1_6047 ),
    .I2(\picorv32/mem_rdata_q [12]),
    .I3(\picorv32/mem_rdata_q [13]),
    .I4(\picorv32/mem_rdata_q [30]),
    .I5(\picorv32/is_alu_reg_reg_7499 ),
    .O(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1139_o )
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  \Mmux_opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2158_OUT1_SW1  (
    .I0(opsisi2c_state_FSM_FFd1_1272),
    .I1(opsisi2c_state_FSM_FFd4_1275),
    .I2(opsisi2c_state_FSM_FFd3_1274),
    .I3(opsisi2c_state_FSM_FFd2_1273),
    .O(N9421)
  );
  LUT6 #(
    .INIT ( 64'hF111111101111111 ))
  \Mmux_opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2158_OUT1  (
    .I0(opsis_i2c_scl_i_1454),
    .I1(N9421),
    .I2(basesoc_interface_we_1271),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT13122 ),
    .I4(basesoc_csrbankarray_csrbank3_sel),
    .I5(basesoc_interface_dat_w[0]),
    .O(\opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2158_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hFFFFEFFF ))
  \Mmux_opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2158_OUT2_SW1  (
    .I0(opsis_i2c_scl_i_1454),
    .I1(opsisi2c_state_FSM_FFd1_1272),
    .I2(opsisi2c_state_FSM_FFd2_1273),
    .I3(opsisi2c_state_FSM_FFd3_1274),
    .I4(opsisi2c_state_FSM_FFd4_1275),
    .O(N9441)
  );
  LUT6 #(
    .INIT ( 64'hF222222202222222 ))
  \Mmux_opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2158_OUT2  (
    .I0(\opsis_i2c_counter[3]_PWR_1_o_equal_1656_o ),
    .I1(N9441),
    .I2(basesoc_csrbankarray_csrbank3_sel),
    .I3(basesoc_interface_we_1271),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT13122 ),
    .I5(basesoc_interface_dat_w[1]),
    .O(\opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2158_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hBA10 ))
  _n10613_inv1 (
    .I0(suart_tx_busy_2273),
    .I1(suart_sink_ready_910),
    .I2(suart_tx_fifo_readable_2278),
    .I3(suart_uart_clk_txen_941),
    .O(_n10613_inv)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re1 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(basesoc_csrbankarray_csrbank6_reload1_re11_FRB_5730),
    .I5(basesoc_interface_we_1271),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1097_o2  (
    .I0(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1097_o11_8334 ),
    .I1(\picorv32/mem_rdata_latched_noshuffle [26]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [27]),
    .I3(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1097_o12_8335 ),
    .O(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1097_o )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux2811  (
    .I0(\picorv32/mem_rdata_q [6]),
    .I1(\picorv32/mem_valid_462 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out12),
    .O(\picorv32/mem_rdata_latched_noshuffle [6])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux2611  (
    .I0(\picorv32/mem_rdata_q [4]),
    .I1(\picorv32/mem_valid_462 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out10),
    .O(\picorv32/mem_rdata_latched_noshuffle [4])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux2511  (
    .I0(\picorv32/mem_rdata_q [3]),
    .I1(\picorv32/mem_valid_462 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out9),
    .O(\picorv32/mem_rdata_latched_noshuffle [3])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux2711  (
    .I0(\picorv32/mem_rdata_q [5]),
    .I1(\picorv32/mem_valid_462 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out11),
    .O(\picorv32/mem_rdata_latched_noshuffle [5])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux2411  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/mem_valid_462 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out8),
    .O(\picorv32/mem_rdata_latched_noshuffle [31])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux2311  (
    .I0(\picorv32/mem_rdata_q [30]),
    .I1(\picorv32/mem_valid_462 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out7),
    .O(\picorv32/mem_rdata_latched_noshuffle [30])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux21111  (
    .I0(\picorv32/mem_rdata_q [29]),
    .I1(\picorv32/mem_valid_462 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out6),
    .O(\picorv32/mem_rdata_latched_noshuffle [29])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux2011  (
    .I0(\picorv32/mem_rdata_q [28]),
    .I1(\picorv32/mem_valid_462 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out4),
    .O(\picorv32/mem_rdata_latched_noshuffle [28])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux2211  (
    .I0(\picorv32/mem_rdata_q [2]),
    .I1(\picorv32/mem_valid_462 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out5),
    .O(\picorv32/mem_rdata_latched_noshuffle [2])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux1711  (
    .I0(\picorv32/mem_rdata_q [25]),
    .I1(\picorv32/mem_valid_462 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out1),
    .O(\picorv32/mem_rdata_latched_noshuffle [25])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux11111  (
    .I0(\picorv32/mem_rdata_q [1]),
    .I1(\picorv32/mem_valid_462 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out26),
    .O(\picorv32/mem_rdata_latched_noshuffle [1])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux1101  (
    .I0(\picorv32/mem_rdata_q [0]),
    .I1(\picorv32/mem_valid_462 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out13),
    .O(\picorv32/mem_rdata_latched_noshuffle [0])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAA8AFFFFFFFF ))
  basesoc_sdram_choose_cmd_ce1 (
    .I0(_n7032),
    .I1(basesoc_sdram_choose_cmd_cmd_payload_we),
    .I2(basesoc_sdram_choose_cmd_cmd_payload_ras),
    .I3(basesoc_sdram_choose_cmd_cmd_payload_cas),
    .I4(basesoc_sdram_trrdcon_ready_2331),
    .I5(rhs_array_muxed0),
    .O(basesoc_sdram_choose_cmd_ce)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10787_inv1 (
    .I0(basesoc_sdram_bankmachine5_cmd_ready),
    .I1(basesoc_sdram_bankmachine5_row_open),
    .I2(basesoc_sdram_bankmachine5_cmd_valid),
    .I3(basesoc_sdram_bankmachine5_trascon_ready_2312),
    .O(_n10787_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10805_inv1 (
    .I0(basesoc_sdram_bankmachine6_cmd_ready),
    .I1(basesoc_sdram_bankmachine6_row_open),
    .I2(basesoc_sdram_bankmachine6_cmd_valid),
    .I3(basesoc_sdram_bankmachine6_trascon_ready_2317),
    .O(_n10805_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10751_inv1 (
    .I0(basesoc_sdram_bankmachine3_cmd_ready),
    .I1(basesoc_sdram_bankmachine3_row_open),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_trascon_ready_2302),
    .O(_n10751_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10733_inv1 (
    .I0(basesoc_sdram_bankmachine2_cmd_ready),
    .I1(basesoc_sdram_bankmachine2_row_open),
    .I2(basesoc_sdram_bankmachine2_cmd_valid),
    .I3(basesoc_sdram_bankmachine2_trascon_ready_2297),
    .O(_n10733_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10697_inv1 (
    .I0(basesoc_sdram_bankmachine0_cmd_ready),
    .I1(basesoc_sdram_bankmachine0_row_open),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_trascon_ready_2287),
    .O(_n10697_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10823_inv1 (
    .I0(basesoc_sdram_bankmachine7_cmd_ready),
    .I1(basesoc_sdram_bankmachine7_row_open),
    .I2(basesoc_sdram_bankmachine7_cmd_valid),
    .I3(basesoc_sdram_bankmachine7_trascon_ready_2322),
    .O(_n10823_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10715_inv1 (
    .I0(basesoc_sdram_bankmachine1_cmd_ready),
    .I1(basesoc_sdram_bankmachine1_row_open),
    .I2(basesoc_sdram_bankmachine1_cmd_valid),
    .I3(basesoc_sdram_bankmachine1_trascon_ready_2292),
    .O(_n10715_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10769_inv1 (
    .I0(basesoc_sdram_bankmachine4_cmd_ready),
    .I1(basesoc_sdram_bankmachine4_row_open),
    .I2(basesoc_sdram_bankmachine4_cmd_valid),
    .I3(basesoc_sdram_bankmachine4_trascon_ready_2307),
    .O(_n10769_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine5_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine5_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine5_row_open),
    .I2(basesoc_sdram_bankmachine5_cmd_valid),
    .I3(basesoc_sdram_bankmachine5_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine5_trascon_count)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine5_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine5_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine5_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine5_cmd_ready),
    .I3(basesoc_sdram_bankmachine5_row_open),
    .I4(basesoc_sdram_bankmachine5_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine5_trascon_count1)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine6_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine6_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine6_row_open),
    .I2(basesoc_sdram_bankmachine6_cmd_valid),
    .I3(basesoc_sdram_bankmachine6_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine6_trascon_count)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine6_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine6_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine6_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine6_cmd_ready),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_bankmachine6_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine6_trascon_count1)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine3_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine3_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine3_row_open),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine3_trascon_count)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine3_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine3_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_ready),
    .I3(basesoc_sdram_bankmachine3_row_open),
    .I4(basesoc_sdram_bankmachine3_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine3_trascon_count1)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine2_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine2_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine2_row_open),
    .I2(basesoc_sdram_bankmachine2_cmd_valid),
    .I3(basesoc_sdram_bankmachine2_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine2_trascon_count)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine2_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine2_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_ready),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_bankmachine2_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine2_trascon_count1)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine0_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine0_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine0_row_open),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine0_trascon_count)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine0_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine0_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_ready),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_bankmachine0_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine0_trascon_count1)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine7_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine7_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine7_row_open),
    .I2(basesoc_sdram_bankmachine7_cmd_valid),
    .I3(basesoc_sdram_bankmachine7_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine7_trascon_count)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine7_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine7_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine7_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine7_cmd_ready),
    .I3(basesoc_sdram_bankmachine7_row_open),
    .I4(basesoc_sdram_bankmachine7_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine7_trascon_count1)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine1_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine1_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine1_row_open),
    .I2(basesoc_sdram_bankmachine1_cmd_valid),
    .I3(basesoc_sdram_bankmachine1_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine1_trascon_count)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine1_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine1_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_ready),
    .I3(basesoc_sdram_bankmachine1_row_open),
    .I4(basesoc_sdram_bankmachine1_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine1_trascon_count1)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine4_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine4_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine4_row_open),
    .I2(basesoc_sdram_bankmachine4_cmd_valid),
    .I3(basesoc_sdram_bankmachine4_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine4_trascon_count)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine4_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine4_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine4_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine4_cmd_ready),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_bankmachine4_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine4_trascon_count1)
  );
  LUT6 #(
    .INIT ( 64'h0D0D0D0D0D000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In1  (
    .I0(rhs_array_muxed6),
    .I1(_n7032),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_6010 ),
    .I3(basesoc_sdram_choose_req_grant_SF90),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd3_1306),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd6-In12 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In2_7850 )
  );
  LUT6 #(
    .INIT ( 64'h8888888888888880 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o9 (
    .I0(rhs_array_muxed6),
    .I1(_n7032),
    .I2(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o2_8024),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o4_8026),
    .I4(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o6_8028),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o8_8030),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o)
  );
  LUT6 #(
    .INIT ( 64'h8888888888888880 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o9 (
    .I0(rhs_array_muxed6),
    .I1(_n7032),
    .I2(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o2_8070),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o4_8072),
    .I4(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o6_8074),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o8_8076),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux1911  (
    .I0(\picorv32/mem_rdata_q [27]),
    .I1(\picorv32/mem_valid_462 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out3),
    .O(\picorv32/mem_rdata_latched_noshuffle [27])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux1811  (
    .I0(\picorv32/mem_rdata_q [26]),
    .I1(\picorv32/mem_valid_462 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out2),
    .O(\picorv32/mem_rdata_latched_noshuffle [26])
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1098_o1  (
    .I0(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1097_o11_8334 ),
    .I1(\picorv32/mem_rdata_latched_noshuffle [27]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [26]),
    .I3(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1097_o12_8335 ),
    .O(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1098_o )
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine0_row_opened_2283),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1650),
    .I2(refresher_state_FSM_FFd2_1277),
    .I3(refresher_state_FSM_FFd1_1278),
    .I4(basesoc_sdram_generator_done_1142),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1651),
    .O(N76)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine2_row_opened_2293),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1742),
    .I2(refresher_state_FSM_FFd2_1277),
    .I3(refresher_state_FSM_FFd1_1278),
    .I4(basesoc_sdram_generator_done_1142),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1743),
    .O(N841)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine4_row_opened_2303),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1834),
    .I2(refresher_state_FSM_FFd2_1277),
    .I3(refresher_state_FSM_FFd1_1278),
    .I4(basesoc_sdram_generator_done_1142),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1835),
    .O(N9210)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine6_row_opened_2313),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1926),
    .I2(refresher_state_FSM_FFd2_1277),
    .I3(refresher_state_FSM_FFd1_1278),
    .I4(basesoc_sdram_generator_done_1142),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1927),
    .O(N10010)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd3-In311  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6013 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_6014 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6012 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6011 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd3-In31 )
  );
  LUT6 #(
    .INIT ( 64'h0D0D0D0D0D000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd5-In1  (
    .I0(rhs_array_muxed6),
    .I1(_n7032),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_6014 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd6-In11 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_6015 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd4_1307),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd5-In2 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \Mcount_half_rate_phy_phase_sel_xor<0>11  (
    .I0(half_rate_phy_phase_sel_BRB1_8926),
    .I1(half_rate_phy_phase_sel_BRB0_8925),
    .O(Result2)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux1011  (
    .I0(\picorv32/mem_rdata_q [15]),
    .I1(\picorv32/mem_valid_462 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out22),
    .O(\picorv32/mem_rdata_latched_noshuffle [15])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux1021  (
    .I0(\picorv32/mem_rdata_q [16]),
    .I1(\picorv32/mem_valid_462 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out23),
    .O(\picorv32/mem_rdata_latched_noshuffle [16])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux1031  (
    .I0(\picorv32/mem_rdata_q [17]),
    .I1(\picorv32/mem_valid_462 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out24),
    .O(\picorv32/mem_rdata_latched_noshuffle [17])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux1041  (
    .I0(\picorv32/mem_rdata_q [18]),
    .I1(\picorv32/mem_valid_462 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out25),
    .O(\picorv32/mem_rdata_latched_noshuffle [18])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux1051  (
    .I0(\picorv32/mem_rdata_q [19]),
    .I1(\picorv32/mem_valid_462 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out27),
    .O(\picorv32/mem_rdata_latched_noshuffle [19])
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine1_row_opened_2288),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1696),
    .I2(refresher_state_FSM_FFd2_1277),
    .I3(refresher_state_FSM_FFd1_1278),
    .I4(basesoc_sdram_generator_done_1142),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1697),
    .O(N80)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine3_row_opened_2298),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1788),
    .I2(refresher_state_FSM_FFd2_1277),
    .I3(refresher_state_FSM_FFd1_1278),
    .I4(basesoc_sdram_generator_done_1142),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1789),
    .O(N882)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine5_row_opened_2308),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1880),
    .I2(refresher_state_FSM_FFd2_1277),
    .I3(refresher_state_FSM_FFd1_1278),
    .I4(basesoc_sdram_generator_done_1142),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1881),
    .O(N961)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine7_row_opened_2318),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1972),
    .I2(refresher_state_FSM_FFd2_1277),
    .I3(refresher_state_FSM_FFd1_1278),
    .I4(basesoc_sdram_generator_done_1142),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1973),
    .O(N1041)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In311  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5951 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5955 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5953 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In31 )
  );
  LUT4 #(
    .INIT ( 16'hA8AA ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In121  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1299),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine5_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In12 )
  );
  LUT6 #(
    .INIT ( 64'hA8AA8A82AAAAAAAA ))
  \basesoc_sdram_choose_req_grant_FSM_FFd6-In121  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd4_1307),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I2(array_muxed17_INV_395_o2),
    .I3(multiplexer_state_FSM_FFd3_1313),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine5_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd6-In12 )
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_twtrcon_count_xor<1>11  (
    .I0(basesoc_sdram_twtrcon_count[0]),
    .I1(basesoc_sdram_twtrcon_count[1]),
    .I2(rhs_array_muxed6),
    .I3(_n7032),
    .I4(rhs_array_muxed10),
    .O(Mcount_basesoc_sdram_twtrcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_twtrcon_count_xor<2>11  (
    .I0(basesoc_sdram_twtrcon_count[2]),
    .I1(basesoc_sdram_twtrcon_count[0]),
    .I2(basesoc_sdram_twtrcon_count[1]),
    .I3(rhs_array_muxed6),
    .I4(_n7032),
    .I5(rhs_array_muxed10),
    .O(Mcount_basesoc_sdram_twtrcon_count2)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_1305),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_6015 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6013 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6012 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_6014 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In4 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd8-In1  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_6015 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_6014 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6012 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6013 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd8-In1_8183 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In1  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5949 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5951 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5953 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5955 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In1_8186 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd4-In1  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_6010 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6011 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6012 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd4-In1_8190 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux5111  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_valid_462 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out21),
    .O(\picorv32/mem_rdata_latched_noshuffle [14])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux4111  (
    .I0(\picorv32/mem_rdata_q [13]),
    .I1(\picorv32/mem_valid_462 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out20),
    .O(\picorv32/mem_rdata_latched_noshuffle [13])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux3111  (
    .I0(\picorv32/mem_rdata_q [12]),
    .I1(\picorv32/mem_valid_462 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out19),
    .O(\picorv32/mem_rdata_latched_noshuffle [12])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_bankmachine7_req_lock1 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1972),
    .O(basesoc_sdram_bankmachine7_req_lock)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_bankmachine2_req_lock1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1742),
    .O(basesoc_sdram_bankmachine2_req_lock)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n0780<3>1  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(n0780)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_bankmachine6_req_lock1 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1926),
    .O(basesoc_sdram_bankmachine6_req_lock)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  basesoc_port_cmd_ready32_SW0 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1834),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1788),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .O(N52)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o1 (
    .I0(n0012),
    .I1(basesoc_slave_sel[4]),
    .I2(cache_state_FSM_FFd2_4786),
    .I3(cache_state_FSM_FFd3_4785),
    .I4(rhs_array_muxed47),
    .I5(\basesoc_tag_do_tag[22]_GND_1_o_equal_824_o ),
    .O(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux31111  (
    .I0(\picorv32/mem_rdata_q [9]),
    .I1(\picorv32/mem_valid_462 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out16),
    .O(\picorv32/mem_rdata_latched_noshuffle [9])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux2911  (
    .I0(\picorv32/mem_rdata_q [7]),
    .I1(\picorv32/mem_valid_462 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out14),
    .O(\picorv32/mem_rdata_latched_noshuffle [7])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux3011  (
    .I0(\picorv32/mem_rdata_q [8]),
    .I1(\picorv32/mem_valid_462 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out15),
    .O(\picorv32/mem_rdata_latched_noshuffle [8])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux1611  (
    .I0(\picorv32/mem_rdata_q [24]),
    .I1(\picorv32/mem_valid_462 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out),
    .O(\picorv32/mem_rdata_latched_noshuffle [24])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux1511  (
    .I0(\picorv32/mem_rdata_q [23]),
    .I1(\picorv32/mem_valid_462 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out31),
    .O(\picorv32/mem_rdata_latched_noshuffle [23])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux1411  (
    .I0(\picorv32/mem_rdata_q [22]),
    .I1(\picorv32/mem_valid_462 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out30),
    .O(\picorv32/mem_rdata_latched_noshuffle [22])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux1311  (
    .I0(\picorv32/mem_rdata_q [21]),
    .I1(\picorv32/mem_valid_462 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out29),
    .O(\picorv32/mem_rdata_latched_noshuffle [21])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux1211  (
    .I0(\picorv32/mem_rdata_q [20]),
    .I1(\picorv32/mem_valid_462 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out28),
    .O(\picorv32/mem_rdata_latched_noshuffle [20])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux1111  (
    .I0(\picorv32/mem_rdata_q [10]),
    .I1(\picorv32/mem_valid_462 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out17),
    .O(\picorv32/mem_rdata_latched_noshuffle [10])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux2111  (
    .I0(\picorv32/mem_rdata_q [11]),
    .I1(\picorv32/mem_valid_462 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out18),
    .O(\picorv32/mem_rdata_latched_noshuffle [11])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF888A ))
  \picorv32/_n14251  (
    .I0(\picorv32/instr_trap_INV_478_o ),
    .I1(\picorv32/is_lb_lh_lw_lbu_lhu_7284 ),
    .I2(\picorv32/PWR_11_o_reduce_or_441_o ),
    .I3(\picorv32/is_lui_auipc_jal_7654 ),
    .I4(\picorv32/is_slli_srli_srai_7456 ),
    .I5(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .O(\picorv32/_n1425 )
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT21  (
    .I0(_n11555),
    .I1(_n11548),
    .I2(dna_status[40]),
    .I3(dna_status[32]),
    .I4(_n11541),
    .I5(dna_status[48]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  _n115281 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\basesoc_interface_adr[4] ),
    .O(_n11528)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  _n115411 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\basesoc_interface_adr[4] ),
    .O(_n11541)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000100 ))
  _n115551 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\basesoc_interface_adr[4] ),
    .O(_n11555)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000100 ))
  _n115351 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n11535)
  );
  LUT6 #(
    .INIT ( 64'h04150404AEBFAEAE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT151  (
    .I0(_n11555),
    .I1(_n11548),
    .I2(dna_status[44]),
    .I3(dna_status[36]),
    .I4(_n11541),
    .I5(dna_status[52]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT15 )
  );
  LUT6 #(
    .INIT ( 64'h04150404AEBFAEAE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT152  (
    .I0(_n11535),
    .I1(_n11528),
    .I2(dna_status[20]),
    .I3(dna_status[12]),
    .I4(_n11522),
    .I5(dna_status[28]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT151_7842 )
  );
  LUT6 #(
    .INIT ( 64'h04150404AEBFAEAE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT61  (
    .I0(_n11555),
    .I1(_n11548),
    .I2(dna_status[41]),
    .I3(dna_status[33]),
    .I4(_n11541),
    .I5(dna_status[49]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT6 )
  );
  LUT6 #(
    .INIT ( 64'h04150404AEBFAEAE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT62  (
    .I0(_n11535),
    .I1(_n11528),
    .I2(dna_status[17]),
    .I3(dna_status[9]),
    .I4(_n11522),
    .I5(dna_status[25]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT61_7844 )
  );
  LUT6 #(
    .INIT ( 64'h04150404AEBFAEAE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT241  (
    .I0(_n11555),
    .I1(_n11548),
    .I2(dna_status[47]),
    .I3(dna_status[39]),
    .I4(_n11541),
    .I5(dna_status[55]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT24_7845 )
  );
  LUT6 #(
    .INIT ( 64'h04150404AEBFAEAE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT242  (
    .I0(_n11535),
    .I1(_n11528),
    .I2(dna_status[23]),
    .I3(dna_status[15]),
    .I4(_n11522),
    .I5(dna_status[31]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT241_7846 )
  );
  LUT6 #(
    .INIT ( 64'hFFFDAAA8AAA8AAA8 ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>2  (
    .I0(\picorv32/instr_waitirq_7501 ),
    .I1(\picorv32/irq_pending[1] ),
    .I2(\picorv32/irq_pending[4] ),
    .I3(\picorv32/irq_pending[3] ),
    .I4(\picorv32/instr_jal_7295 ),
    .I5(\picorv32/decoder_trigger_7582 ),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>1_8316 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<2>  (
    .I0(\picorv32/_n1416<4>1_6066 ),
    .I1(\picorv32/reg_next_pc_2_7517 ),
    .I2(\picorv32/latched_branch_7514 ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<2> ),
    .I5(\picorv32/decoded_imm_uj [2]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<2>_6484 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<17>1  (
    .I0(\picorv32/irq_mask [17]),
    .I1(\picorv32/instr_maskirq_7457 ),
    .I2(\picorv32/_n1445 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_350_OUT<17> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<17>1_8339 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<18>1  (
    .I0(\picorv32/irq_mask [18]),
    .I1(\picorv32/instr_maskirq_7457 ),
    .I2(\picorv32/_n1445 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_350_OUT<18> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<18>1_8341 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<19>1  (
    .I0(\picorv32/irq_mask [19]),
    .I1(\picorv32/instr_maskirq_7457 ),
    .I2(\picorv32/_n1445 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_350_OUT<19> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<19>1_8343 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<20>1  (
    .I0(\picorv32/irq_mask [20]),
    .I1(\picorv32/instr_maskirq_7457 ),
    .I2(\picorv32/_n1445 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_350_OUT<20> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<20>1_8345 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<21>1  (
    .I0(\picorv32/irq_mask [21]),
    .I1(\picorv32/instr_maskirq_7457 ),
    .I2(\picorv32/_n1445 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_350_OUT<21> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<21>1_8347 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<22>1  (
    .I0(\picorv32/irq_mask [22]),
    .I1(\picorv32/instr_maskirq_7457 ),
    .I2(\picorv32/_n1445 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_350_OUT<22> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<22>1_8349 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<23>1  (
    .I0(\picorv32/irq_mask [23]),
    .I1(\picorv32/instr_maskirq_7457 ),
    .I2(\picorv32/_n1445 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_350_OUT<23> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<23>1_8351 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<24>1  (
    .I0(\picorv32/irq_mask [24]),
    .I1(\picorv32/instr_maskirq_7457 ),
    .I2(\picorv32/_n1445 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_350_OUT<24> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<24>1_8353 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<25>1  (
    .I0(\picorv32/irq_mask [25]),
    .I1(\picorv32/instr_maskirq_7457 ),
    .I2(\picorv32/_n1445 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_350_OUT<25> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<25>1_8355 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<26>1  (
    .I0(\picorv32/irq_mask [26]),
    .I1(\picorv32/instr_maskirq_7457 ),
    .I2(\picorv32/_n1445 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_350_OUT<26> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<26>1_8357 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<27>1  (
    .I0(\picorv32/irq_mask [27]),
    .I1(\picorv32/instr_maskirq_7457 ),
    .I2(\picorv32/_n1445 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_350_OUT<27> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<27>1_8359 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<28>1  (
    .I0(\picorv32/irq_mask [28]),
    .I1(\picorv32/instr_maskirq_7457 ),
    .I2(\picorv32/_n1445 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_350_OUT<28> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<28>1_8361 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<29>1  (
    .I0(\picorv32/irq_mask [29]),
    .I1(\picorv32/instr_maskirq_7457 ),
    .I2(\picorv32/_n1445 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_350_OUT<29> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<29>1_8363 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<30>1  (
    .I0(\picorv32/irq_mask [30]),
    .I1(\picorv32/instr_maskirq_7457 ),
    .I2(\picorv32/_n1445 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_350_OUT<30> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<30>1_8365 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<31>1  (
    .I0(\picorv32/irq_mask [31]),
    .I1(\picorv32/instr_maskirq_7457 ),
    .I2(\picorv32/_n1445 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_350_OUT<31> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<31>1_8367 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>1  (
    .I0(\picorv32/irq_mask [16]),
    .I1(\picorv32/instr_maskirq_7457 ),
    .I2(\picorv32/_n1445 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_350_OUT<16> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>3_8369 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<5>  (
    .I0(\picorv32/_n1416<4>1_6066 ),
    .I1(\picorv32/reg_next_pc_5_7520 ),
    .I2(\picorv32/latched_branch_7514 ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<5> ),
    .I5(\picorv32/decoded_imm_uj [5]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<5>_6478 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<6>  (
    .I0(\picorv32/_n1416<4>1_6066 ),
    .I1(\picorv32/reg_next_pc_6_7521 ),
    .I2(\picorv32/latched_branch_7514 ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<6> ),
    .I5(\picorv32/decoded_imm_uj [6]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<6>_6476 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<7>  (
    .I0(\picorv32/_n1416<4>1_6066 ),
    .I1(\picorv32/reg_next_pc_7_7522 ),
    .I2(\picorv32/latched_branch_7514 ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<7> ),
    .I5(\picorv32/decoded_imm_uj [7]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<7>_6474 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<8>  (
    .I0(\picorv32/_n1416<4>1_6066 ),
    .I1(\picorv32/reg_next_pc_8_7523 ),
    .I2(\picorv32/latched_branch_7514 ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<8> ),
    .I5(\picorv32/decoded_imm_uj [8]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<8>_6472 )
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  \basesoc_slave_sel<1><30>1  (
    .I0(\basesoc_slave_sel<0><30>13_8002 ),
    .I1(\basesoc_slave_sel<0><30>12_8001 ),
    .I2(\basesoc_slave_sel<0><30>11_5865 ),
    .I3(\picorv32/mem_addr [24]),
    .I4(\picorv32/mem_addr [29]),
    .O(basesoc_slave_sel[1])
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<9>  (
    .I0(\picorv32/_n1416<4>1_6066 ),
    .I1(\picorv32/reg_next_pc_9_7524 ),
    .I2(\picorv32/latched_branch_7514 ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<9> ),
    .I5(\picorv32/decoded_imm_uj [9]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<9>_6470 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<10>  (
    .I0(\picorv32/_n1416<4>1_6066 ),
    .I1(\picorv32/reg_next_pc_10_7525 ),
    .I2(\picorv32/latched_branch_7514 ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<10> ),
    .I5(\picorv32/decoded_imm_uj [10]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<10>_6468 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<11>  (
    .I0(\picorv32/_n1416<4>1_6066 ),
    .I1(\picorv32/reg_next_pc_11_7526 ),
    .I2(\picorv32/latched_branch_7514 ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<11> ),
    .I5(\picorv32/decoded_imm_uj [11]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<11>_6466 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<12>  (
    .I0(\picorv32/_n1416<4>1_6066 ),
    .I1(\picorv32/reg_next_pc_12_7527 ),
    .I2(\picorv32/latched_branch_7514 ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<12> ),
    .I5(\picorv32/decoded_imm_uj [12]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<12>_6464 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<13>  (
    .I0(\picorv32/_n1416<4>1_6066 ),
    .I1(\picorv32/reg_next_pc_13_7528 ),
    .I2(\picorv32/latched_branch_7514 ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<13> ),
    .I5(\picorv32/decoded_imm_uj [13]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<13>_6462 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<14>  (
    .I0(\picorv32/_n1416<4>1_6066 ),
    .I1(\picorv32/reg_next_pc_14_7529 ),
    .I2(\picorv32/latched_branch_7514 ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<14> ),
    .I5(\picorv32/decoded_imm_uj [14]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<14>_6460 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<15>  (
    .I0(\picorv32/_n1416<4>1_6066 ),
    .I1(\picorv32/reg_next_pc_15_7530 ),
    .I2(\picorv32/latched_branch_7514 ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<15> ),
    .I5(\picorv32/decoded_imm_uj [15]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<15>_6458 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<16>  (
    .I0(\picorv32/_n1416<4>1_6066 ),
    .I1(\picorv32/reg_next_pc_16_7531 ),
    .I2(\picorv32/latched_branch_7514 ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<16> ),
    .I5(\picorv32/decoded_imm_uj [16]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<16>_6456 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<17>  (
    .I0(\picorv32/_n1416<4>1_6066 ),
    .I1(\picorv32/reg_next_pc_17_7532 ),
    .I2(\picorv32/latched_branch_7514 ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<17> ),
    .I5(\picorv32/decoded_imm_uj [17]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<17>_6454 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<18>  (
    .I0(\picorv32/_n1416<4>1_6066 ),
    .I1(\picorv32/reg_next_pc_18_7533 ),
    .I2(\picorv32/latched_branch_7514 ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<18> ),
    .I5(\picorv32/decoded_imm_uj [18]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<18>_6452 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT102  (
    .I0(_n11535),
    .I1(_n11528),
    .I2(dna_status[10]),
    .I3(_n11522),
    .I4(dna_status[18]),
    .I5(dna_status[26]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT102_7836 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT132  (
    .I0(_n11535),
    .I1(_n11528),
    .I2(dna_status[11]),
    .I3(_n11522),
    .I4(dna_status[19]),
    .I5(dna_status[27]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT131_8226 )
  );
  LUT4 #(
    .INIT ( 16'h1537 ))
  \picorv32/Mmux_mem_rdata_word1101  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op1_1_6492 ),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op1_0_6493 ),
    .O(\picorv32/Mmux_mem_rdata_word110 )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \basesoc_csrbankarray_csrbank6_sel<13>1  (
    .I0(\basesoc_interface_adr[12] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[9] ),
    .I4(\basesoc_interface_adr[11] ),
    .O(basesoc_csrbankarray_csrbank6_sel)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT22121  (
    .I0(dna_status[6]),
    .I1(basesoc_csrbankarray_csrbank6_reload1_re11_FRB_5730),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(dna_status[14]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT2212 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable1 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  basesoc_zero_clear1 (
    .I0(basesoc_interface_dat_w[0]),
    .I1(basesoc_zero_clear21_FRB_5711),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .I5(basesoc_interface_we_1271),
    .O(basesoc_zero_clear)
  );
  LUT6 #(
    .INIT ( 64'h1010001010000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT224  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(dna_status[22]),
    .I5(dna_status[30]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT224_7823 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<19>  (
    .I0(\picorv32/_n1416<4>1_6066 ),
    .I1(\picorv32/reg_next_pc_19_7534 ),
    .I2(\picorv32/latched_branch_7514 ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<19> ),
    .I5(\picorv32/decoded_imm_uj [19]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<19>_6450 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<20>  (
    .I0(\picorv32/_n1416<4>1_6066 ),
    .I1(\picorv32/reg_next_pc_20_7535 ),
    .I2(\picorv32/latched_branch_7514 ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<20> ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<20>_6448 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<21>  (
    .I0(\picorv32/_n1416<4>1_6066 ),
    .I1(\picorv32/reg_next_pc_21_7536 ),
    .I2(\picorv32/latched_branch_7514 ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<21> ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<21>_6446 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<22>  (
    .I0(\picorv32/_n1416<4>1_6066 ),
    .I1(\picorv32/reg_next_pc_22_7537 ),
    .I2(\picorv32/latched_branch_7514 ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<22> ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<22>_6444 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<23>  (
    .I0(\picorv32/_n1416<4>1_6066 ),
    .I1(\picorv32/reg_next_pc_23_7538 ),
    .I2(\picorv32/latched_branch_7514 ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<23> ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<23>_6442 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<24>  (
    .I0(\picorv32/_n1416<4>1_6066 ),
    .I1(\picorv32/reg_next_pc_24_7539 ),
    .I2(\picorv32/latched_branch_7514 ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<24> ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<24>_6440 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<25>  (
    .I0(\picorv32/_n1416<4>1_6066 ),
    .I1(\picorv32/reg_next_pc_25_7540 ),
    .I2(\picorv32/latched_branch_7514 ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<25> ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<25>_6438 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<26>  (
    .I0(\picorv32/_n1416<4>1_6066 ),
    .I1(\picorv32/reg_next_pc_26_7541 ),
    .I2(\picorv32/latched_branch_7514 ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<26> ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<26>_6436 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<27>  (
    .I0(\picorv32/_n1416<4>1_6066 ),
    .I1(\picorv32/reg_next_pc_27_7542 ),
    .I2(\picorv32/latched_branch_7514 ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<27> ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<27>_6434 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<28>  (
    .I0(\picorv32/_n1416<4>1_6066 ),
    .I1(\picorv32/reg_next_pc_28_7543 ),
    .I2(\picorv32/latched_branch_7514 ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<28> ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<28>_6432 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<29>  (
    .I0(\picorv32/_n1416<4>1_6066 ),
    .I1(\picorv32/reg_next_pc_29_7544 ),
    .I2(\picorv32/latched_branch_7514 ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<29> ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<29>_6430 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<30>  (
    .I0(\picorv32/_n1416<4>1_6066 ),
    .I1(\picorv32/reg_next_pc_30_7545 ),
    .I2(\picorv32/latched_branch_7514 ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<30> ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<30>_6428 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<31>  (
    .I0(\picorv32/_n1416<4>1_6066 ),
    .I1(\picorv32/reg_next_pc_31_7546 ),
    .I2(\picorv32/latched_branch_7514 ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<31> ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<31>_6426 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT136  (
    .I0(_n11555),
    .I1(_n11548),
    .I2(dna_status[35]),
    .I3(_n11541),
    .I4(dna_status[43]),
    .I5(dna_status[51]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT135_8229 )
  );
  LUT5 #(
    .INIT ( 32'h55955555 ))
  \Mcount_suart_tx_fifo_level0_lut<3>1  (
    .I0(suart_tx_fifo_level0[3]),
    .I1(basesoc_csrbankarray_csrbank7_sel),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .I3(suart_tx_trigger),
    .I4(basesoc_interface_we_1271),
    .O(Mcount_suart_tx_fifo_level0_lut[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine2_state_FSM_FFd3_4800),
    .I2(bankmachine2_state_FSM_FFd1_1283),
    .I3(basesoc_sdram_bankmachine2_trccon_ready_2296),
    .I4(bankmachine2_state_FSM_FFd2_4801),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine1_state_FSM_FFd3_4790),
    .I2(bankmachine1_state_FSM_FFd1_1281),
    .I3(basesoc_sdram_bankmachine1_trccon_ready_2291),
    .I4(bankmachine1_state_FSM_FFd2_4791),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine0_state_FSM_FFd3_4795),
    .I2(bankmachine0_state_FSM_FFd1_1279),
    .I3(basesoc_sdram_bankmachine0_trccon_ready_2286),
    .I4(bankmachine0_state_FSM_FFd2_4796),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine7_state_FSM_FFd3_4825),
    .I2(bankmachine7_state_FSM_FFd1_1293),
    .I3(basesoc_sdram_bankmachine7_trccon_ready_2321),
    .I4(bankmachine7_state_FSM_FFd2_4826),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine4_state_FSM_FFd3_4810),
    .I2(bankmachine4_state_FSM_FFd1_1287),
    .I3(basesoc_sdram_bankmachine4_trccon_ready_2306),
    .I4(bankmachine4_state_FSM_FFd2_4811),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine3_state_FSM_FFd3_4805),
    .I2(bankmachine3_state_FSM_FFd1_1285),
    .I3(basesoc_sdram_bankmachine3_trccon_ready_2301),
    .I4(bankmachine3_state_FSM_FFd2_4806),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine2_state_FSM_FFd3_4800),
    .I2(bankmachine2_state_FSM_FFd1_1283),
    .I3(basesoc_sdram_bankmachine2_trccon_ready_2296),
    .I4(bankmachine2_state_FSM_FFd2_4801),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine1_state_FSM_FFd3_4790),
    .I2(bankmachine1_state_FSM_FFd1_1281),
    .I3(basesoc_sdram_bankmachine1_trccon_ready_2291),
    .I4(bankmachine1_state_FSM_FFd2_4791),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine0_state_FSM_FFd3_4795),
    .I2(bankmachine0_state_FSM_FFd1_1279),
    .I3(basesoc_sdram_bankmachine0_trccon_ready_2286),
    .I4(bankmachine0_state_FSM_FFd2_4796),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine7_state_FSM_FFd3_4825),
    .I2(bankmachine7_state_FSM_FFd1_1293),
    .I3(basesoc_sdram_bankmachine7_trccon_ready_2321),
    .I4(bankmachine7_state_FSM_FFd2_4826),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine4_state_FSM_FFd3_4810),
    .I2(bankmachine4_state_FSM_FFd1_1287),
    .I3(basesoc_sdram_bankmachine4_trccon_ready_2306),
    .I4(bankmachine4_state_FSM_FFd2_4811),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine3_state_FSM_FFd3_4805),
    .I2(bankmachine3_state_FSM_FFd1_1285),
    .I3(basesoc_sdram_bankmachine3_trccon_ready_2301),
    .I4(bankmachine3_state_FSM_FFd2_4806),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine2_state_FSM_FFd3_4800),
    .I2(bankmachine2_state_FSM_FFd1_1283),
    .I3(basesoc_sdram_bankmachine2_trccon_ready_2296),
    .I4(bankmachine2_state_FSM_FFd2_4801),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine1_state_FSM_FFd3_4790),
    .I2(bankmachine1_state_FSM_FFd1_1281),
    .I3(basesoc_sdram_bankmachine1_trccon_ready_2291),
    .I4(bankmachine1_state_FSM_FFd2_4791),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine0_state_FSM_FFd3_4795),
    .I2(bankmachine0_state_FSM_FFd1_1279),
    .I3(basesoc_sdram_bankmachine0_trccon_ready_2286),
    .I4(bankmachine0_state_FSM_FFd2_4796),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine7_state_FSM_FFd3_4825),
    .I2(bankmachine7_state_FSM_FFd1_1293),
    .I3(basesoc_sdram_bankmachine7_trccon_ready_2321),
    .I4(bankmachine7_state_FSM_FFd2_4826),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine4_state_FSM_FFd3_4810),
    .I2(bankmachine4_state_FSM_FFd1_1287),
    .I3(basesoc_sdram_bankmachine4_trccon_ready_2306),
    .I4(bankmachine4_state_FSM_FFd2_4811),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine3_state_FSM_FFd3_4805),
    .I2(bankmachine3_state_FSM_FFd1_1285),
    .I3(basesoc_sdram_bankmachine3_trccon_ready_2301),
    .I4(bankmachine3_state_FSM_FFd2_4806),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine2_state_FSM_FFd3_4800),
    .I2(bankmachine2_state_FSM_FFd1_1283),
    .I3(basesoc_sdram_bankmachine2_trccon_ready_2296),
    .I4(bankmachine2_state_FSM_FFd2_4801),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine1_state_FSM_FFd3_4790),
    .I2(bankmachine1_state_FSM_FFd1_1281),
    .I3(basesoc_sdram_bankmachine1_trccon_ready_2291),
    .I4(bankmachine1_state_FSM_FFd2_4791),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine0_state_FSM_FFd3_4795),
    .I2(bankmachine0_state_FSM_FFd1_1279),
    .I3(basesoc_sdram_bankmachine0_trccon_ready_2286),
    .I4(bankmachine0_state_FSM_FFd2_4796),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine7_state_FSM_FFd3_4825),
    .I2(bankmachine7_state_FSM_FFd1_1293),
    .I3(basesoc_sdram_bankmachine7_trccon_ready_2321),
    .I4(bankmachine7_state_FSM_FFd2_4826),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine4_state_FSM_FFd3_4810),
    .I2(bankmachine4_state_FSM_FFd1_1287),
    .I3(basesoc_sdram_bankmachine4_trccon_ready_2306),
    .I4(bankmachine4_state_FSM_FFd2_4811),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine3_state_FSM_FFd3_4805),
    .I2(bankmachine3_state_FSM_FFd1_1285),
    .I3(basesoc_sdram_bankmachine3_trccon_ready_2301),
    .I4(bankmachine3_state_FSM_FFd2_4806),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine2_state_FSM_FFd3_4800),
    .I2(bankmachine2_state_FSM_FFd1_1283),
    .I3(basesoc_sdram_bankmachine2_trccon_ready_2296),
    .I4(bankmachine2_state_FSM_FFd2_4801),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine1_state_FSM_FFd3_4790),
    .I2(bankmachine1_state_FSM_FFd1_1281),
    .I3(basesoc_sdram_bankmachine1_trccon_ready_2291),
    .I4(bankmachine1_state_FSM_FFd2_4791),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine0_state_FSM_FFd3_4795),
    .I2(bankmachine0_state_FSM_FFd1_1279),
    .I3(basesoc_sdram_bankmachine0_trccon_ready_2286),
    .I4(bankmachine0_state_FSM_FFd2_4796),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine7_state_FSM_FFd3_4825),
    .I2(bankmachine7_state_FSM_FFd1_1293),
    .I3(basesoc_sdram_bankmachine7_trccon_ready_2321),
    .I4(bankmachine7_state_FSM_FFd2_4826),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine4_state_FSM_FFd3_4810),
    .I2(bankmachine4_state_FSM_FFd1_1287),
    .I3(basesoc_sdram_bankmachine4_trccon_ready_2306),
    .I4(bankmachine4_state_FSM_FFd2_4811),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine3_state_FSM_FFd3_4805),
    .I2(bankmachine3_state_FSM_FFd1_1285),
    .I3(basesoc_sdram_bankmachine3_trccon_ready_2301),
    .I4(bankmachine3_state_FSM_FFd2_4806),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine2_state_FSM_FFd3_4800),
    .I2(bankmachine2_state_FSM_FFd1_1283),
    .I3(basesoc_sdram_bankmachine2_trccon_ready_2296),
    .I4(bankmachine2_state_FSM_FFd2_4801),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine1_state_FSM_FFd3_4790),
    .I2(bankmachine1_state_FSM_FFd1_1281),
    .I3(basesoc_sdram_bankmachine1_trccon_ready_2291),
    .I4(bankmachine1_state_FSM_FFd2_4791),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine0_state_FSM_FFd3_4795),
    .I2(bankmachine0_state_FSM_FFd1_1279),
    .I3(basesoc_sdram_bankmachine0_trccon_ready_2286),
    .I4(bankmachine0_state_FSM_FFd2_4796),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine7_state_FSM_FFd3_4825),
    .I2(bankmachine7_state_FSM_FFd1_1293),
    .I3(basesoc_sdram_bankmachine7_trccon_ready_2321),
    .I4(bankmachine7_state_FSM_FFd2_4826),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine4_state_FSM_FFd3_4810),
    .I2(bankmachine4_state_FSM_FFd1_1287),
    .I3(basesoc_sdram_bankmachine4_trccon_ready_2306),
    .I4(bankmachine4_state_FSM_FFd2_4811),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine3_state_FSM_FFd3_4805),
    .I2(bankmachine3_state_FSM_FFd1_1285),
    .I3(basesoc_sdram_bankmachine3_trccon_ready_2301),
    .I4(bankmachine3_state_FSM_FFd2_4806),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine2_state_FSM_FFd3_4800),
    .I2(bankmachine2_state_FSM_FFd1_1283),
    .I3(basesoc_sdram_bankmachine2_trccon_ready_2296),
    .I4(bankmachine2_state_FSM_FFd2_4801),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine1_state_FSM_FFd3_4790),
    .I2(bankmachine1_state_FSM_FFd1_1281),
    .I3(basesoc_sdram_bankmachine1_trccon_ready_2291),
    .I4(bankmachine1_state_FSM_FFd2_4791),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine0_state_FSM_FFd3_4795),
    .I2(bankmachine0_state_FSM_FFd1_1279),
    .I3(basesoc_sdram_bankmachine0_trccon_ready_2286),
    .I4(bankmachine0_state_FSM_FFd2_4796),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine7_state_FSM_FFd3_4825),
    .I2(bankmachine7_state_FSM_FFd1_1293),
    .I3(basesoc_sdram_bankmachine7_trccon_ready_2321),
    .I4(bankmachine7_state_FSM_FFd2_4826),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine4_state_FSM_FFd3_4810),
    .I2(bankmachine4_state_FSM_FFd1_1287),
    .I3(basesoc_sdram_bankmachine4_trccon_ready_2306),
    .I4(bankmachine4_state_FSM_FFd2_4811),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine3_state_FSM_FFd3_4805),
    .I2(bankmachine3_state_FSM_FFd1_1285),
    .I3(basesoc_sdram_bankmachine3_trccon_ready_2301),
    .I4(bankmachine3_state_FSM_FFd2_4806),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[9])
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re1 (
    .I0(basesoc_interface_we_1271),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_csrbankarray_csrbank3_sel),
    .I4(\basesoc_interface_adr[2] ),
    .O(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF11110100 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT194  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[5] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT193_7831 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \picorv32/_n1284_inv_SW0  (
    .I0(\picorv32/mem_do_prefetch_7398 ),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/mem_do_wdata_7505 ),
    .I3(\picorv32/mem_do_rdata_7506 ),
    .O(N124)
  );
  LUT4 #(
    .INIT ( 16'hAA59 ))
  _n10653_inv1 (
    .I0(suart_rx_fifo_wrport_we),
    .I1(suart_rx_fifo_readable_2279),
    .I2(suart_rx_clear),
    .I3(n0197),
    .O(_n10653_inv)
  );
  LUT3 #(
    .INIT ( 8'h51 ))
  suart_rx_fifo_do_read1 (
    .I0(n0197),
    .I1(suart_rx_fifo_readable_2279),
    .I2(suart_rx_clear),
    .O(suart_rx_fifo_do_read)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \picorv32/_n1221_inv1  (
    .I0(\picorv32/trap_7579 ),
    .I1(sys_rst_INV_494_o_3260),
    .I2(\picorv32/mem_state [1]),
    .I3(\picorv32/mem_do_wdata_7505 ),
    .I4(\picorv32/mem_state [0]),
    .O(\picorv32/_n1221_inv )
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  basesoc_csrbankarray_csrbank6_reload1_re2 (
    .I0(basesoc_csrbankarray_csrbank6_reload1_re11_FRB_5730),
    .I1(basesoc_interface_we_1271),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_csrbankarray_csrbank6_sel),
    .I4(\basesoc_interface_adr[4] ),
    .O(basesoc_csrbankarray_csrbank6_reload1_re)
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  basesoc_csrbankarray_csrbank6_reload2_re1 (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1011 ),
    .I1(basesoc_csrbankarray_csrbank6_sel),
    .I2(basesoc_interface_we_1271),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .O(basesoc_csrbankarray_csrbank6_reload2_re)
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  basesoc_csrbankarray_csrbank6_load0_re1 (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1011 ),
    .I1(basesoc_interface_we_1271),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_csrbankarray_csrbank6_sel),
    .I4(\basesoc_interface_adr[2] ),
    .O(basesoc_csrbankarray_csrbank6_load0_re)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  basesoc_csrbankarray_csrbank6_load1_re1 (
    .I0(basesoc_interface_we_1271),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(basesoc_csrbankarray_csrbank6_sel),
    .I4(basesoc_csrbankarray_csrbank6_reload1_re11_FRB_5730),
    .O(basesoc_csrbankarray_csrbank6_load1_re)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  basesoc_csrbankarray_csrbank6_load2_re1 (
    .I0(basesoc_interface_we_1271),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_csrbankarray_csrbank6_sel),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1011 ),
    .O(basesoc_csrbankarray_csrbank6_load2_re)
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  basesoc_update_value_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(basesoc_csrbankarray_csrbank6_sel),
    .I2(basesoc_interface_we_1271),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT211 ),
    .I4(\basesoc_interface_adr[4] ),
    .O(basesoc_update_value_re)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  basesoc_csrbankarray_csrbank6_reload0_re1 (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1011 ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_csrbankarray_csrbank6_sel),
    .I4(basesoc_interface_we_1271),
    .O(basesoc_csrbankarray_csrbank6_reload0_re)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  basesoc_csrbankarray_csrbank6_load3_re1 (
    .I0(basesoc_interface_we_1271),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(basesoc_csrbankarray_csrbank6_sel),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(basesoc_csrbankarray_csrbank6_load3_re)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  basesoc_csrbankarray_csrbank6_reload3_re1 (
    .I0(basesoc_interface_we_1271),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(basesoc_csrbankarray_csrbank6_sel),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT13122 ),
    .O(basesoc_csrbankarray_csrbank6_reload3_re)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1724_OUT11  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I2(rhs_array_muxed47),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_dqi[0]),
    .I5(spiflash_sr[0]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1724_OUT21  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I2(rhs_array_muxed47),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_dqi[1]),
    .I5(spiflash_sr[1]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1724_OUT31  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I2(rhs_array_muxed47),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_dqi[2]),
    .I5(spiflash_sr[2]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1724_OUT41  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I2(rhs_array_muxed47),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_dqi[3]),
    .I5(spiflash_sr[3]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1724_OUT51  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I2(rhs_array_muxed47),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_sr[0]),
    .I5(spiflash_sr[4]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1724_OUT61  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I2(rhs_array_muxed47),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_sr[1]),
    .I5(spiflash_sr[5]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1724_OUT71  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I2(rhs_array_muxed47),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_sr[2]),
    .I5(spiflash_sr[6]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1724_OUT81  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I2(rhs_array_muxed47),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_sr[3]),
    .I5(spiflash_sr[7]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_sdram_generator_counter[5]_GND_1_o_equal_1750_o<5>1  (
    .I0(basesoc_sdram_generator_counter[1]),
    .I1(basesoc_sdram_generator_counter[5]),
    .I2(basesoc_sdram_generator_counter[0]),
    .I3(basesoc_sdram_generator_counter[2]),
    .I4(basesoc_sdram_generator_counter[3]),
    .I5(basesoc_sdram_generator_counter[4]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1750_o )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_max_time1_inv1 (
    .I0(basesoc_sdram_time1[3]),
    .I1(basesoc_sdram_time1[2]),
    .I2(basesoc_sdram_time1[1]),
    .I3(basesoc_sdram_time1[0]),
    .O(basesoc_sdram_max_time1_inv)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine6_state_FSM_FFd3_4820),
    .I2(bankmachine6_state_FSM_FFd1_1291),
    .I3(basesoc_sdram_bankmachine6_trccon_ready_2316),
    .I4(bankmachine6_state_FSM_FFd2_4821),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine5_state_FSM_FFd3_4815),
    .I2(bankmachine5_state_FSM_FFd1_1289),
    .I3(basesoc_sdram_bankmachine5_trccon_ready_2311),
    .I4(bankmachine5_state_FSM_FFd2_4816),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine6_state_FSM_FFd3_4820),
    .I2(bankmachine6_state_FSM_FFd1_1291),
    .I3(basesoc_sdram_bankmachine6_trccon_ready_2316),
    .I4(bankmachine6_state_FSM_FFd2_4821),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine5_state_FSM_FFd3_4815),
    .I2(bankmachine5_state_FSM_FFd1_1289),
    .I3(basesoc_sdram_bankmachine5_trccon_ready_2311),
    .I4(bankmachine5_state_FSM_FFd2_4816),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine6_state_FSM_FFd3_4820),
    .I2(bankmachine6_state_FSM_FFd1_1291),
    .I3(basesoc_sdram_bankmachine6_trccon_ready_2316),
    .I4(bankmachine6_state_FSM_FFd2_4821),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine5_state_FSM_FFd3_4815),
    .I2(bankmachine5_state_FSM_FFd1_1289),
    .I3(basesoc_sdram_bankmachine5_trccon_ready_2311),
    .I4(bankmachine5_state_FSM_FFd2_4816),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine6_state_FSM_FFd3_4820),
    .I2(bankmachine6_state_FSM_FFd1_1291),
    .I3(basesoc_sdram_bankmachine6_trccon_ready_2316),
    .I4(bankmachine6_state_FSM_FFd2_4821),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine5_state_FSM_FFd3_4815),
    .I2(bankmachine5_state_FSM_FFd1_1289),
    .I3(basesoc_sdram_bankmachine5_trccon_ready_2311),
    .I4(bankmachine5_state_FSM_FFd2_4816),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine6_state_FSM_FFd3_4820),
    .I2(bankmachine6_state_FSM_FFd1_1291),
    .I3(basesoc_sdram_bankmachine6_trccon_ready_2316),
    .I4(bankmachine6_state_FSM_FFd2_4821),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine5_state_FSM_FFd3_4815),
    .I2(bankmachine5_state_FSM_FFd1_1289),
    .I3(basesoc_sdram_bankmachine5_trccon_ready_2311),
    .I4(bankmachine5_state_FSM_FFd2_4816),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine6_state_FSM_FFd3_4820),
    .I2(bankmachine6_state_FSM_FFd1_1291),
    .I3(basesoc_sdram_bankmachine6_trccon_ready_2316),
    .I4(bankmachine6_state_FSM_FFd2_4821),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine5_state_FSM_FFd3_4815),
    .I2(bankmachine5_state_FSM_FFd1_1289),
    .I3(basesoc_sdram_bankmachine5_trccon_ready_2311),
    .I4(bankmachine5_state_FSM_FFd2_4816),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine6_state_FSM_FFd3_4820),
    .I2(bankmachine6_state_FSM_FFd1_1291),
    .I3(basesoc_sdram_bankmachine6_trccon_ready_2316),
    .I4(bankmachine6_state_FSM_FFd2_4821),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine5_state_FSM_FFd3_4815),
    .I2(bankmachine5_state_FSM_FFd1_1289),
    .I3(basesoc_sdram_bankmachine5_trccon_ready_2311),
    .I4(bankmachine5_state_FSM_FFd2_4816),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  Mmux_GND_1_o_GND_1_o_MUX_738_o111 (
    .I0(suart_tx_bitcount[1]),
    .I1(suart_tx_bitcount[3]),
    .I2(suart_tx_bitcount[2]),
    .I3(suart_uart_clk_txen_941),
    .I4(suart_tx_busy_2273),
    .I5(suart_tx_bitcount[0]),
    .O(Mmux_GND_1_o_GND_1_o_MUX_738_o11)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAAB ))
  \picorv32/cpu_state_FSM_FFd2-In41  (
    .I0(\picorv32/is_lui_auipc_jal_7654 ),
    .I1(\picorv32/is_lb_lh_lw_lbu_lhu_7284 ),
    .I2(\picorv32/instr_getq_7459 ),
    .I3(\picorv32/instr_setq_7458 ),
    .I4(\picorv32/instr_retirq_7502 ),
    .I5(\picorv32/instr_maskirq_7457 ),
    .O(\picorv32/cpu_state_FSM_FFd2-In41_8327 )
  );
  LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  \Mcount_basesoc_sdram_timer_count_lut<1>  (
    .I0(basesoc_sdram_timer_count[1]),
    .I1(basesoc_sdram_timer_count[0]),
    .I2(basesoc_sdram_timer_count[2]),
    .I3(basesoc_sdram_timer_count[3]),
    .I4(basesoc_sdram_timer_count[7]),
    .I5(N2810),
    .O(Mcount_basesoc_sdram_timer_count_lut[1])
  );
  LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  \Mcount_basesoc_sdram_timer_count_lut<2>  (
    .I0(basesoc_sdram_timer_count[2]),
    .I1(basesoc_sdram_timer_count[0]),
    .I2(basesoc_sdram_timer_count[1]),
    .I3(basesoc_sdram_timer_count[3]),
    .I4(basesoc_sdram_timer_count[7]),
    .I5(N2810),
    .O(Mcount_basesoc_sdram_timer_count_lut[2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00020000 ))
  \picorv32/resetn_01  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(N116),
    .I5(sys_rst),
    .O(\picorv32/resetn_0 )
  );
  LUT3 #(
    .INIT ( 8'h51 ))
  suart_tx_fifo_do_read1 (
    .I0(n0176),
    .I1(suart_tx_fifo_readable_2278),
    .I2(suart_sink_ready_910),
    .O(suart_tx_fifo_do_read)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \Mmux_basesoc_data_port_dat_w<0>1131  (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(cache_state_FSM_FFd1_1314),
    .I2(litedramwishbone2native_state_FSM_FFd2_2906),
    .I3(new_master_rdata_valid4_1187),
    .O(\Mmux_basesoc_data_port_dat_w<0>113 )
  );
  LUT5 #(
    .INIT ( 32'h0777FFFF ))
  \Mmux_basesoc_data_port_dat_w<0>1111  (
    .I0(litedramwishbone2native_state_FSM_FFd1_1315),
    .I1(new_master_wdata_ready1_1185),
    .I2(litedramwishbone2native_state_FSM_FFd2_2906),
    .I3(new_master_rdata_valid4_1187),
    .I4(cache_state_FSM_FFd1_1314),
    .O(\Mmux_basesoc_data_port_dat_w<0>111_5855 )
  );
  LUT5 #(
    .INIT ( 32'hAA808080 ))
  litedramwishbone2native_state_basesoc_write_from_slave1 (
    .I0(cache_state_FSM_FFd1_1314),
    .I1(litedramwishbone2native_state_FSM_FFd1_1315),
    .I2(new_master_wdata_ready1_1185),
    .I3(litedramwishbone2native_state_FSM_FFd2_2906),
    .I4(new_master_rdata_valid4_1187),
    .O(basesoc_write_from_slave)
  );
  LUT5 #(
    .INIT ( 32'hC68A9982 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT131  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT13 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF1110BBBA1110 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT251  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\basesoc_interface_adr[4] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT25 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  basesoc_zero_trigger1 (
    .I0(basesoc_zero_trigger_INV_290_o_12[31]),
    .I1(\basesoc_zero_trigger_INV_290_o<31>1_7771 ),
    .I2(\basesoc_zero_trigger_INV_290_o<31>2_7772 ),
    .I3(\basesoc_zero_trigger_INV_290_o<31>3_7773 ),
    .I4(\basesoc_zero_trigger_INV_290_o<31>4_7774 ),
    .I5(\basesoc_zero_trigger_INV_290_o<31>5_7775 ),
    .O(basesoc_zero_trigger)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000100 ))
  \basesoc_sdram_generator_counter[5]_GND_1_o_equal_1751_o<5>1  (
    .I0(basesoc_sdram_generator_counter[5]),
    .I1(basesoc_sdram_generator_counter[0]),
    .I2(basesoc_sdram_generator_counter[2]),
    .I3(basesoc_sdram_generator_counter[1]),
    .I4(basesoc_sdram_generator_counter[3]),
    .I5(basesoc_sdram_generator_counter[4]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1751_o )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>41  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/latched_is_lu_7513 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(\picorv32/mem_wordsize [0]),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>4 )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re1 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(basesoc_csrbankarray_csrbank6_reload1_re11_FRB_5730),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I4(basesoc_interface_we_1271),
    .I5(\basesoc_interface_adr[2] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re1 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I4(basesoc_interface_we_1271),
    .I5(basesoc_zero_clear21_FRB_5711),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re1 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I4(basesoc_interface_we_1271),
    .I5(basesoc_zero_clear21_FRB_5711),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I4(basesoc_interface_we_1271),
    .I5(basesoc_zero_clear21_FRB_5711),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re1 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_csrbankarray_csrbank6_reload1_re11_FRB_5730),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I5(basesoc_interface_we_1271),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re)
  );
  LUT6 #(
    .INIT ( 64'h2222222222202222 ))
  _n10598_inv1 (
    .I0(opsis_i2c_scl_i_1454),
    .I1(opsis_i2c_scl_r_908),
    .I2(opsis_i2c_counter[2]),
    .I3(opsis_i2c_counter[0]),
    .I4(opsis_i2c_counter[3]),
    .I5(opsis_i2c_counter[1]),
    .O(_n10598_inv)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \picorv32/_n1347_inv1  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I3(\picorv32/instr_maskirq_7457 ),
    .O(\picorv32/_n1347_inv )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mmux_basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT31  (
    .I0(basesoc_sdram_generator_counter[2]),
    .I1(basesoc_sdram_generator_counter[0]),
    .I2(basesoc_sdram_generator_counter[1]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \Mmux_basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT41  (
    .I0(basesoc_sdram_generator_counter[0]),
    .I1(basesoc_sdram_generator_counter[3]),
    .I2(basesoc_sdram_generator_counter[1]),
    .I3(basesoc_sdram_generator_counter[2]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h02202020 ))
  \Mmux_opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT31  (
    .I0(opsis_i2c_scl_i_1454),
    .I1(opsis_i2c_scl_r_908),
    .I2(opsis_i2c_counter[2]),
    .I3(opsis_i2c_counter[0]),
    .I4(opsis_i2c_counter[1]),
    .O(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h6666666266666666 ))
  \Mmux_basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT21  (
    .I0(basesoc_sdram_generator_counter[0]),
    .I1(basesoc_sdram_generator_counter[1]),
    .I2(basesoc_sdram_generator_counter[2]),
    .I3(basesoc_sdram_generator_counter[3]),
    .I4(basesoc_sdram_generator_counter[4]),
    .I5(basesoc_sdram_generator_counter[5]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h1010101010001010 ))
  \Mmux_opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT11  (
    .I0(opsis_i2c_counter[0]),
    .I1(opsis_i2c_scl_r_908),
    .I2(opsis_i2c_scl_i_1454),
    .I3(opsis_i2c_counter[1]),
    .I4(opsis_i2c_counter[3]),
    .I5(opsis_i2c_counter[2]),
    .O(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'h5173 ))
  \picorv32/Mmux_mem_la_wstrb21  (
    .I0(\picorv32/reg_op1_1_6492 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_0_6493 ),
    .I3(\picorv32/mem_wordsize [0]),
    .O(\picorv32/mem_la_wstrb [1])
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \basesoc_csrbankarray_sel<13>1  (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[9] ),
    .I3(\basesoc_interface_adr[13] ),
    .I4(\basesoc_interface_adr[11] ),
    .O(basesoc_csrbankarray_sel)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable1 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable1 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable)
  );
  LUT4 #(
    .INIT ( 16'h5455 ))
  \Mcount_suart_tx_bitcount_xor<0>11  (
    .I0(suart_tx_bitcount[0]),
    .I1(suart_tx_busy_2273),
    .I2(suart_sink_ready_910),
    .I3(suart_tx_fifo_readable_2278),
    .O(Mcount_suart_tx_bitcount)
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT11  (
    .I0(suart_tx_reg[1]),
    .I1(suart_tx_busy_2273),
    .I2(suart_tx_fifo_readable_2278),
    .I3(suart_sink_ready_910),
    .I4(memdat_1[0]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT21  (
    .I0(suart_tx_reg[2]),
    .I1(suart_tx_busy_2273),
    .I2(suart_tx_fifo_readable_2278),
    .I3(suart_sink_ready_910),
    .I4(memdat_1[1]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT31  (
    .I0(suart_tx_reg[3]),
    .I1(suart_tx_busy_2273),
    .I2(suart_tx_fifo_readable_2278),
    .I3(suart_sink_ready_910),
    .I4(memdat_1[2]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT41  (
    .I0(suart_tx_reg[4]),
    .I1(suart_tx_busy_2273),
    .I2(suart_tx_fifo_readable_2278),
    .I3(suart_sink_ready_910),
    .I4(memdat_1[3]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT51  (
    .I0(suart_tx_reg[5]),
    .I1(suart_tx_busy_2273),
    .I2(suart_tx_fifo_readable_2278),
    .I3(suart_sink_ready_910),
    .I4(memdat_1[4]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT61  (
    .I0(suart_tx_reg[6]),
    .I1(suart_tx_busy_2273),
    .I2(suart_tx_fifo_readable_2278),
    .I3(suart_sink_ready_910),
    .I4(memdat_1[5]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT71  (
    .I0(suart_tx_reg[7]),
    .I1(suart_tx_busy_2273),
    .I2(suart_tx_fifo_readable_2278),
    .I3(suart_sink_ready_910),
    .I4(memdat_1[6]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT81  (
    .I0(suart_sink_ready_910),
    .I1(suart_tx_fifo_readable_2278),
    .I2(suart_tx_busy_2273),
    .I3(memdat_1[7]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'h00EFEF00 ))
  \Mcount_suart_tx_bitcount_xor<1>11  (
    .I0(suart_sink_ready_910),
    .I1(suart_tx_busy_2273),
    .I2(suart_tx_fifo_readable_2278),
    .I3(suart_tx_bitcount[0]),
    .I4(suart_tx_bitcount[1]),
    .O(Mcount_suart_tx_bitcount1)
  );
  LUT6 #(
    .INIT ( 64'h00EFEF00EF00EF00 ))
  \Mcount_suart_tx_bitcount_xor<2>11  (
    .I0(suart_sink_ready_910),
    .I1(suart_tx_busy_2273),
    .I2(suart_tx_fifo_readable_2278),
    .I3(suart_tx_bitcount[2]),
    .I4(suart_tx_bitcount[0]),
    .I5(suart_tx_bitcount[1]),
    .O(Mcount_suart_tx_bitcount2)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1112_o1  (
    .I0(\picorv32/is_lb_lh_lw_lbu_lhu_7284 ),
    .I1(\picorv32/mem_rdata_q [14]),
    .I2(\picorv32/mem_rdata_q [13]),
    .I3(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1112_o )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1111_o1  (
    .I0(\picorv32/mem_rdata_q [13]),
    .I1(\picorv32/is_lb_lh_lw_lbu_lhu_7284 ),
    .I2(\picorv32/mem_rdata_q [12]),
    .I3(\picorv32/mem_rdata_q [14]),
    .O(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1111_o )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1110_o1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/is_lb_lh_lw_lbu_lhu_7284 ),
    .I2(\picorv32/mem_rdata_q [12]),
    .I3(\picorv32/mem_rdata_q [13]),
    .O(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1110_o )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1109_o1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/is_lb_lh_lw_lbu_lhu_7284 ),
    .I2(\picorv32/mem_rdata_q [13]),
    .I3(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1109_o )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1108_o1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [12]),
    .I3(\picorv32/is_lb_lh_lw_lbu_lhu_7284 ),
    .O(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1108_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<0>1  (
    .I0(\picorv32/mem_rdata_q [20]),
    .I1(\picorv32/is_lb_lh_lw_lbu_lhu_7284 ),
    .I2(\picorv32/is_alu_reg_imm_7283 ),
    .I3(\picorv32/instr_jalr_7285 ),
    .I4(\picorv32/mem_rdata_q [7]),
    .I5(\picorv32/is_sb_sh_sw_7500 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_1115_o1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/is_sb_sh_sw_7500 ),
    .I2(\picorv32/mem_rdata_q [12]),
    .I3(\picorv32/mem_rdata_q [13]),
    .O(\picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_1115_o )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_1114_o1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/is_sb_sh_sw_7500 ),
    .I2(\picorv32/mem_rdata_q [13]),
    .I3(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_1114_o )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_1113_o1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [12]),
    .I3(\picorv32/is_sb_sh_sw_7500 ),
    .O(\picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_1113_o )
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  basesoc_bus_wishbone_ack_rstpot (
    .I0(basesoc_counter[1]),
    .I1(basesoc_bus_wishbone_ack_1364),
    .I2(basesoc_counter[0]),
    .O(basesoc_bus_wishbone_ack_rstpot_8818)
  );
  LUT6 #(
    .INIT ( 64'hAFBCAFAF00130000 ))
  _n10762_inv1 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\n0865<3>1 ),
    .I3(basesoc_sdram_bankmachine5_req_lock),
    .I4(litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .O(_n10762_inv)
  );
  LUT6 #(
    .INIT ( 64'h555595550000C000 ))
  _n10798_inv1 (
    .I0(n1041),
    .I1(_n6525[0]),
    .I2(litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we11),
    .I3(basesoc_port_cmd_ready2_5883),
    .I4(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .O(_n10798_inv)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read)
  );
  LUT6 #(
    .INIT ( 64'h555595550000C000 ))
  _n10816_inv1 (
    .I0(n1128),
    .I1(_n6525[0]),
    .I2(basesoc_port_cmd_ready131),
    .I3(basesoc_port_cmd_ready2_5883),
    .I4(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .O(_n10816_inv)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read)
  );
  LUT4 #(
    .INIT ( 16'h95C0 ))
  _n10726_inv1 (
    .I0(n0693),
    .I1(basesoc_port_cmd_ready2_5883),
    .I2(basesoc_port_cmd_ready14_5876),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(_n10726_inv)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read)
  );
  LUT4 #(
    .INIT ( 16'h93A0 ))
  _n10690_inv1 (
    .I0(litedramwishbone2native_state_FSM_FFd3_2907),
    .I1(n0518),
    .I2(basesoc_port_cmd_ready4),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(_n10690_inv)
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd5-In11  (
    .I0(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd2_1312),
    .I3(multiplexer_state_FSM_FFd3_1313),
    .I4(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine4_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_6015 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In11  (
    .I0(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd2_1312),
    .I3(multiplexer_state_FSM_FFd3_1313),
    .I4(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine0_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6011 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd3-In11  (
    .I0(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd2_1312),
    .I3(multiplexer_state_FSM_FFd3_1313),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine2_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_6010 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In21  (
    .I0(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd2_1312),
    .I3(multiplexer_state_FSM_FFd3_1313),
    .I4(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine7_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6012 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd7-In211  (
    .I0(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd2_1312),
    .I3(multiplexer_state_FSM_FFd3_1313),
    .I4(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine3_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd6-In1111  (
    .I0(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd2_1312),
    .I3(multiplexer_state_FSM_FFd3_1313),
    .I4(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine1_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF2F222022 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In3  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd2-In11_5986 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_6010 ),
    .I2(_n7032),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1305),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd2-In3_7851 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1295),
    .I1(basesoc_sdram_cmd_valid_mmx_out),
    .I2(bankmachine0_state_FSM_FFd1_1279),
    .I3(bankmachine0_state_FSM_FFd2_4796),
    .I4(bankmachine0_state_FSM_FFd3_4795),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas3 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1301),
    .I1(basesoc_sdram_cmd_valid_mmx_out6),
    .I2(bankmachine6_state_FSM_FFd1_1291),
    .I3(bankmachine6_state_FSM_FFd2_4821),
    .I4(bankmachine6_state_FSM_FFd3_4820),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas2_8047)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas5 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1299),
    .I1(basesoc_sdram_cmd_valid_mmx_out4),
    .I2(bankmachine4_state_FSM_FFd1_1287),
    .I3(bankmachine4_state_FSM_FFd2_4811),
    .I4(bankmachine4_state_FSM_FFd3_4810),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas4_8049)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas7 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1297),
    .I1(basesoc_sdram_cmd_valid_mmx_out2),
    .I2(bankmachine2_state_FSM_FFd1_1283),
    .I3(bankmachine2_state_FSM_FFd2_4801),
    .I4(bankmachine2_state_FSM_FFd3_4800),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas6_8051)
  );
  LUT6 #(
    .INIT ( 64'h2022AAAA7577FFFF ))
  array_muxed10_INV_392_o_SW0 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(refresher_state_FSM_FFd2_1277),
    .I2(basesoc_sdram_generator_done_1142),
    .I3(refresher_state_FSM_FFd1_1278),
    .I4(basesoc_sdram_cmd_payload_cas_1140),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o),
    .O(N64)
  );
  LUT6 #(
    .INIT ( 64'h2022AAAA7577FFFF ))
  array_muxed11_INV_393_o_SW0 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(refresher_state_FSM_FFd2_1277),
    .I2(basesoc_sdram_generator_done_1142),
    .I3(refresher_state_FSM_FFd1_1278),
    .I4(basesoc_sdram_cmd_payload_ras_1261),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o),
    .O(N66)
  );
  LUT6 #(
    .INIT ( 64'h2022AAAA7577FFFF ))
  array_muxed12_INV_394_o_SW0 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(refresher_state_FSM_FFd2_1277),
    .I2(basesoc_sdram_generator_done_1142),
    .I3(refresher_state_FSM_FFd1_1278),
    .I4(basesoc_sdram_cmd_payload_we_1141),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o),
    .O(N68)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF15BF ))
  array_muxed19_INV_397_o1 (
    .I0(multiplexer_state_FSM_FFd3_1313),
    .I1(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .I2(basesoc_sdram_choose_cmd_cmd_payload_we),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o),
    .I4(multiplexer_state_FSM_FFd2_1312),
    .I5(multiplexer_state_FSM_FFd1_1311),
    .O(array_muxed19_INV_397_o)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF15BF ))
  array_muxed17_INV_395_o1 (
    .I0(multiplexer_state_FSM_FFd3_1313),
    .I1(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .I2(basesoc_sdram_choose_cmd_cmd_payload_cas),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o),
    .I4(multiplexer_state_FSM_FFd2_1312),
    .I5(multiplexer_state_FSM_FFd1_1311),
    .O(array_muxed17_INV_395_o)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF15BF ))
  array_muxed18_INV_396_o1 (
    .I0(multiplexer_state_FSM_FFd3_1313),
    .I1(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .I2(basesoc_sdram_choose_cmd_cmd_payload_ras),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o),
    .I4(multiplexer_state_FSM_FFd2_1312),
    .I5(multiplexer_state_FSM_FFd1_1311),
    .O(array_muxed18_INV_396_o)
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd7-In11  (
    .I0(basesoc_sdram_bankmachine6_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd2_1312),
    .I3(multiplexer_state_FSM_FFd3_1313),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine6_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6013 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF2F222022 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd8-In3  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd8-In11_5995 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6011 ),
    .I2(_n7032),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1303),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd8-In2_8184 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd8-In )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF2F222022 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd4-In4  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd6-In11 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_6015 ),
    .I2(_n7032),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1307),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd4-In3_8192 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd4-In )
  );
  LUT6 #(
    .INIT ( 64'hFDFDFDFDFD000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In121  (
    .I0(basesoc_sdram_bankmachine3_cmd_valid),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1296),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5949 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1297),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In12 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDFDFDFD000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In11_SW0  (
    .I0(basesoc_sdram_bankmachine5_cmd_valid),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5961 ),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1298),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1299),
    .O(N3410)
  );
  LUT6 #(
    .INIT ( 64'h8888888888808080 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd7-In1  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_6015 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_6014 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd8-In12 ),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd8_1303),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd5-In4_5997 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd3_1306),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd7-In2_8079 )
  );
  LUT6 #(
    .INIT ( 64'h88A888A8FFAF88A8 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd7-In4  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd7_1310),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In4_8081 ),
    .I2(rhs_array_muxed6),
    .I3(_n7032),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd7-In3_8080 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6012 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd7-In )
  );
  LUT5 #(
    .INIT ( 32'h88808888 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In1  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I1(basesoc_sdram_choose_cmd_grant_SF2),
    .I2(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .I3(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine7_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In1_8181 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDFDFDFD000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In11_SW0  (
    .I0(basesoc_sdram_bankmachine7_cmd_valid),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1300),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1301),
    .O(N401)
  );
  LUT6 #(
    .INIT ( 64'h8080800080808080 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1302),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_5911 ),
    .I2(basesoc_sdram_choose_cmd_grant_SF2),
    .I3(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine0_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In3_8283 )
  );
  LUT6 #(
    .INIT ( 64'hABAAA9AA54555655 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I1(\picorv32/mem_addr [11]),
    .I2(basesoc_sdram_bankmachine5_req_lock),
    .I3(litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11),
    .I4(\n0865<3>1 ),
    .I5(Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_cy[2]),
    .O(\Result<3>14 )
  );
  LUT6 #(
    .INIT ( 64'h22202220FFFF2220 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<7>2  (
    .I0(\picorv32/mem_rdata_word[7] ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/latched_is_lu_7513 ),
    .I3(\picorv32/latched_is_lh_7512 ),
    .I4(\picorv32/reg_op1_7_7258 ),
    .I5(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<7>2_8387 )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o1 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd6_1309),
    .I1(basesoc_sdram_cmd_valid_mmx_out6),
    .I2(bankmachine6_state_FSM_FFd1_1291),
    .I3(bankmachine6_state_FSM_FFd2_4821),
    .I4(bankmachine6_state_FSM_FFd3_4820),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o1_8069)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o3 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1303),
    .I1(basesoc_sdram_cmd_valid_mmx_out),
    .I2(bankmachine0_state_FSM_FFd1_1279),
    .I3(bankmachine0_state_FSM_FFd2_4796),
    .I4(bankmachine0_state_FSM_FFd3_4795),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o3_8071)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o5 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd5_1308),
    .I1(basesoc_sdram_cmd_valid_mmx_out5),
    .I2(bankmachine5_state_FSM_FFd1_1289),
    .I3(bankmachine5_state_FSM_FFd2_4816),
    .I4(bankmachine5_state_FSM_FFd3_4815),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o5_8073)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o7 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd7_1310),
    .I1(basesoc_sdram_cmd_valid_mmx_out7),
    .I2(bankmachine7_state_FSM_FFd1_1293),
    .I3(bankmachine7_state_FSM_FFd2_4826),
    .I4(bankmachine7_state_FSM_FFd3_4825),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o7_8075)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd7-In3  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6011 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6013 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_6010 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I5(basesoc_sdram_choose_req_grant_SF90),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd7-In4_8081 )
  );
  LUT6 #(
    .INIT ( 64'h0202020002000200 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In2  (
    .I0(basesoc_sdram_bankmachine4_cmd_valid),
    .I1(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1301),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1300),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In2_8187 )
  );
  LUT6 #(
    .INIT ( 64'hAA6AAAAA55955555 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_port_cmd_ready2_5883),
    .I2(_n6525[0]),
    .I3(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o),
    .I4(litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we11),
    .I5(Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_cy[2]),
    .O(\Result<3>16 )
  );
  LUT6 #(
    .INIT ( 64'hAA6AAAAA55955555 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_port_cmd_ready2_5883),
    .I2(_n6525[0]),
    .I3(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o),
    .I4(basesoc_port_cmd_ready131),
    .I5(Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_cy[2]),
    .O(\Result<3>17 )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT44  (
    .I0(\basesoc_interface_adr[13] ),
    .I1(\basesoc_interface_adr[11] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[9] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT43_8178 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF20202000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>4  (
    .I0(\picorv32/reg_op1_30_7281 ),
    .I1(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I2(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I3(\picorv32/instr_sll_7405 ),
    .I4(\picorv32/instr_slli_7462 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>3_8479 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>4_8480 )
  );
  LUT6 #(
    .INIT ( 64'h22202220FFFF2220 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<15>2  (
    .I0(\picorv32/mem_rdata_word[15] ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/latched_is_lu_7513 ),
    .I3(\picorv32/latched_is_lh_7512 ),
    .I4(\picorv32/reg_op1_15_7266 ),
    .I5(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<15>2_8385 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux15101 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(rhs_array_muxed1[10]),
    .I4(rhs_array_muxed7[10]),
    .O(array_muxed16[10])
  );
  LUT6 #(
    .INIT ( 64'h1111111111101111 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1221  (
    .I0(_n11555),
    .I1(_n11541),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(basesoc_csrbankarray_csrbank6_reload1_re11_FRB_5730),
    .I5(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT122 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00000002 ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>7  (
    .I0(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>6_8320 ),
    .I1(\picorv32/instr_getq_7459 ),
    .I2(\picorv32/instr_setq_7458 ),
    .I3(\picorv32/instr_retirq_7502 ),
    .I4(\picorv32/instr_maskirq_7457 ),
    .I5(\picorv32/is_lb_lh_lw_lbu_lhu_7284 ),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>7_8321 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<9>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<9> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<9>2_8391 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<9>1_8390 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<9>3_8392 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<8>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<8> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<8>2_8394 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<8>1_8393 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<8>3_8395 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<7>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<7> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<7>2_8397 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<7>1_8396 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<7>3_8398 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<6>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<6> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<6>2_8400 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<6>1_8399 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<6>3_8401 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<5>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<5> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<5>2_8403 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<5>1_8402 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<5>3_8404 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<4>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<4> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<4>2_8406 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<4>1_8405 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<4>3_8407 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<3>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<3> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<3>2_8409 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<3>1_8408 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<3>3_8410 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<30>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<30> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<30>2_8412 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<30>1_8411 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<30>3_8413 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<2>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<2> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<2>2_8415 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<2>1_8414 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<2>3_8416 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<29>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<29> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<29>2_8418 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<29>1_8417 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<29>3_8419 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<28>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<28> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<28>2_8421 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<28>1_8420 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<28>3_8422 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<27>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<27> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<27>2_8424 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<27>1_8423 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<27>3_8425 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<26>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<26> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<26>2_8427 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<26>1_8426 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<26>3_8428 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<25>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<25> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<25>2_8430 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<25>1_8429 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<25>3_8431 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<24>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<24> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<24>2_8433 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<24>1_8432 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<24>3_8434 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<23>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<23> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<23>2_8436 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<23>1_8435 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<23>3_8437 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<22>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<22> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<22>2_8439 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<22>1_8438 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<22>3_8440 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<21>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<21> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<21>2_8442 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<21>1_8441 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<21>3_8443 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<20>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<20> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<20>2_8445 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<20>1_8444 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<20>3_8446 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<19>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<19> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<19>2_8448 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<19>1_8447 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<19>3_8449 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<18>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<18> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<18>2_8451 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<18>1_8450 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<18>3_8452 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<17>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<17> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<17>2_8454 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<17>1_8453 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<17>3_8455 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<16>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<16> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<16>2_8457 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<16>1_8456 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<16>3_8458 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<15>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<15> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<15>2_8460 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<15>1_8459 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<15>3_8461 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<14>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<14> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<14>2_8463 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<14>1_8462 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<14>3_8464 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<13>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<13> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<13>2_8466 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<13>1_8465 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<13>3_8467 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<12>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<12> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<12>2_8469 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<12>1_8468 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<12>3_8470 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<11>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<11> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<11>2_8472 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<11>1_8471 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<11>3_8473 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<10> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>4_8475 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>1_8474 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>5 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<1>2  (
    .I0(\picorv32/decoded_rs1[5]_read_port_350_OUT<1> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/_n1595 ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<1>1_8481 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<1>2_8482 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1176462  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/Mmux__n117646 ),
    .I3(\picorv32/_n1416<31>1_8815 ),
    .I4(\picorv32/Mmux__n1176101_6045 ),
    .I5(\picorv32/reg_next_pc_31_7546 ),
    .O(\picorv32/_n1176 [31])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1176442  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/Mmux__n117644 ),
    .I3(\picorv32/_n1416 [30]),
    .I4(\picorv32/Mmux__n1176101_6045 ),
    .I5(\picorv32/reg_next_pc_30_7545 ),
    .O(\picorv32/_n1176 [30])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEEAAA2AA ))
  \picorv32/_n1416<4>  (
    .I0(\picorv32/reg_next_pc_4_7519 ),
    .I1(\picorv32/latched_branch_7514 ),
    .I2(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(N1461),
    .I5(\picorv32/irq_state_FSM_FFd2_7504 ),
    .O(\picorv32/_n1416 [4])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1176402  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/Mmux__n117640 ),
    .I3(\picorv32/_n1416 [29]),
    .I4(\picorv32/Mmux__n1176101_6045 ),
    .I5(\picorv32/reg_next_pc_29_7544 ),
    .O(\picorv32/_n1176 [29])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1176382  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/Mmux__n117638 ),
    .I3(\picorv32/_n1416 [28]),
    .I4(\picorv32/Mmux__n1176101_6045 ),
    .I5(\picorv32/reg_next_pc_28_7543 ),
    .O(\picorv32/_n1176 [28])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1176362  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/Mmux__n117636 ),
    .I3(\picorv32/_n1416 [27]),
    .I4(\picorv32/Mmux__n1176101_6045 ),
    .I5(\picorv32/reg_next_pc_27_7542 ),
    .O(\picorv32/_n1176 [27])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1176342  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/Mmux__n117634 ),
    .I3(\picorv32/_n1416 [26]),
    .I4(\picorv32/Mmux__n1176101_6045 ),
    .I5(\picorv32/reg_next_pc_26_7541 ),
    .O(\picorv32/_n1176 [26])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1176322  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/Mmux__n117632 ),
    .I3(\picorv32/_n1416 [25]),
    .I4(\picorv32/Mmux__n1176101_6045 ),
    .I5(\picorv32/reg_next_pc_25_7540 ),
    .O(\picorv32/_n1176 [25])
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  write_ctrl2 (
    .I0(basesoc_sram_we[2]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [12]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl2_4203)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  write_ctrl3 (
    .I0(basesoc_sram_we[3]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [12]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl3_4204)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl6 (
    .I0(\picorv32/mem_addr [13]),
    .I1(basesoc_sram_we[2]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [11]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl6_4207)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl7 (
    .I0(\picorv32/mem_addr [13]),
    .I1(basesoc_sram_we[3]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [11]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl7_4208)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl10 (
    .I0(\picorv32/mem_addr [13]),
    .I1(basesoc_sram_we[2]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [12]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl10_4211)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl11 (
    .I0(\picorv32/mem_addr [13]),
    .I1(basesoc_sram_we[3]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [12]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl11_4212)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  write_ctrl14 (
    .I0(\picorv32/mem_addr [12]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [14]),
    .I3(\picorv32/mem_addr [11]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl14_4215)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  write_ctrl15 (
    .I0(\picorv32/mem_addr [12]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [14]),
    .I3(\picorv32/mem_addr [11]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl15_4216)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl18 (
    .I0(\picorv32/mem_addr [11]),
    .I1(basesoc_sram_we[2]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [13]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl18_4219)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl19 (
    .I0(\picorv32/mem_addr [11]),
    .I1(basesoc_sram_we[3]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [13]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl19_4220)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  write_ctrl22 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [14]),
    .I3(\picorv32/mem_addr [11]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl22_4223)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  write_ctrl23 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [14]),
    .I3(\picorv32/mem_addr [11]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl23_4224)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  write_ctrl26 (
    .I0(\picorv32/mem_addr [12]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [14]),
    .I3(\picorv32/mem_addr [13]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl26_4227)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  write_ctrl27 (
    .I0(\picorv32/mem_addr [12]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [14]),
    .I3(\picorv32/mem_addr [13]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl27_4228)
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  write_ctrl30 (
    .I0(basesoc_sram_we[2]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [13]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl30_4231)
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  write_ctrl31 (
    .I0(basesoc_sram_we[3]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [13]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl31_4232)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl34 (
    .I0(\picorv32/mem_addr [13]),
    .I1(basesoc_sram_we[2]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [14]),
    .I4(\picorv32/mem_addr [12]),
    .O(write_ctrl34_4235)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl35 (
    .I0(\picorv32/mem_addr [13]),
    .I1(basesoc_sram_we[3]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [14]),
    .I4(\picorv32/mem_addr [12]),
    .O(write_ctrl35_4236)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  write_ctrl38 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl38_4239)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  write_ctrl39 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl39_4240)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  write_ctrl42 (
    .I0(\picorv32/mem_addr [12]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl42_4243)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  write_ctrl43 (
    .I0(\picorv32/mem_addr [12]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl43_4244)
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  write_ctrl46 (
    .I0(basesoc_sram_we[2]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(\picorv32/mem_addr [13]),
    .O(write_ctrl46_4247)
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  write_ctrl47 (
    .I0(basesoc_sram_we[3]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(\picorv32/mem_addr [13]),
    .O(write_ctrl47_4248)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  write_ctrl50 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl50_4251)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  write_ctrl51 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl51_4252)
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  write_ctrl54 (
    .I0(basesoc_sram_we[2]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [13]),
    .I3(\picorv32/mem_addr [14]),
    .I4(\picorv32/mem_addr [12]),
    .O(write_ctrl54_4255)
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  write_ctrl55 (
    .I0(basesoc_sram_we[3]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [13]),
    .I3(\picorv32/mem_addr [14]),
    .I4(\picorv32/mem_addr [12]),
    .O(write_ctrl55_4256)
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  write_ctrl58 (
    .I0(basesoc_sram_we[2]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(\picorv32/mem_addr [11]),
    .O(write_ctrl58_4259)
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  write_ctrl59 (
    .I0(basesoc_sram_we[3]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(\picorv32/mem_addr [11]),
    .O(write_ctrl59_4260)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  write_ctrl62 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl62_4263)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  write_ctrl63 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl63_4264)
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1176302  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/Mmux__n117630 ),
    .I3(\picorv32/_n1416 [24]),
    .I4(\picorv32/Mmux__n1176101_6045 ),
    .I5(\picorv32/reg_next_pc_24_7539 ),
    .O(\picorv32/_n1176 [24])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1176282  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/Mmux__n117628 ),
    .I3(\picorv32/_n1416 [23]),
    .I4(\picorv32/Mmux__n1176101_6045 ),
    .I5(\picorv32/reg_next_pc_23_7538 ),
    .O(\picorv32/_n1176 [23])
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  write_ctrl (
    .I0(basesoc_sram_we[0]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [12]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl_4201)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  write_ctrl1 (
    .I0(basesoc_sram_we[1]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [12]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl1_4202)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl4 (
    .I0(\picorv32/mem_addr [13]),
    .I1(basesoc_sram_we[0]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [11]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl4_4205)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl5 (
    .I0(\picorv32/mem_addr [13]),
    .I1(basesoc_sram_we[1]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [11]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl5_4206)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl8 (
    .I0(\picorv32/mem_addr [13]),
    .I1(basesoc_sram_we[0]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [12]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl8_4209)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl9 (
    .I0(\picorv32/mem_addr [13]),
    .I1(basesoc_sram_we[1]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [12]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl9_4210)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  write_ctrl12 (
    .I0(\picorv32/mem_addr [12]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [14]),
    .I3(\picorv32/mem_addr [11]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl12_4213)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  write_ctrl13 (
    .I0(\picorv32/mem_addr [12]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [14]),
    .I3(\picorv32/mem_addr [11]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl13_4214)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl16 (
    .I0(\picorv32/mem_addr [11]),
    .I1(basesoc_sram_we[0]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [13]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl16_4217)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl17 (
    .I0(\picorv32/mem_addr [11]),
    .I1(basesoc_sram_we[1]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [13]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl17_4218)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  write_ctrl20 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [14]),
    .I3(\picorv32/mem_addr [11]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl20_4221)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  write_ctrl21 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [14]),
    .I3(\picorv32/mem_addr [11]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl21_4222)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  write_ctrl24 (
    .I0(\picorv32/mem_addr [12]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [14]),
    .I3(\picorv32/mem_addr [13]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl24_4225)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  write_ctrl25 (
    .I0(\picorv32/mem_addr [12]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [14]),
    .I3(\picorv32/mem_addr [13]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl25_4226)
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  write_ctrl28 (
    .I0(basesoc_sram_we[0]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [13]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl28_4229)
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  write_ctrl29 (
    .I0(basesoc_sram_we[1]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [13]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl29_4230)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl32 (
    .I0(\picorv32/mem_addr [13]),
    .I1(basesoc_sram_we[0]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [14]),
    .I4(\picorv32/mem_addr [12]),
    .O(write_ctrl32_4233)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl33 (
    .I0(\picorv32/mem_addr [13]),
    .I1(basesoc_sram_we[1]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [14]),
    .I4(\picorv32/mem_addr [12]),
    .O(write_ctrl33_4234)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  write_ctrl36 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl36_4237)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  write_ctrl37 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl37_4238)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  write_ctrl40 (
    .I0(\picorv32/mem_addr [12]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl40_4241)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  write_ctrl41 (
    .I0(\picorv32/mem_addr [12]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl41_4242)
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  write_ctrl44 (
    .I0(basesoc_sram_we[0]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(\picorv32/mem_addr [13]),
    .O(write_ctrl44_4245)
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  write_ctrl45 (
    .I0(basesoc_sram_we[1]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(\picorv32/mem_addr [13]),
    .O(write_ctrl45_4246)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  write_ctrl48 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl48_4249)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  write_ctrl49 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl49_4250)
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  write_ctrl52 (
    .I0(basesoc_sram_we[0]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [13]),
    .I3(\picorv32/mem_addr [14]),
    .I4(\picorv32/mem_addr [12]),
    .O(write_ctrl52_4253)
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  write_ctrl53 (
    .I0(basesoc_sram_we[1]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [13]),
    .I3(\picorv32/mem_addr [14]),
    .I4(\picorv32/mem_addr [12]),
    .O(write_ctrl53_4254)
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  write_ctrl56 (
    .I0(basesoc_sram_we[0]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(\picorv32/mem_addr [11]),
    .O(write_ctrl56_4257)
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  write_ctrl57 (
    .I0(basesoc_sram_we[1]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(\picorv32/mem_addr [11]),
    .O(write_ctrl57_4258)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  write_ctrl60 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl60_4261)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  write_ctrl61 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl61_4262)
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1176262  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/Mmux__n117626 ),
    .I3(\picorv32/_n1416 [22]),
    .I4(\picorv32/Mmux__n1176101_6045 ),
    .I5(\picorv32/reg_next_pc_22_7537 ),
    .O(\picorv32/_n1176 [22])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1176242  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/Mmux__n117624 ),
    .I3(\picorv32/_n1416 [21]),
    .I4(\picorv32/Mmux__n1176101_6045 ),
    .I5(\picorv32/reg_next_pc_21_7536 ),
    .O(\picorv32/_n1176 [21])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1176222  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/Mmux__n117622_8543 ),
    .I3(\picorv32/_n1416 [20]),
    .I4(\picorv32/Mmux__n1176101_6045 ),
    .I5(\picorv32/reg_next_pc_20_7535 ),
    .O(\picorv32/_n1176 [20])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1176202  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/Mmux__n117620 ),
    .I3(\picorv32/_n1416 [19]),
    .I4(\picorv32/Mmux__n1176101_6045 ),
    .I5(\picorv32/reg_next_pc_19_7534 ),
    .O(\picorv32/_n1176 [19])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1176182  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/Mmux__n117618 ),
    .I3(\picorv32/_n1416 [18]),
    .I4(\picorv32/Mmux__n1176101_6045 ),
    .I5(\picorv32/reg_next_pc_18_7533 ),
    .O(\picorv32/_n1176 [18])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1176162  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/Mmux__n117616 ),
    .I3(\picorv32/_n1416 [17]),
    .I4(\picorv32/Mmux__n1176101_6045 ),
    .I5(\picorv32/reg_next_pc_17_7532 ),
    .O(\picorv32/_n1176 [17])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1176142  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/Mmux__n117614 ),
    .I3(\picorv32/_n1416 [16]),
    .I4(\picorv32/Mmux__n1176101_6045 ),
    .I5(\picorv32/reg_next_pc_16_7531 ),
    .O(\picorv32/_n1176 [16])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1176122  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/Mmux__n117612 ),
    .I3(\picorv32/_n1416 [15]),
    .I4(\picorv32/Mmux__n1176101_6045 ),
    .I5(\picorv32/reg_next_pc_15_7530 ),
    .O(\picorv32/_n1176 [15])
  );
  LUT5 #(
    .INIT ( 32'hFFFFAA20 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT225  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT2212 ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT224_7823 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT225_7824 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1176102  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/Mmux__n117610 ),
    .I3(\picorv32/_n1416 [14]),
    .I4(\picorv32/Mmux__n1176101_6045 ),
    .I5(\picorv32/reg_next_pc_14_7529 ),
    .O(\picorv32/_n1176 [14])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n117682  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/Mmux__n11768 ),
    .I3(\picorv32/_n1416 [13]),
    .I4(\picorv32/Mmux__n1176101_6045 ),
    .I5(\picorv32/reg_next_pc_13_7528 ),
    .O(\picorv32/_n1176 [13])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n117662  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/Mmux__n11766 ),
    .I3(\picorv32/_n1416 [12]),
    .I4(\picorv32/Mmux__n1176101_6045 ),
    .I5(\picorv32/reg_next_pc_12_7527 ),
    .O(\picorv32/_n1176 [12])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n117642  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/Mmux__n11764 ),
    .I3(\picorv32/_n1416 [11]),
    .I4(\picorv32/Mmux__n1176101_6045 ),
    .I5(\picorv32/reg_next_pc_11_7526 ),
    .O(\picorv32/_n1176 [11])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n117622  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/Mmux__n11762 ),
    .I3(\picorv32/_n1416 [10]),
    .I4(\picorv32/Mmux__n1176101_6045 ),
    .I5(\picorv32/reg_next_pc_10_7525 ),
    .O(\picorv32/_n1176 [10])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1176602  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/Mmux__n117660 ),
    .I3(\picorv32/_n1416 [9]),
    .I4(\picorv32/Mmux__n1176101_6045 ),
    .I5(\picorv32/reg_next_pc_9_7524 ),
    .O(\picorv32/_n1176 [9])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1176582  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/Mmux__n117658 ),
    .I3(\picorv32/_n1416 [8]),
    .I4(\picorv32/Mmux__n1176101_6045 ),
    .I5(\picorv32/reg_next_pc_8_7523 ),
    .O(\picorv32/_n1176 [8])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1176562  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/Mmux__n117656 ),
    .I3(\picorv32/_n1416 [7]),
    .I4(\picorv32/Mmux__n1176101_6045 ),
    .I5(\picorv32/reg_next_pc_7_7522 ),
    .O(\picorv32/_n1176 [7])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1176542  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/Mmux__n117654 ),
    .I3(\picorv32/_n1416 [6]),
    .I4(\picorv32/Mmux__n1176101_6045 ),
    .I5(\picorv32/reg_next_pc_6_7521 ),
    .O(\picorv32/_n1176 [6])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1176522  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/Mmux__n117652 ),
    .I3(\picorv32/_n1416 [5]),
    .I4(\picorv32/Mmux__n1176101_6045 ),
    .I5(\picorv32/reg_next_pc_5_7520 ),
    .O(\picorv32/_n1176 [5])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1176502  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/Mmux__n117650 ),
    .I3(\picorv32/_n1416 [4]),
    .I4(\picorv32/Mmux__n1176101_6045 ),
    .I5(\picorv32/reg_next_pc_4_7519 ),
    .O(\picorv32/_n1176 [4])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1176482  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/Mmux__n117648 ),
    .I3(\picorv32/_n1416 [3]),
    .I4(\picorv32/Mmux__n1176101_6045 ),
    .I5(\picorv32/reg_next_pc_3_7518 ),
    .O(\picorv32/_n1176 [3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEEAAA2AA ))
  \picorv32/_n1416<4>1  (
    .I0(\picorv32/reg_next_pc_4_7519 ),
    .I1(\picorv32/latched_branch_7514 ),
    .I2(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I3(\picorv32/latched_store_7516 ),
    .I4(N1461),
    .I5(\picorv32/irq_state_FSM_FFd2_7504 ),
    .O(\picorv32/_n1416<4>2 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<5>11  (
    .I0(\picorv32/reg_next_pc_5_7520 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<5> ),
    .O(\picorv32/_n1416<5>1_8783 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<6>11  (
    .I0(\picorv32/reg_next_pc_6_7521 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<6> ),
    .O(\picorv32/_n1416<6>1_8782 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<7>11  (
    .I0(\picorv32/reg_next_pc_7_7522 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<7> ),
    .O(\picorv32/_n1416<7>1_8781 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<8>11  (
    .I0(\picorv32/reg_next_pc_8_7523 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<8> ),
    .O(\picorv32/_n1416<8>1_8780 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<9>11  (
    .I0(\picorv32/reg_next_pc_9_7524 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<9> ),
    .O(\picorv32/_n1416<9>1_8779 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<10>11  (
    .I0(\picorv32/reg_next_pc_10_7525 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<10> ),
    .O(\picorv32/_n1416<10>1_8778 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<11>11  (
    .I0(\picorv32/reg_next_pc_11_7526 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<11> ),
    .O(\picorv32/_n1416<11>1_8777 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1176422  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/Mmux__n117642_8532 ),
    .I3(\picorv32/_n1416 [2]),
    .I4(\picorv32/Mmux__n1176101_6045 ),
    .I5(\picorv32/reg_next_pc_2_7517 ),
    .O(\picorv32/_n1176 [2])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<12>11  (
    .I0(\picorv32/reg_next_pc_12_7527 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<12> ),
    .O(\picorv32/_n1416<12>1_8776 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<13>11  (
    .I0(\picorv32/reg_next_pc_13_7528 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<13> ),
    .O(\picorv32/_n1416<13>1_8775 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<14>11  (
    .I0(\picorv32/reg_next_pc_14_7529 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<14> ),
    .O(\picorv32/_n1416<14>1_8774 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<15>11  (
    .I0(\picorv32/reg_next_pc_15_7530 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<15> ),
    .O(\picorv32/_n1416<15>1_8773 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<16>11  (
    .I0(\picorv32/reg_next_pc_16_7531 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<16> ),
    .O(\picorv32/_n1416<16>1_8772 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<17>11  (
    .I0(\picorv32/reg_next_pc_17_7532 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<17> ),
    .O(\picorv32/_n1416<17>1_8771 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<18>11  (
    .I0(\picorv32/reg_next_pc_18_7533 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<18> ),
    .O(\picorv32/_n1416<18>1_8770 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux21101 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(rhs_array_muxed1[3]),
    .I4(rhs_array_muxed7[3]),
    .O(array_muxed16[3])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux22101 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(rhs_array_muxed1[4]),
    .I4(rhs_array_muxed7[4]),
    .O(array_muxed16[4])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux23101 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(rhs_array_muxed1[5]),
    .I4(rhs_array_muxed7[5]),
    .O(array_muxed16[5])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux24101 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(rhs_array_muxed1[6]),
    .I4(rhs_array_muxed7[6]),
    .O(array_muxed16[6])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux25101 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(rhs_array_muxed1[7]),
    .I4(rhs_array_muxed7[7]),
    .O(array_muxed16[7])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux26101 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(rhs_array_muxed1[8]),
    .I4(rhs_array_muxed7[8]),
    .O(array_muxed16[8])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux27101 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(rhs_array_muxed1[9]),
    .I4(rhs_array_muxed7[9]),
    .O(array_muxed16[9])
  );
  LUT6 #(
    .INIT ( 64'h8888888888808888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT107  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT105_7838 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT106_7839 ),
    .I2(_n11555),
    .I3(_n11548),
    .I4(_n11541),
    .I5(dna_status[34]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT107_7840 )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \multiplexer_state_FSM_FFd2-In2  (
    .I0(bankmachine4_state_FSM_FFd1_1287),
    .I1(bankmachine4_state_FSM_FFd2_4811),
    .I2(bankmachine4_state_FSM_FFd3_4810),
    .I3(_n7464),
    .I4(_n7089),
    .I5(_n7093),
    .O(\multiplexer_state_FSM_FFd2-In2_8194 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<19>11  (
    .I0(\picorv32/reg_next_pc_19_7534 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<19> ),
    .O(\picorv32/_n1416<19>1_8769 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<20>11  (
    .I0(\picorv32/reg_next_pc_20_7535 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<20> ),
    .O(\picorv32/_n1416<20>1_8768 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<21>11  (
    .I0(\picorv32/reg_next_pc_21_7536 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<21> ),
    .O(\picorv32/_n1416<21>1_8767 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<22>11  (
    .I0(\picorv32/reg_next_pc_22_7537 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<22> ),
    .O(\picorv32/_n1416<22>1_8766 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<23>11  (
    .I0(\picorv32/reg_next_pc_23_7538 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<23> ),
    .O(\picorv32/_n1416<23>1_8765 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<24>11  (
    .I0(\picorv32/reg_next_pc_24_7539 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<24> ),
    .O(\picorv32/_n1416<24>1_8764 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<25>11  (
    .I0(\picorv32/reg_next_pc_25_7540 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<25> ),
    .O(\picorv32/_n1416<25>1_8763 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<26>11  (
    .I0(\picorv32/reg_next_pc_26_7541 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<26> ),
    .O(\picorv32/_n1416<26>1_8762 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<27>11  (
    .I0(\picorv32/reg_next_pc_27_7542 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<27> ),
    .O(\picorv32/_n1416<27>1_8761 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<28>11  (
    .I0(\picorv32/reg_next_pc_28_7543 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<28> ),
    .O(\picorv32/_n1416<28>1_8760 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<29>11  (
    .I0(\picorv32/reg_next_pc_29_7544 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<29> ),
    .O(\picorv32/_n1416<29>1_8759 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<30>11  (
    .I0(\picorv32/reg_next_pc_30_7545 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<30> ),
    .O(\picorv32/_n1416<30>1_8758 )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  suart_rx_clear1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_interface_dat_w[1]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_csrbankarray_csrbank7_sel),
    .I5(basesoc_interface_we_1271),
    .O(suart_rx_clear)
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<31>11  (
    .I0(\picorv32/reg_next_pc_31_7546 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<31> ),
    .O(\picorv32/_n1416<31>11_9132 )
  );
  LUT6 #(
    .INIT ( 64'h1110101000101010 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1110  (
    .I0(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I2(spiflash_sr[8]),
    .I3(spiflash_clk_5194),
    .I4(opsis_i2c_samp_carry_5193),
    .I5(spiflash_sr[4]),
    .O(\spiflash_sr[31]_GND_1_o_MUX_791_o )
  );
  LUT6 #(
    .INIT ( 64'h5555544455550444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1261  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(spiflash_sr[9]),
    .I2(spiflash_clk_5194),
    .I3(opsis_i2c_samp_carry_5193),
    .I4(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I5(spiflash_sr[5]),
    .O(\spiflash_sr[31]_GND_1_o_MUX_790_o )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux18101 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(rhs_array_muxed1[13]),
    .I4(rhs_array_muxed7[13]),
    .O(array_muxed16[13])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux20101 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(rhs_array_muxed1[2]),
    .I4(rhs_array_muxed7[2]),
    .O(array_muxed16[2])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux19101 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(rhs_array_muxed1[1]),
    .I4(rhs_array_muxed7[1]),
    .O(array_muxed16[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux14101 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(rhs_array_muxed1[0]),
    .I4(rhs_array_muxed7[0]),
    .O(array_muxed16[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux17101 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(rhs_array_muxed1[12]),
    .I4(rhs_array_muxed7[12]),
    .O(array_muxed16[12])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux16101 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(rhs_array_muxed1[11]),
    .I4(rhs_array_muxed7[11]),
    .O(array_muxed16[11])
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  suart_tx_clear1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_interface_dat_w[0]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_csrbankarray_csrbank7_sel),
    .I5(basesoc_interface_we_1271),
    .O(suart_tx_clear)
  );
  LUT5 #(
    .INIT ( 32'h44444440 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>1  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I3(\picorv32/instr_sra_7402 ),
    .I4(\picorv32/instr_srai_7460 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>1_8477 )
  );
  LUT5 #(
    .INIT ( 32'h0444FFFF ))
  \picorv32/Reset_OR_DriverANDClockEnable141  (
    .I0(\picorv32/decoder_pseudo_trigger_7578 ),
    .I1(\picorv32/decoder_trigger_7582 ),
    .I2(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_181_o ),
    .I3(\picorv32/is_alu_reg_reg_7499 ),
    .I4(sys_rst_INV_494_o_3260),
    .O(\picorv32/Reset_OR_DriverANDClockEnable14 )
  );
  LUT5 #(
    .INIT ( 32'h0444FFFF ))
  \picorv32/Reset_OR_DriverANDClockEnable121  (
    .I0(\picorv32/decoder_pseudo_trigger_7578 ),
    .I1(\picorv32/decoder_trigger_7582 ),
    .I2(\picorv32/mem_rdata_q[14]_GND_2_o_equal_178_o ),
    .I3(\picorv32/is_alu_reg_reg_7499 ),
    .I4(sys_rst_INV_494_o_3260),
    .O(\picorv32/Reset_OR_DriverANDClockEnable12 )
  );
  LUT4 #(
    .INIT ( 16'h10FF ))
  \picorv32/Reset_OR_DriverANDClockEnable161  (
    .I0(\picorv32/decoder_pseudo_trigger_7578 ),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7416 ),
    .I2(\picorv32/decoder_trigger_7582 ),
    .I3(sys_rst_INV_494_o_3260),
    .O(\picorv32/Reset_OR_DriverANDClockEnable16 )
  );
  LUT4 #(
    .INIT ( 16'h10FF ))
  \picorv32/Reset_OR_DriverANDClockEnable101  (
    .I0(\picorv32/decoder_pseudo_trigger_7578 ),
    .I1(\picorv32/is_alu_reg_imm_7283 ),
    .I2(\picorv32/decoder_trigger_7582 ),
    .I3(sys_rst_INV_494_o_3260),
    .O(\picorv32/Reset_OR_DriverANDClockEnable10 )
  );
  LUT4 #(
    .INIT ( 16'hAA59 ))
  _n10646_inv1 (
    .I0(suart_tx_fifo_wrport_we),
    .I1(suart_tx_fifo_readable_2278),
    .I2(suart_sink_ready_910),
    .I3(n0176),
    .O(_n10646_inv)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I1(basesoc_interface_we_1271),
    .I2(_n11541),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I1(basesoc_interface_we_1271),
    .I2(_n11528),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I1(basesoc_interface_we_1271),
    .I2(_n11555),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I1(basesoc_interface_we_1271),
    .I2(_n11535),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0880 ))
  _n10582_inv1 (
    .I0(basesoc_slave_sel[2]),
    .I1(\picorv32/mem_valid_462 ),
    .I2(basesoc_grant_2333),
    .I3(\picorv32/mem_instr_463 ),
    .I4(basesoc_counter[0]),
    .I5(basesoc_counter[1]),
    .O(_n10582_inv)
  );
  LUT6 #(
    .INIT ( 64'hFBBBBBBBBBBBBBBB ))
  _n10667_inv1 (
    .I0(\spiflash_counter[7]_PWR_1_o_equal_1731_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I2(opsis_i2c_samp_carry_5193),
    .I3(rhs_array_muxed47),
    .I4(basesoc_slave_sel[3]),
    .I5(spiflash_clk_5194),
    .O(_n10667_inv)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT63  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_bus_errors[21]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT61_7744 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT6 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT62_7745 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT53  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_bus_errors[20]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT51_7748 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT5 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT52_7749 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT43  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_bus_errors[19]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT41_7752 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT4 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT42_7753 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT33  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_bus_errors[18]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT31_7756 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT3 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT32_7757 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT23  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_bus_errors[17]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT21_7760 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT2 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT22_7761 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT13  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_bus_errors[16]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT11_7764 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT1 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT12_7765 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1110 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT65  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_load_storage_full_29_2549),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT62_7786 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT63_7787 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT64_7788 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1110 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT55  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_load_storage_full_28_2550),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT52_7792 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT53_7793 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT54_7794 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1110 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT45  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_load_storage_full_27_2551),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT42_7798 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT43_7799 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT44_7800 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1110 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT35  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_load_storage_full_26_2552),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT32_7804 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT33_7805 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT34_7806 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1110 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT25  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_load_storage_full_25_2553),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT22_7810 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT23_7811 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT24_7812 )
  );
  LUT6 #(
    .INIT ( 64'h1414141414041414 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1736_OUT21  (
    .I0(\spiflash_counter[7]_PWR_1_o_equal_1731_o ),
    .I1(spiflash_counter[0]),
    .I2(spiflash_counter[1]),
    .I3(spiflash_counter[5]),
    .I4(\spiflash_counter[7]_GND_1_o_equal_1724_o<7>1_5860 ),
    .I5(spiflash_counter[7]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hA8AA ))
  Mmux_GND_1_o_GND_1_o_MUX_738_o12 (
    .I0(Mmux_GND_1_o_GND_1_o_MUX_738_o11),
    .I1(suart_sink_ready_910),
    .I2(suart_tx_busy_2273),
    .I3(suart_tx_fifo_readable_2278),
    .O(GND_1_o_GND_1_o_MUX_738_o)
  );
  LUT6 #(
    .INIT ( 64'hFFFF010001000100 ))
  \picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<4>1  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I3(\picorv32/decoded_rd [4]),
    .I4(\picorv32/latched_rd [4]),
    .I5(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<5>1 ),
    .O(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF010001000100 ))
  \picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<3>1  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I3(\picorv32/decoded_rd [3]),
    .I4(\picorv32/latched_rd [3]),
    .I5(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<5>1 ),
    .O(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF010001000100 ))
  \picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<2>1  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I3(\picorv32/decoded_rd [2]),
    .I4(\picorv32/latched_rd [2]),
    .I5(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<5>1 ),
    .O(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF010001000100 ))
  \picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<1>1  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I3(\picorv32/decoded_rd [1]),
    .I4(\picorv32/latched_rd [1]),
    .I5(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<5>1 ),
    .O(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1156_o1  (
    .I0(\picorv32/mem_rdata_q[6]_GND_2_o_equal_240_o ),
    .I1(\picorv32/mem_rdata_q [30]),
    .I2(\picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o<31>1_6047 ),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1156_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT23  (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[9] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT21_7848 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1800<0>_SW0  (
    .I0(\picorv32/reg_op2_0_6757 ),
    .I1(\picorv32/reg_op1_0_6493 ),
    .I2(\picorv32/instr_andi_7408 ),
    .I3(\picorv32/instr_and_7400 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N208)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1799<9>_SW0  (
    .I0(\picorv32/reg_op2_9_7230 ),
    .I1(\picorv32/reg_op1_9_7260 ),
    .I2(\picorv32/instr_andi_7408 ),
    .I3(\picorv32/instr_and_7400 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N2101)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1799<8>_SW0  (
    .I0(\picorv32/reg_op2_8_7229 ),
    .I1(\picorv32/reg_op1_8_7259 ),
    .I2(\picorv32/instr_andi_7408 ),
    .I3(\picorv32/instr_and_7400 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N2121)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1799<7>_SW0  (
    .I0(\picorv32/reg_op2_7_6764 ),
    .I1(\picorv32/reg_op1_7_7258 ),
    .I2(\picorv32/instr_andi_7408 ),
    .I3(\picorv32/instr_and_7400 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N2141)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1799<6>_SW0  (
    .I0(\picorv32/reg_op2_6_6763 ),
    .I1(\picorv32/reg_op1_6_7257 ),
    .I2(\picorv32/instr_andi_7408 ),
    .I3(\picorv32/instr_and_7400 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N2161)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1799<5>_SW0  (
    .I0(\picorv32/reg_op2_5_6762 ),
    .I1(\picorv32/reg_op1_5_7256 ),
    .I2(\picorv32/instr_andi_7408 ),
    .I3(\picorv32/instr_and_7400 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N2181)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1799<4>_SW0  (
    .I0(\picorv32/reg_op2_4_6761 ),
    .I1(\picorv32/reg_op1_4_7255 ),
    .I2(\picorv32/instr_andi_7408 ),
    .I3(\picorv32/instr_and_7400 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N2201)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1799<3>_SW0  (
    .I0(\picorv32/reg_op2_3_6760 ),
    .I1(\picorv32/reg_op1_3_7254 ),
    .I2(\picorv32/instr_andi_7408 ),
    .I3(\picorv32/instr_and_7400 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N2221)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1799<31>_SW0  (
    .I0(\picorv32/reg_op2_31_7252 ),
    .I1(\picorv32/reg_op1_31_7282 ),
    .I2(\picorv32/instr_andi_7408 ),
    .I3(\picorv32/instr_and_7400 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N2241)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1799<30>_SW0  (
    .I0(\picorv32/reg_op2_30_7251 ),
    .I1(\picorv32/reg_op1_30_7281 ),
    .I2(\picorv32/instr_andi_7408 ),
    .I3(\picorv32/instr_and_7400 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N2261)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1799<2>_SW0  (
    .I0(\picorv32/reg_op2_2_6759 ),
    .I1(\picorv32/reg_op1_2_7253 ),
    .I2(\picorv32/instr_andi_7408 ),
    .I3(\picorv32/instr_and_7400 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N2281)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1799<29>_SW0  (
    .I0(\picorv32/reg_op2_29_7250 ),
    .I1(\picorv32/reg_op1_29_7280 ),
    .I2(\picorv32/instr_andi_7408 ),
    .I3(\picorv32/instr_and_7400 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N2301)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1799<28>_SW0  (
    .I0(\picorv32/reg_op1_28_7279 ),
    .I1(\picorv32/reg_op2_28_7249 ),
    .I2(\picorv32/instr_andi_7408 ),
    .I3(\picorv32/instr_and_7400 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N2321)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1799<27>_SW0  (
    .I0(\picorv32/reg_op1_27_7278 ),
    .I1(\picorv32/reg_op2_27_7248 ),
    .I2(\picorv32/instr_andi_7408 ),
    .I3(\picorv32/instr_and_7400 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N2341)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1799<26>_SW0  (
    .I0(\picorv32/reg_op1_26_7277 ),
    .I1(\picorv32/reg_op2_26_7247 ),
    .I2(\picorv32/instr_andi_7408 ),
    .I3(\picorv32/instr_and_7400 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N2361)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1799<25>_SW0  (
    .I0(\picorv32/reg_op1_25_7276 ),
    .I1(\picorv32/reg_op2_25_7246 ),
    .I2(\picorv32/instr_andi_7408 ),
    .I3(\picorv32/instr_and_7400 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N2381)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1799<24>_SW0  (
    .I0(\picorv32/reg_op1_24_7275 ),
    .I1(\picorv32/reg_op2_24_7245 ),
    .I2(\picorv32/instr_andi_7408 ),
    .I3(\picorv32/instr_and_7400 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N2401)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1799<23>_SW0  (
    .I0(\picorv32/reg_op1_23_7274 ),
    .I1(\picorv32/reg_op2_23_7244 ),
    .I2(\picorv32/instr_andi_7408 ),
    .I3(\picorv32/instr_and_7400 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N2421)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1799<22>_SW0  (
    .I0(\picorv32/reg_op1_22_7273 ),
    .I1(\picorv32/reg_op2_22_7243 ),
    .I2(\picorv32/instr_andi_7408 ),
    .I3(\picorv32/instr_and_7400 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N244)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1799<21>_SW0  (
    .I0(\picorv32/reg_op2_21_7242 ),
    .I1(\picorv32/reg_op1_21_7272 ),
    .I2(\picorv32/instr_andi_7408 ),
    .I3(\picorv32/instr_and_7400 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N246)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1799<20>_SW0  (
    .I0(\picorv32/reg_op2_20_7241 ),
    .I1(\picorv32/reg_op1_20_7271 ),
    .I2(\picorv32/instr_andi_7408 ),
    .I3(\picorv32/instr_and_7400 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N248)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1799<1>_SW0  (
    .I0(\picorv32/reg_op2_1_6758 ),
    .I1(\picorv32/reg_op1_1_6492 ),
    .I2(\picorv32/instr_andi_7408 ),
    .I3(\picorv32/instr_and_7400 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N250)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1799<19>_SW0  (
    .I0(\picorv32/reg_op2_19_7240 ),
    .I1(\picorv32/reg_op1_19_7270 ),
    .I2(\picorv32/instr_andi_7408 ),
    .I3(\picorv32/instr_and_7400 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N252)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1799<18>_SW0  (
    .I0(\picorv32/reg_op2_18_7239 ),
    .I1(\picorv32/reg_op1_18_7269 ),
    .I2(\picorv32/instr_andi_7408 ),
    .I3(\picorv32/instr_and_7400 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N254)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1799<17>_SW0  (
    .I0(\picorv32/reg_op2_17_7238 ),
    .I1(\picorv32/reg_op1_17_7268 ),
    .I2(\picorv32/instr_andi_7408 ),
    .I3(\picorv32/instr_and_7400 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N256)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1799<16>_SW0  (
    .I0(\picorv32/reg_op2_16_7237 ),
    .I1(\picorv32/reg_op1_16_7267 ),
    .I2(\picorv32/instr_andi_7408 ),
    .I3(\picorv32/instr_and_7400 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N258)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1799<15>_SW0  (
    .I0(\picorv32/reg_op2_15_7236 ),
    .I1(\picorv32/reg_op1_15_7266 ),
    .I2(\picorv32/instr_andi_7408 ),
    .I3(\picorv32/instr_and_7400 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N260)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1799<14>_SW0  (
    .I0(\picorv32/reg_op2_14_7235 ),
    .I1(\picorv32/reg_op1_14_7265 ),
    .I2(\picorv32/instr_andi_7408 ),
    .I3(\picorv32/instr_and_7400 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N262)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1799<13>_SW0  (
    .I0(\picorv32/reg_op2_13_7234 ),
    .I1(\picorv32/reg_op1_13_7264 ),
    .I2(\picorv32/instr_andi_7408 ),
    .I3(\picorv32/instr_and_7400 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N264)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1799<12>_SW0  (
    .I0(\picorv32/reg_op2_12_7233 ),
    .I1(\picorv32/reg_op1_12_7263 ),
    .I2(\picorv32/instr_andi_7408 ),
    .I3(\picorv32/instr_and_7400 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N266)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1799<11>_SW0  (
    .I0(\picorv32/reg_op2_11_7232 ),
    .I1(\picorv32/reg_op1_11_7262 ),
    .I2(\picorv32/instr_andi_7408 ),
    .I3(\picorv32/instr_and_7400 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N268)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1799<10>_SW0  (
    .I0(\picorv32/reg_op2_10_7231 ),
    .I1(\picorv32/reg_op1_10_7261 ),
    .I2(\picorv32/instr_andi_7408 ),
    .I3(\picorv32/instr_and_7400 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N270)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(basesoc_interface_we_1271),
    .I4(\basesoc_interface_adr[0] ),
    .I5(_n1155911),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re1 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I4(basesoc_interface_we_1271),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT331 ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(basesoc_interface_we_1271),
    .I4(\basesoc_interface_adr[0] ),
    .I5(_n1155911),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I3(basesoc_interface_we_1271),
    .I4(\basesoc_interface_adr[0] ),
    .I5(_n1155911),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT111 ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(basesoc_interface_we_1271),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\basesoc_interface_adr[4] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re1 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(basesoc_interface_we_1271),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT16222 ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_sdram_bandwidth_update_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(basesoc_interface_we_1271),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT16222 ),
    .O(basesoc_sdram_bandwidth_update_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re1 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I4(basesoc_interface_we_1271),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re1 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I4(basesoc_interface_we_1271),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT211 ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re1 (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1011 ),
    .I1(basesoc_interface_we_1271),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT13122 ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(basesoc_interface_we_1271),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\basesoc_interface_adr[3] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(basesoc_interface_we_1271),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\basesoc_interface_adr[3] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT331 ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(basesoc_interface_we_1271),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re1 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT331 ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I4(basesoc_interface_we_1271),
    .I5(\basesoc_interface_adr[2] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88888088 ))
  _n10610_inv1 (
    .I0(suart_uart_clk_txen_941),
    .I1(suart_tx_busy_2273),
    .I2(suart_tx_bitcount[2]),
    .I3(suart_tx_bitcount[3]),
    .I4(suart_tx_bitcount[1]),
    .I5(suart_sink_valid_suart_sink_ready_AND_997_o),
    .O(_n10610_inv)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank4_dfii_control0_re1 (
    .I0(basesoc_interface_we_1271),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(basesoc_csrbankarray_csrbank4_dfii_control0_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(basesoc_interface_we_1271),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re)
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  basesoc_csrbankarray_csrbank7_ev_enable0_re1 (
    .I0(basesoc_interface_we_1271),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_csrbankarray_csrbank7_sel),
    .I4(\basesoc_interface_adr[1] ),
    .O(basesoc_csrbankarray_csrbank7_ev_enable0_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re1 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I4(basesoc_interface_we_1271),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT13122 ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re1 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT331 ),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I5(basesoc_interface_we_1271),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1011 ),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I5(basesoc_interface_we_1271),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1 (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1011 ),
    .I1(basesoc_interface_we_1271),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank0_scratch3_re1 (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_we_1271),
    .O(basesoc_csrbankarray_csrbank0_scratch3_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank0_scratch0_re1 (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_we_1271),
    .O(basesoc_csrbankarray_csrbank0_scratch0_re)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT91  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank7_sel),
    .I2(\basesoc_interface_adr[0] ),
    .I3(memdat_3[6]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT81  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank7_sel),
    .I2(\basesoc_interface_adr[0] ),
    .I3(memdat_3[5]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT71  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank7_sel),
    .I2(\basesoc_interface_adr[0] ),
    .I3(memdat_3[4]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT61  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank7_sel),
    .I2(\basesoc_interface_adr[0] ),
    .I3(memdat_3[3]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT51  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank7_sel),
    .I2(\basesoc_interface_adr[0] ),
    .I3(memdat_3[2]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT101  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank7_sel),
    .I2(\basesoc_interface_adr[0] ),
    .I3(memdat_3[7]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed1531 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(rhs_array_muxed2[0]),
    .I4(rhs_array_muxed8[0]),
    .O(array_muxed15[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed1521 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(rhs_array_muxed2[1]),
    .I4(rhs_array_muxed8[1]),
    .O(array_muxed15[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed1511 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(rhs_array_muxed2[2]),
    .I4(rhs_array_muxed8[2]),
    .O(array_muxed15[2])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr110  (
    .I0(\picorv32/mem_do_prefetch_7398 ),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/reg_out [10]),
    .I3(\picorv32/latched_store_latched_branch_AND_1175_o ),
    .I4(\picorv32/reg_next_pc_10_7525 ),
    .I5(\picorv32/reg_op1_10_7261 ),
    .O(\picorv32/mem_la_addr [10])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr210  (
    .I0(\picorv32/mem_do_prefetch_7398 ),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/reg_out [11]),
    .I3(\picorv32/latched_store_latched_branch_AND_1175_o ),
    .I4(\picorv32/reg_next_pc_11_7526 ),
    .I5(\picorv32/reg_op1_11_7262 ),
    .O(\picorv32/mem_la_addr [11])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr31  (
    .I0(\picorv32/mem_do_prefetch_7398 ),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/reg_out [12]),
    .I3(\picorv32/latched_store_latched_branch_AND_1175_o ),
    .I4(\picorv32/reg_next_pc_12_7527 ),
    .I5(\picorv32/reg_op1_12_7263 ),
    .O(\picorv32/mem_la_addr [12])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr41  (
    .I0(\picorv32/mem_do_prefetch_7398 ),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/reg_out [13]),
    .I3(\picorv32/latched_store_latched_branch_AND_1175_o ),
    .I4(\picorv32/reg_next_pc_13_7528 ),
    .I5(\picorv32/reg_op1_13_7264 ),
    .O(\picorv32/mem_la_addr [13])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr51  (
    .I0(\picorv32/mem_do_prefetch_7398 ),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/reg_out [14]),
    .I3(\picorv32/latched_store_latched_branch_AND_1175_o ),
    .I4(\picorv32/reg_next_pc_14_7529 ),
    .I5(\picorv32/reg_op1_14_7265 ),
    .O(\picorv32/mem_la_addr [14])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr61  (
    .I0(\picorv32/mem_do_prefetch_7398 ),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/reg_out [15]),
    .I3(\picorv32/latched_store_latched_branch_AND_1175_o ),
    .I4(\picorv32/reg_next_pc_15_7530 ),
    .I5(\picorv32/reg_op1_15_7266 ),
    .O(\picorv32/mem_la_addr [15])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr71  (
    .I0(\picorv32/mem_do_prefetch_7398 ),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/reg_out [16]),
    .I3(\picorv32/latched_store_latched_branch_AND_1175_o ),
    .I4(\picorv32/reg_next_pc_16_7531 ),
    .I5(\picorv32/reg_op1_16_7267 ),
    .O(\picorv32/mem_la_addr [16])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr81  (
    .I0(\picorv32/mem_do_prefetch_7398 ),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/reg_out [17]),
    .I3(\picorv32/latched_store_latched_branch_AND_1175_o ),
    .I4(\picorv32/reg_next_pc_17_7532 ),
    .I5(\picorv32/reg_op1_17_7268 ),
    .O(\picorv32/mem_la_addr [17])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr91  (
    .I0(\picorv32/mem_do_prefetch_7398 ),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/reg_out [18]),
    .I3(\picorv32/latched_store_latched_branch_AND_1175_o ),
    .I4(\picorv32/reg_next_pc_18_7533 ),
    .I5(\picorv32/reg_op1_18_7269 ),
    .O(\picorv32/mem_la_addr [18])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr101  (
    .I0(\picorv32/mem_do_prefetch_7398 ),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/reg_out [19]),
    .I3(\picorv32/latched_store_latched_branch_AND_1175_o ),
    .I4(\picorv32/reg_next_pc_19_7534 ),
    .I5(\picorv32/reg_op1_19_7270 ),
    .O(\picorv32/mem_la_addr [19])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr111  (
    .I0(\picorv32/mem_do_prefetch_7398 ),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/reg_out [20]),
    .I3(\picorv32/latched_store_latched_branch_AND_1175_o ),
    .I4(\picorv32/reg_next_pc_20_7535 ),
    .I5(\picorv32/reg_op1_20_7271 ),
    .O(\picorv32/mem_la_addr [20])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr121  (
    .I0(\picorv32/mem_do_prefetch_7398 ),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/reg_out [21]),
    .I3(\picorv32/latched_store_latched_branch_AND_1175_o ),
    .I4(\picorv32/reg_next_pc_21_7536 ),
    .I5(\picorv32/reg_op1_21_7272 ),
    .O(\picorv32/mem_la_addr [21])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr131  (
    .I0(\picorv32/mem_do_prefetch_7398 ),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/reg_out [22]),
    .I3(\picorv32/latched_store_latched_branch_AND_1175_o ),
    .I4(\picorv32/reg_next_pc_22_7537 ),
    .I5(\picorv32/reg_op1_22_7273 ),
    .O(\picorv32/mem_la_addr [22])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr141  (
    .I0(\picorv32/mem_do_prefetch_7398 ),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/reg_out [23]),
    .I3(\picorv32/latched_store_latched_branch_AND_1175_o ),
    .I4(\picorv32/reg_next_pc_23_7538 ),
    .I5(\picorv32/reg_op1_23_7274 ),
    .O(\picorv32/mem_la_addr [23])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr151  (
    .I0(\picorv32/mem_do_prefetch_7398 ),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/reg_out [24]),
    .I3(\picorv32/latched_store_latched_branch_AND_1175_o ),
    .I4(\picorv32/reg_next_pc_24_7539 ),
    .I5(\picorv32/reg_op1_24_7275 ),
    .O(\picorv32/mem_la_addr [24])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr161  (
    .I0(\picorv32/mem_do_prefetch_7398 ),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/reg_out [25]),
    .I3(\picorv32/latched_store_latched_branch_AND_1175_o ),
    .I4(\picorv32/reg_next_pc_25_7540 ),
    .I5(\picorv32/reg_op1_25_7276 ),
    .O(\picorv32/mem_la_addr [25])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr171  (
    .I0(\picorv32/mem_do_prefetch_7398 ),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/reg_out [26]),
    .I3(\picorv32/latched_store_latched_branch_AND_1175_o ),
    .I4(\picorv32/reg_next_pc_26_7541 ),
    .I5(\picorv32/reg_op1_26_7277 ),
    .O(\picorv32/mem_la_addr [26])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr181  (
    .I0(\picorv32/mem_do_prefetch_7398 ),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/reg_out [27]),
    .I3(\picorv32/latched_store_latched_branch_AND_1175_o ),
    .I4(\picorv32/reg_next_pc_27_7542 ),
    .I5(\picorv32/reg_op1_27_7278 ),
    .O(\picorv32/mem_la_addr [27])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr191  (
    .I0(\picorv32/mem_do_prefetch_7398 ),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/reg_out [28]),
    .I3(\picorv32/latched_store_latched_branch_AND_1175_o ),
    .I4(\picorv32/reg_next_pc_28_7543 ),
    .I5(\picorv32/reg_op1_28_7279 ),
    .O(\picorv32/mem_la_addr [28])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr201  (
    .I0(\picorv32/mem_do_prefetch_7398 ),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/reg_out [29]),
    .I3(\picorv32/latched_store_latched_branch_AND_1175_o ),
    .I4(\picorv32/reg_next_pc_29_7544 ),
    .I5(\picorv32/reg_op1_29_7280 ),
    .O(\picorv32/mem_la_addr [29])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr211  (
    .I0(\picorv32/mem_do_prefetch_7398 ),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/reg_out [2]),
    .I3(\picorv32/latched_store_latched_branch_AND_1175_o ),
    .I4(\picorv32/reg_next_pc_2_7517 ),
    .I5(\picorv32/reg_op1_2_7253 ),
    .O(\picorv32/mem_la_addr [2])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr221  (
    .I0(\picorv32/mem_do_prefetch_7398 ),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/reg_out [30]),
    .I3(\picorv32/latched_store_latched_branch_AND_1175_o ),
    .I4(\picorv32/reg_next_pc_30_7545 ),
    .I5(\picorv32/reg_op1_30_7281 ),
    .O(\picorv32/mem_la_addr [30])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr231  (
    .I0(\picorv32/mem_do_prefetch_7398 ),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/reg_out [31]),
    .I3(\picorv32/latched_store_latched_branch_AND_1175_o ),
    .I4(\picorv32/reg_next_pc_31_7546 ),
    .I5(\picorv32/reg_op1_31_7282 ),
    .O(\picorv32/mem_la_addr [31])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr241  (
    .I0(\picorv32/mem_do_prefetch_7398 ),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/reg_out [3]),
    .I3(\picorv32/latched_store_latched_branch_AND_1175_o ),
    .I4(\picorv32/reg_next_pc_3_7518 ),
    .I5(\picorv32/reg_op1_3_7254 ),
    .O(\picorv32/mem_la_addr [3])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr251  (
    .I0(\picorv32/mem_do_prefetch_7398 ),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/reg_out [4]),
    .I3(\picorv32/latched_store_latched_branch_AND_1175_o ),
    .I4(\picorv32/reg_next_pc_4_7519 ),
    .I5(\picorv32/reg_op1_4_7255 ),
    .O(\picorv32/mem_la_addr [4])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr261  (
    .I0(\picorv32/mem_do_prefetch_7398 ),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/reg_out [5]),
    .I3(\picorv32/latched_store_latched_branch_AND_1175_o ),
    .I4(\picorv32/reg_next_pc_5_7520 ),
    .I5(\picorv32/reg_op1_5_7256 ),
    .O(\picorv32/mem_la_addr [5])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr271  (
    .I0(\picorv32/mem_do_prefetch_7398 ),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/reg_out [6]),
    .I3(\picorv32/latched_store_latched_branch_AND_1175_o ),
    .I4(\picorv32/reg_next_pc_6_7521 ),
    .I5(\picorv32/reg_op1_6_7257 ),
    .O(\picorv32/mem_la_addr [6])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr281  (
    .I0(\picorv32/mem_do_prefetch_7398 ),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/reg_out [7]),
    .I3(\picorv32/latched_store_latched_branch_AND_1175_o ),
    .I4(\picorv32/reg_next_pc_7_7522 ),
    .I5(\picorv32/reg_op1_7_7258 ),
    .O(\picorv32/mem_la_addr [7])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr291  (
    .I0(\picorv32/mem_do_prefetch_7398 ),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/reg_out [8]),
    .I3(\picorv32/latched_store_latched_branch_AND_1175_o ),
    .I4(\picorv32/reg_next_pc_8_7523 ),
    .I5(\picorv32/reg_op1_8_7259 ),
    .O(\picorv32/mem_la_addr [8])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr301  (
    .I0(\picorv32/mem_do_prefetch_7398 ),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/reg_out [9]),
    .I3(\picorv32/latched_store_latched_branch_AND_1175_o ),
    .I4(\picorv32/reg_next_pc_9_7524 ),
    .I5(\picorv32/reg_op1_9_7260 ),
    .O(\picorv32/mem_la_addr [9])
  );
  LUT4 #(
    .INIT ( 16'hBBB0 ))
  \picorv32/Mmux_is_beq_bne_blt_bge_bltu_bgeu_GND_2_o_MUX_1805_o11  (
    .I0(\picorv32/decoder_pseudo_trigger_7578 ),
    .I1(\picorv32/decoder_trigger_7582 ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7416 ),
    .I3(\picorv32/out81_6042 ),
    .O(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_GND_2_o_MUX_1805_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT72  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT7 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT62  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT6 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT52  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT5 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT42  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT4 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT32  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT3 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT12  (
    .I0(\basesoc_interface_adr[12] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[9] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT1 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAEAFFFFFFFF ))
  basesoc_wait_inv_SW1 (
    .I0(basesoc_sram_bus_ack_848),
    .I1(\basesoc_tag_do_tag[22]_GND_1_o_equal_824_o ),
    .I2(cache_state_FSM_FFd3_4785),
    .I3(cache_state_FSM_FFd2_4786),
    .I4(spiflash_bus_ack_2282),
    .I5(\picorv32/mem_valid_462 ),
    .O(N948)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFEEF ))
  basesoc_wait_inv (
    .I0(basesoc_bus_wishbone_ack_1364),
    .I1(basesoc_rom_bus_ack_847),
    .I2(basesoc_grant_2333),
    .I3(\picorv32/mem_instr_463 ),
    .I4(basesoc_done),
    .I5(N948),
    .O(basesoc_wait_inv_4134)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<0>2_SW0  (
    .I0(\picorv32/_n1425 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<0> ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .O(N950)
  );
  LUT6 #(
    .INIT ( 64'h4062404040404040 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<0>2  (
    .I0(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(N950),
    .I3(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I4(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I5(\picorv32/reg_op1_1_6492 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<0>2_8383 )
  );
  LUT6 #(
    .INIT ( 64'h55575555FFFFFFFF ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we1_SW1 (
    .I0(litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I5(\picorv32/mem_addr [11]),
    .O(N952)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we1 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1834),
    .I5(N952),
    .O(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<4>_SW1  (
    .I0(\picorv32/decoded_imm [4]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<4> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N954)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<4>  (
    .I0(\picorv32/reg_op2_4_6761 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(N954),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<4>_6559 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<3>_SW1  (
    .I0(\picorv32/decoded_imm [3]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<3> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N956)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<3>  (
    .I0(\picorv32/reg_op2_3_6760 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(N956),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<3>_6558 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<2>_SW1  (
    .I0(\picorv32/decoded_imm [2]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<2> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N958)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<2>  (
    .I0(\picorv32/reg_op2_2_6759 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(N958),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<2>_6557 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<1>_SW1  (
    .I0(\picorv32/decoded_imm [1]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<1> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N960)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<1>  (
    .I0(\picorv32/reg_op2_1_6758 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(N960),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<1>_6556 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<5>_SW1  (
    .I0(\picorv32/decoded_imm [5]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<5> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N962)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<5>  (
    .I0(\picorv32/reg_op2_5_6762 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(N962),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<5>_6560 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<6>_SW1  (
    .I0(\picorv32/decoded_imm [6]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<6> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N964)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<6>  (
    .I0(\picorv32/reg_op2_6_6763 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(N964),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<6>_6561 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<7>_SW1  (
    .I0(\picorv32/decoded_imm [7]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<7> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N966)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<7>  (
    .I0(\picorv32/reg_op2_7_6764 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(N966),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<7>_6562 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<8>_SW1  (
    .I0(\picorv32/decoded_imm [8]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<8> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N968)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<8>  (
    .I0(\picorv32/reg_op2_8_7229 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(N968),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<8>_6563 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<9>_SW1  (
    .I0(\picorv32/decoded_imm [9]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<9> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N970)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<9>  (
    .I0(\picorv32/reg_op2_9_7230 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(N970),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<9>_6564 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<10>_SW1  (
    .I0(\picorv32/decoded_imm [10]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<10> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N972)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<10>  (
    .I0(\picorv32/reg_op2_10_7231 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(N972),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<10>_6565 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<11>_SW1  (
    .I0(\picorv32/decoded_imm [11]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<11> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N974)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<11>  (
    .I0(\picorv32/reg_op2_11_7232 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(N974),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<11>_6566 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<12>_SW1  (
    .I0(\picorv32/decoded_imm [12]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<12> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N976)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<12>  (
    .I0(\picorv32/reg_op2_12_7233 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(N976),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<12>_6567 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<13>_SW1  (
    .I0(\picorv32/decoded_imm [13]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<13> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N9781)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<13>  (
    .I0(\picorv32/reg_op2_13_7234 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(N9781),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<13>_6568 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<14>_SW1  (
    .I0(\picorv32/decoded_imm [14]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<14> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N9801)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<14>  (
    .I0(\picorv32/reg_op2_14_7235 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(N9801),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<14>_6569 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<15>_SW1  (
    .I0(\picorv32/decoded_imm [15]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<15> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N9821)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<15>  (
    .I0(\picorv32/reg_op2_15_7236 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(N9821),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<15>_6570 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<16>_SW1  (
    .I0(\picorv32/decoded_imm [16]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<16> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N9841)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<16>  (
    .I0(\picorv32/reg_op2_16_7237 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(N9841),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<16>_6571 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<17>_SW1  (
    .I0(\picorv32/decoded_imm [17]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<17> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N9861)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<17>  (
    .I0(\picorv32/reg_op2_17_7238 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(N9861),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<17>_6572 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<18>_SW1  (
    .I0(\picorv32/decoded_imm [18]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<18> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N9881)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<18>  (
    .I0(\picorv32/reg_op2_18_7239 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(N9881),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<18>_6573 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<19>_SW1  (
    .I0(\picorv32/decoded_imm [19]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<19> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N9901)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<19>  (
    .I0(\picorv32/reg_op2_19_7240 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(N9901),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<19>_6574 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<20>_SW1  (
    .I0(\picorv32/decoded_imm [20]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<20> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N9921)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<20>  (
    .I0(\picorv32/reg_op2_20_7241 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(N9921),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<20>_6575 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<21>_SW1  (
    .I0(\picorv32/decoded_imm [21]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<21> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N9941)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<21>  (
    .I0(\picorv32/reg_op2_21_7242 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(N9941),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<21>_6576 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<22>_SW1  (
    .I0(\picorv32/decoded_imm [22]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<22> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N9961)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<22>  (
    .I0(\picorv32/reg_op2_22_7243 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(N9961),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<22>_6577 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<23>_SW1  (
    .I0(\picorv32/decoded_imm [23]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<23> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N9981)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<23>  (
    .I0(\picorv32/reg_op2_23_7244 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(N9981),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<23>_6578 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<24>_SW1  (
    .I0(\picorv32/decoded_imm [24]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<24> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N10001)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<24>  (
    .I0(\picorv32/reg_op2_24_7245 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(N10001),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<24>_6579 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<25>_SW1  (
    .I0(\picorv32/decoded_imm [25]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<25> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N10021)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<25>  (
    .I0(\picorv32/reg_op2_25_7246 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(N10021),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<25>_6580 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<26>_SW1  (
    .I0(\picorv32/decoded_imm [26]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<26> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N10041)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<26>  (
    .I0(\picorv32/reg_op2_26_7247 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(N10041),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<26>_6581 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<27>_SW1  (
    .I0(\picorv32/decoded_imm [27]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<27> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N10061)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<27>  (
    .I0(\picorv32/reg_op2_27_7248 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(N10061),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<27>_6582 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<28>_SW1  (
    .I0(\picorv32/decoded_imm [28]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<28> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N10081)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<28>  (
    .I0(\picorv32/reg_op2_28_7249 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(N10081),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<28>_6583 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<29>_SW1  (
    .I0(\picorv32/decoded_imm [29]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<29> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N10101)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<29>  (
    .I0(\picorv32/reg_op2_29_7250 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(N10101),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<29>_6584 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<30>_SW1  (
    .I0(\picorv32/decoded_imm [30]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<30> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N1012)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<30>  (
    .I0(\picorv32/reg_op2_30_7251 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(N1012),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<30>_6585 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<31>_SW1  (
    .I0(\picorv32/decoded_imm [31]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7455 ),
    .I2(\picorv32/is_lui_auipc_jal_7654 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<31> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N1014)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<31>  (
    .I0(\picorv32/reg_op2_31_7252 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(N1014),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<31>_6586 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFF7FF ))
  \multiplexer_state_FSM_FFd2-In5_SW0  (
    .I0(\multiplexer_state_FSM_FFd2-In1_8193 ),
    .I1(\multiplexer_state_FSM_FFd2-In2_8194 ),
    .I2(multiplexer_state_FSM_FFd2_1312),
    .I3(\multiplexer_state_FSM_FFd2-In3_8195 ),
    .I4(bankmachine7_state_FSM_FFd3_4825),
    .O(N1016)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \multiplexer_state_FSM_FFd2-In5  (
    .I0(bankmachine7_state_FSM_FFd2_4826),
    .I1(bankmachine7_state_FSM_FFd1_1293),
    .I2(bankmachine0_state_FSM_FFd3_4795),
    .I3(bankmachine6_state_FSM_FFd3_4820),
    .I4(N1016),
    .I5(_n7064),
    .O(\multiplexer_state_FSM_FFd2-In5_8196 )
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_cy<2>12  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .O(Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_cy[2])
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_cy<2>12  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .O(Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_cy[2])
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_cy<2>12  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .O(Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_cy[2])
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_suart_tx_fifo_level0_cy<2>12  (
    .I0(suart_tx_fifo_wrport_we),
    .I1(suart_tx_fifo_level0[1]),
    .I2(suart_tx_fifo_level0[0]),
    .I3(suart_tx_fifo_level0[2]),
    .O(Mcount_suart_tx_fifo_level0_cy[2])
  );
  LUT5 #(
    .INIT ( 32'hF3FFA2AA ))
  basesoc_sdram_trrdcon_ready_glue_rst (
    .I0(basesoc_sdram_trrdcon_ready_2331),
    .I1(basesoc_sdram_choose_cmd_cmd_payload_ras_basesoc_sdram_choose_cmd_cmd_payload_we_AND_279_o),
    .I2(sys_rst),
    .I3(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .I4(basesoc_sdram_trrdcon_count_2330),
    .O(basesoc_sdram_trrdcon_ready_glue_rst_8631)
  );
  LUT6 #(
    .INIT ( 64'h5555111426224446 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT222  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\basesoc_interface_adr[4] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT221 )
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  basesoc_grant_glue_set (
    .I0(\picorv32/mem_valid_462 ),
    .I1(basesoc_grant_2333),
    .I2(\picorv32/mem_instr_463 ),
    .O(basesoc_grant_glue_set_8635)
  );
  LUT4 #(
    .INIT ( 16'h6CC9 ))
  \Mcount_suart_rx_fifo_level0_xor<4>11  (
    .I0(suart_rx_fifo_wrport_we),
    .I1(suart_rx_fifo_level0[4]),
    .I2(suart_rx_fifo_level0[3]),
    .I3(Mcount_suart_rx_fifo_level0_cy[2]),
    .O(\Result<4>4 )
  );
  LUT6 #(
    .INIT ( 64'h287FAAFF282AAAAA ))
  suart_rx_busy_glue_set (
    .I0(suart_rx_busy_2275),
    .I1(suart_rx_bitcount[3]),
    .I2(suart_rx_bitcount[0]),
    .I3(xilinxmultiregimpl2_regs1_10),
    .I4(GND_1_o_GND_1_o_MUX_749_o1),
    .I5(suart_rx_r_23),
    .O(suart_rx_busy_glue_set_8601)
  );
  LUT6 #(
    .INIT ( 64'h4DB2B2B2B24D4D4D ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I2(\Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_cy<2>1 ),
    .I3(litedramwishbone2native_state_FSM_FFd3_2907),
    .I4(basesoc_port_cmd_ready4),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .O(\Result<3>10 )
  );
  LUT6 #(
    .INIT ( 64'hFFEEFFEEFFEEEFFE ))
  basesoc_sdram_time0_2_glue_set (
    .I0(array_muxed17_INV_395_o2),
    .I1(multiplexer_state_FSM_FFd3_1313),
    .I2(basesoc_sdram_max_time0_inv),
    .I3(basesoc_sdram_time0[2]),
    .I4(basesoc_sdram_time0[0]),
    .I5(basesoc_sdram_time0[1]),
    .O(basesoc_sdram_time0_2_glue_set_8670)
  );
  LUT6 #(
    .INIT ( 64'hF7F700F780800080 ))
  suart_tx_glue_rst (
    .I0(suart_uart_clk_txen_941),
    .I1(suart_tx_busy_2273),
    .I2(\suart_tx_reg[0]_PWR_1_o_MUX_730_o ),
    .I3(suart_sink_valid_suart_sink_ready_AND_997_o),
    .I4(sys_rst),
    .I5(suart_tx_2274),
    .O(suart_tx_glue_rst_8638)
  );
  LUT6 #(
    .INIT ( 64'h0404044400000040 ))
  \picorv32/mem_do_prefetch_rstpot1  (
    .I0(\picorv32/mem_xfer_mem_state[1]_OR_564_o ),
    .I1(sys_rst_INV_494_o_3260),
    .I2(\picorv32/_n1343_inv ),
    .I3(\picorv32/instr_jalr_7285 ),
    .I4(\picorv32/instr_retirq_7502 ),
    .I5(\picorv32/mem_do_prefetch_7398 ),
    .O(\picorv32/mem_do_prefetch_rstpot1_8837 )
  );
  LUT6 #(
    .INIT ( 64'hAEAAAAAAA2AAAAAA ))
  basesoc_eventmanager_storage_full_rstpot (
    .I0(basesoc_eventmanager_storage_full_2255),
    .I1(basesoc_csrbankarray_csrbank6_sel_basesoc_csrbankarray_interface6_bank_bus_we_AND_770_o),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .I5(basesoc_interface_dat_w[0]),
    .O(basesoc_eventmanager_storage_full_rstpot_8823)
  );
  LUT4 #(
    .INIT ( 16'hF999 ))
  basesoc_sdram_trrdcon_count_glue_set (
    .I0(basesoc_sdram_trrdcon_count_2330),
    .I1(basesoc_sdram_trrdcon_ready_2331),
    .I2(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .I3(basesoc_sdram_choose_cmd_cmd_payload_ras_basesoc_sdram_choose_cmd_cmd_payload_we_AND_279_o),
    .O(basesoc_sdram_trrdcon_count_glue_set_8661)
  );
  LUT5 #(
    .INIT ( 32'hFFFF1011 ))
  \picorv32/mem_instr_rstpot1_SW1  (
    .I0(\picorv32/mem_do_prefetch_7398 ),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/mem_do_rdata_7506 ),
    .I3(\picorv32/mem_instr_463 ),
    .I4(\picorv32/mem_do_wdata_7505 ),
    .O(N1018)
  );
  LUT6 #(
    .INIT ( 64'hAAAAA8AAAAAAABAA ))
  \picorv32/mem_instr_rstpot1  (
    .I0(\picorv32/mem_instr_463 ),
    .I1(\picorv32/mem_state [0]),
    .I2(\picorv32/mem_state [1]),
    .I3(sys_rst_INV_494_o_3260),
    .I4(\picorv32/trap_7579 ),
    .I5(N1018),
    .O(\picorv32/mem_instr_rstpot1_8838 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \picorv32/is_lui_auipc_jal_jalr_addi_add_sub_rstpot_SW1  (
    .I0(\picorv32/instr_jal_7295 ),
    .I1(\picorv32/instr_jalr_7285 ),
    .I2(\picorv32/instr_lui_7297 ),
    .I3(\picorv32/instr_sub_7406 ),
    .O(N1020)
  );
  LUT6 #(
    .INIT ( 64'hAAAAA8AAFFFFFCFF ))
  \picorv32/is_lui_auipc_jal_jalr_addi_add_sub_rstpot  (
    .I0(\picorv32/decoder_pseudo_trigger_7578 ),
    .I1(\picorv32/instr_addi_7411 ),
    .I2(\picorv32/instr_add_7407 ),
    .I3(N1020),
    .I4(\picorv32/instr_auipc_7296 ),
    .I5(\picorv32/decoder_trigger_7582 ),
    .O(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_rstpot_8832 )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/Mmux_mem_rdata_latched[6]_PWR_11_o_mux_171_OUT11  (
    .I0(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1097_o ),
    .I1(\picorv32/mem_rdata_q [15]),
    .I2(\picorv32/mem_valid_462 ),
    .I3(basesoc_picorv32_mem_ready),
    .I4(basesoc_done_mmx_out22),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/Mmux_mem_rdata_latched[6]_PWR_11_o_mux_171_OUT21  (
    .I0(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1097_o ),
    .I1(\picorv32/mem_rdata_q [16]),
    .I2(\picorv32/mem_valid_462 ),
    .I3(basesoc_picorv32_mem_ready),
    .I4(basesoc_done_mmx_out23),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/Mmux_mem_rdata_latched[6]_PWR_11_o_mux_171_OUT31  (
    .I0(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1097_o ),
    .I1(\picorv32/mem_rdata_q [17]),
    .I2(\picorv32/mem_valid_462 ),
    .I3(basesoc_picorv32_mem_ready),
    .I4(basesoc_done_mmx_out24),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/Mmux_mem_rdata_latched[6]_PWR_11_o_mux_171_OUT41  (
    .I0(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1097_o ),
    .I1(\picorv32/mem_rdata_q [18]),
    .I2(\picorv32/mem_valid_462 ),
    .I3(basesoc_picorv32_mem_ready),
    .I4(basesoc_done_mmx_out25),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/Mmux_mem_rdata_latched[6]_PWR_11_o_mux_171_OUT51  (
    .I0(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1097_o ),
    .I1(\picorv32/mem_rdata_q [19]),
    .I2(\picorv32/mem_valid_462 ),
    .I3(basesoc_picorv32_mem_ready),
    .I4(basesoc_done_mmx_out27),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hAA6AAAAA55955555 ))
  \Mcount_suart_tx_fifo_level0_xor<3>11  (
    .I0(suart_tx_fifo_level0[3]),
    .I1(basesoc_csrbankarray_csrbank7_sel),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .I3(suart_tx_trigger),
    .I4(basesoc_interface_we_1271),
    .I5(Mcount_suart_tx_fifo_level0_cy[2]),
    .O(\Result<3>6 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA8AAAEEEE8AAA ))
  \picorv32/Mmux_cpu_state[7]_mem_do_rinst_MUX_2273_o13_SW0  (
    .I0(\picorv32/mem_do_rinst_7365 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7416 ),
    .I3(\picorv32/alu_out_0_6926 ),
    .I4(N904),
    .I5(\picorv32/mem_do_prefetch_7398 ),
    .O(N1022)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \picorv32/Mmux_cpu_state[7]_mem_do_rinst_MUX_2273_o13  (
    .I0(sys_rst_INV_494_o_3260),
    .I1(\picorv32/mem_xfer_mem_state[1]_OR_564_o ),
    .I2(N1022),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_MUX_2273_o )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd3-In1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd4_1307),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6013 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_6014 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6012 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6011 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd3-In2_8077 )
  );
  LUT6 #(
    .INIT ( 64'h1111111111011111 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1101  (
    .I0(_n11535),
    .I1(_n11528),
    .I2(basesoc_csrbankarray_csrbank6_reload1_re11_FRB_5730),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\basesoc_interface_adr[4] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT110 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1121  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(_n11535),
    .I2(basesoc_csrbankarray_csrbank6_reload1_re11_FRB_5730),
    .I3(_n11528),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\basesoc_interface_adr[5] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT112 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank6_sel_basesoc_csrbankarray_interface6_bank_bus_we_AND_770_o1 (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[9] ),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[13] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(basesoc_interface_we_1271),
    .O(basesoc_csrbankarray_csrbank6_sel_basesoc_csrbankarray_interface6_bank_bus_we_AND_770_o)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable)
  );
  LUT6 #(
    .INIT ( 64'hA8AA8A82AAAAAAAA ))
  basesoc_sdram_choose_req_grant_SF901 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_6015 ),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I2(array_muxed17_INV_395_o2),
    .I3(multiplexer_state_FSM_FFd3_1313),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine5_cmd_valid),
    .O(basesoc_sdram_choose_req_grant_SF90)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we1 (
    .I0(basesoc_port_cmd_ready32_5874),
    .I1(litedramwishbone2native_state_FSM_FFd3_2907),
    .I2(\picorv32/mem_addr [12]),
    .I3(_n6525[0]),
    .I4(\picorv32/mem_addr [11]),
    .I5(basesoc_port_cmd_ready42_8277),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we)
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>21  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>2_6054 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_610_o1 (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(basesoc_interface_we_1271),
    .O(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_610_o)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \basesoc_slave_sel<0><30>2  (
    .I0(\basesoc_slave_sel<0><30>11_5865 ),
    .I1(\picorv32/mem_addr [24]),
    .I2(\picorv32/mem_addr [29]),
    .I3(\basesoc_slave_sel<0><30>12_8001 ),
    .I4(\basesoc_slave_sel<0><30>13_8002 ),
    .O(basesoc_slave_sel[0])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \basesoc_sdram_generator_counter[5]_PWR_1_o_equal_1752_o<5>1  (
    .I0(basesoc_sdram_generator_counter[5]),
    .I1(basesoc_sdram_generator_counter[0]),
    .I2(basesoc_sdram_generator_counter[1]),
    .I3(basesoc_sdram_generator_counter[2]),
    .I4(basesoc_sdram_generator_counter[3]),
    .I5(basesoc_sdram_generator_counter[4]),
    .O(\basesoc_sdram_generator_counter[5]_PWR_1_o_equal_1752_o )
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \picorv32/_n1371<0>1  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/is_lb_lh_lw_lbu_lhu_7284 ),
    .I2(\picorv32/is_alu_reg_imm_7283 ),
    .I3(\picorv32/instr_jalr_7285 ),
    .O(\picorv32/_n1371 [0])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000100 ))
  basesoc_sdram_choose_cmd_cmd_payload_ras_basesoc_sdram_choose_cmd_cmd_payload_we_AND_279_o1 (
    .I0(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1_8046),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas3_8048),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas5_8050),
    .I3(basesoc_sdram_choose_cmd_cmd_payload_ras),
    .I4(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas7_8052),
    .I5(basesoc_sdram_choose_cmd_cmd_payload_we),
    .O(basesoc_sdram_choose_cmd_cmd_payload_ras_basesoc_sdram_choose_cmd_cmd_payload_we_AND_279_o)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n10744_inv1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(_n10744_inv)
  );
  LUT4 #(
    .INIT ( 16'h91FF ))
  basesoc_sdram_choose_req_ce1 (
    .I0(multiplexer_state_FSM_FFd2_1312),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd3_1313),
    .I3(rhs_array_muxed6),
    .O(basesoc_sdram_choose_req_ce)
  );
  LUT4 #(
    .INIT ( 16'h8202 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_246_o1 (
    .I0(rhs_array_muxed6),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd2_1312),
    .I3(multiplexer_state_FSM_FFd3_1313),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_246_o)
  );
  LUT6 #(
    .INIT ( 64'h8880808000808080 ))
  \picorv32/mem_rdata_latched[6]_PWR_11_o_equal_156_o<6>1  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [3]),
    .I1(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_1096_o1 ),
    .I2(\picorv32/mem_rdata_q [2]),
    .I3(\picorv32/mem_valid_462 ),
    .I4(basesoc_picorv32_mem_ready),
    .I5(basesoc_done_mmx_out5),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_equal_156_o )
  );
  LUT5 #(
    .INIT ( 32'h88808888 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In41  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5951 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I2(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I3(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine2_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_5911 )
  );
  LUT5 #(
    .INIT ( 32'h88808888 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In12  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5953 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5955 ),
    .I2(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine1_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1_5913 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  suart_tx_fifo_wrport_we1 (
    .I0(basesoc_interface_we_1271),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_csrbankarray_csrbank7_sel),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(suart_tx_trigger),
    .O(suart_tx_fifo_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<2>1  (
    .I0(\picorv32/reg_next_pc_2_7517 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<2> ),
    .O(\picorv32/_n1416 [2])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<5>1  (
    .I0(\picorv32/reg_next_pc_5_7520 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<5> ),
    .O(\picorv32/_n1416 [5])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<6>1  (
    .I0(\picorv32/reg_next_pc_6_7521 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<6> ),
    .O(\picorv32/_n1416 [6])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<7>1  (
    .I0(\picorv32/reg_next_pc_7_7522 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<7> ),
    .O(\picorv32/_n1416 [7])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<8>1  (
    .I0(\picorv32/reg_next_pc_8_7523 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<8> ),
    .O(\picorv32/_n1416 [8])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<9>1  (
    .I0(\picorv32/reg_next_pc_9_7524 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<9> ),
    .O(\picorv32/_n1416 [9])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<10>1  (
    .I0(\picorv32/reg_next_pc_10_7525 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<10> ),
    .O(\picorv32/_n1416 [10])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<11>1  (
    .I0(\picorv32/reg_next_pc_11_7526 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<11> ),
    .O(\picorv32/_n1416 [11])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<12>1  (
    .I0(\picorv32/reg_next_pc_12_7527 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<12> ),
    .O(\picorv32/_n1416 [12])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<13>1  (
    .I0(\picorv32/reg_next_pc_13_7528 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<13> ),
    .O(\picorv32/_n1416 [13])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<14>1  (
    .I0(\picorv32/reg_next_pc_14_7529 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<14> ),
    .O(\picorv32/_n1416 [14])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<15>1  (
    .I0(\picorv32/reg_next_pc_15_7530 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<15> ),
    .O(\picorv32/_n1416 [15])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<16>1  (
    .I0(\picorv32/reg_next_pc_16_7531 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<16> ),
    .O(\picorv32/_n1416 [16])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<17>1  (
    .I0(\picorv32/reg_next_pc_17_7532 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<17> ),
    .O(\picorv32/_n1416 [17])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<18>1  (
    .I0(\picorv32/reg_next_pc_18_7533 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<18> ),
    .O(\picorv32/_n1416 [18])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<19>1  (
    .I0(\picorv32/reg_next_pc_19_7534 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<19> ),
    .O(\picorv32/_n1416 [19])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<20>1  (
    .I0(\picorv32/reg_next_pc_20_7535 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<20> ),
    .O(\picorv32/_n1416 [20])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<21>1  (
    .I0(\picorv32/reg_next_pc_21_7536 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<21> ),
    .O(\picorv32/_n1416 [21])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<22>1  (
    .I0(\picorv32/reg_next_pc_22_7537 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<22> ),
    .O(\picorv32/_n1416 [22])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<23>1  (
    .I0(\picorv32/reg_next_pc_23_7538 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<23> ),
    .O(\picorv32/_n1416 [23])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<24>1  (
    .I0(\picorv32/reg_next_pc_24_7539 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<24> ),
    .O(\picorv32/_n1416 [24])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<25>1  (
    .I0(\picorv32/reg_next_pc_25_7540 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<25> ),
    .O(\picorv32/_n1416 [25])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<26>1  (
    .I0(\picorv32/reg_next_pc_26_7541 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<26> ),
    .O(\picorv32/_n1416 [26])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<27>1  (
    .I0(\picorv32/reg_next_pc_27_7542 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<27> ),
    .O(\picorv32/_n1416 [27])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<28>1  (
    .I0(\picorv32/reg_next_pc_28_7543 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<28> ),
    .O(\picorv32/_n1416 [28])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<29>1  (
    .I0(\picorv32/reg_next_pc_29_7544 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<29> ),
    .O(\picorv32/_n1416 [29])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<30>1  (
    .I0(\picorv32/reg_next_pc_30_7545 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<30> ),
    .O(\picorv32/_n1416 [30])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<31>1  (
    .I0(\picorv32/reg_next_pc_31_7546 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/latched_branch_7514 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<31> ),
    .O(\picorv32/_n1416<31>1_8815 )
  );
  LUT6 #(
    .INIT ( 64'h2800000000000000 ))
  \spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o1  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I1(basesoc_grant_2333),
    .I2(\picorv32/mem_instr_463 ),
    .I3(\picorv32/mem_valid_462 ),
    .I4(basesoc_slave_sel[3]),
    .I5(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .O(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o )
  );
  LUT6 #(
    .INIT ( 64'h6AA96AB96AA96AA9 ))
  \Mcount_suart_rx_fifo_level0_xor<2>11  (
    .I0(suart_rx_fifo_level0[2]),
    .I1(suart_rx_fifo_level0[1]),
    .I2(suart_source_valid_942),
    .I3(suart_rx_fifo_level0[0]),
    .I4(suart_rx_fifo_level0[3]),
    .I5(suart_rx_fifo_level0[4]),
    .O(\Result<2>10 )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<9>4_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out16),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op1_1_6492 ),
    .I4(basesoc_done_mmx_out1),
    .O(N908)
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<8>4_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out15),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op1_1_6492 ),
    .I4(basesoc_done_mmx_out),
    .O(N910)
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<14>4_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out21),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op1_1_6492 ),
    .I4(basesoc_done_mmx_out7),
    .O(N912)
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<13>4_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out20),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op1_1_6492 ),
    .I4(basesoc_done_mmx_out6),
    .O(N9141)
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<12>4_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out19),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op1_1_6492 ),
    .I4(basesoc_done_mmx_out4),
    .O(N9161)
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<11>4_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out18),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op1_1_6492 ),
    .I4(basesoc_done_mmx_out3),
    .O(N9181)
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<10>4_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out17),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op1_1_6492 ),
    .I4(basesoc_done_mmx_out2),
    .O(N9201)
  );
  LUT5 #(
    .INIT ( 32'h6AAAA999 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_port_cmd_ready2_5883),
    .I3(basesoc_port_cmd_ready14_5876),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .O(\Result<2>18 )
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT23_SW0  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(basesoc_csrbankarray_csrbank6_reload1_re11_FRB_5730),
    .I4(\basesoc_interface_adr[4] ),
    .I5(dna_status[0]),
    .O(N9241)
  );
  LUT5 #(
    .INIT ( 32'hAA8AAA8E ))
  \picorv32/cpu_state[7]_latched_stalu_Select_518_o1  (
    .I0(\picorv32/latched_stalu_7515 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I4(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7416 ),
    .O(\picorv32/cpu_state[7]_latched_stalu_Select_518_o )
  );
  LUT6 #(
    .INIT ( 64'h001077770098FFFF ))
  \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_lut<2>  (
    .I0(\picorv32/latched_branch_7514 ),
    .I1(\picorv32/latched_store_7516 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I3(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I4(\picorv32/reg_next_pc_2_7517 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<2> ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_lut [2])
  );
  LUT6 #(
    .INIT ( 64'h5555555155555555 ))
  \Mmux_basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT11  (
    .I0(basesoc_sdram_generator_counter[0]),
    .I1(basesoc_sdram_generator_counter[5]),
    .I2(basesoc_sdram_generator_counter[2]),
    .I3(basesoc_sdram_generator_counter[3]),
    .I4(basesoc_sdram_generator_counter[4]),
    .I5(basesoc_sdram_generator_counter[1]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<4>5  (
    .I0(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<4>1_8371 ),
    .I3(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I4(\picorv32/irq_pending[4] ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<4>4_8374 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<3>5  (
    .I0(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<3>1_8375 ),
    .I3(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I4(\picorv32/irq_pending[3] ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<3>4_8378 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<1>5  (
    .I0(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<1>1_8379 ),
    .I3(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I4(\picorv32/irq_pending[1] ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<1>4_8382 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF54441000 ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>9  (
    .I0(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>3_8317 ),
    .I3(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I4(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>8_8322 ),
    .I5(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0> ),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o )
  );
  LUT6 #(
    .INIT ( 64'h0000100010000000 ))
  basesoc_sram_bus_ack_rstpot (
    .I0(basesoc_sram_bus_ack_848),
    .I1(sys_rst),
    .I2(\picorv32/mem_valid_462 ),
    .I3(basesoc_slave_sel[1]),
    .I4(\picorv32/mem_instr_463 ),
    .I5(basesoc_grant_2333),
    .O(basesoc_sram_bus_ack_rstpot_8828)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFE4FFFFFFFF ))
  basesoc_sdram_time1_3_glue_set (
    .I0(basesoc_sdram_max_time1_inv),
    .I1(basesoc_sdram_time1[3]),
    .I2(\Result<3>19 ),
    .I3(multiplexer_state_FSM_FFd1_1311),
    .I4(multiplexer_state_FSM_FFd2_1312),
    .I5(multiplexer_state_FSM_FFd3_1313),
    .O(basesoc_sdram_time1_3_glue_set_8667)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFE4 ))
  basesoc_sdram_time0_3_glue_set (
    .I0(basesoc_sdram_max_time0_inv),
    .I1(basesoc_sdram_time0[3]),
    .I2(\Result<3>18 ),
    .I3(multiplexer_state_FSM_FFd2_1312),
    .I4(multiplexer_state_FSM_FFd1_1311),
    .I5(multiplexer_state_FSM_FFd3_1313),
    .O(basesoc_sdram_time0_3_glue_set_8671)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFE4 ))
  basesoc_sdram_time0_4_glue_set (
    .I0(basesoc_sdram_max_time0_inv),
    .I1(basesoc_sdram_time0[4]),
    .I2(\Result<4>5 ),
    .I3(multiplexer_state_FSM_FFd2_1312),
    .I4(multiplexer_state_FSM_FFd1_1311),
    .I5(multiplexer_state_FSM_FFd3_1313),
    .O(basesoc_sdram_time0_4_glue_set_8672)
  );
  LUT6 #(
    .INIT ( 64'hAA6AAAAA55955555 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I1(litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we11),
    .I2(basesoc_port_cmd_ready2_5883),
    .I3(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o),
    .I4(_n6525[0]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>30 )
  );
  LUT6 #(
    .INIT ( 64'hAA6AAAAA55955555 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_port_cmd_ready131),
    .I2(basesoc_port_cmd_ready2_5883),
    .I3(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o),
    .I4(_n6525[0]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>33 )
  );
  LUT6 #(
    .INIT ( 64'h80080008FFFFFFFF ))
  _n10825_inv1 (
    .I0(rhs_array_muxed10),
    .I1(rhs_array_muxed6),
    .I2(multiplexer_state_FSM_FFd1_1311),
    .I3(multiplexer_state_FSM_FFd2_1312),
    .I4(multiplexer_state_FSM_FFd3_1313),
    .I5(basesoc_sdram_twtrcon_ready_2332),
    .O(_n10825_inv)
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>21  (
    .I0(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/mem_rdata_word[15] ),
    .I3(\picorv32/latched_is_lh_7512 ),
    .I4(\picorv32/mem_rdata_word[7] ),
    .I5(\picorv32/latched_is_lb_7511 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2_6056 )
  );
  LUT6 #(
    .INIT ( 64'h1454555555555555 ))
  \Mcount_basesoc_sdram_twtrcon_count_xor<0>11  (
    .I0(basesoc_sdram_twtrcon_count[0]),
    .I1(multiplexer_state_FSM_FFd2_1312),
    .I2(multiplexer_state_FSM_FFd1_1311),
    .I3(multiplexer_state_FSM_FFd3_1313),
    .I4(rhs_array_muxed6),
    .I5(rhs_array_muxed10),
    .O(Mcount_basesoc_sdram_twtrcon_count)
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \picorv32/irq_state_FSM_FFd1-In1  (
    .I0(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7504 ),
    .O(\picorv32/irq_state_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAA2AAAAAAA6A ))
  \picorv32/irq_state_FSM_FFd2-In1  (
    .I0(\picorv32/irq_state_FSM_FFd2_7504 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7152 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I5(\picorv32/irq_state_FSM_FFd1_7503 ),
    .O(\picorv32/irq_state_FSM_FFd2-In )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \picorv32/Mmux__n1175110  (
    .I0(\picorv32/reg_pc_10_7555 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/_n1416 [10]),
    .O(\picorv32/_n1175 [10])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \picorv32/Mmux__n1175210  (
    .I0(\picorv32/reg_pc_11_7556 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/_n1416 [11]),
    .O(\picorv32/_n1175 [11])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \picorv32/Mmux__n117531  (
    .I0(\picorv32/reg_pc_12_7557 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/_n1416 [12]),
    .O(\picorv32/_n1175 [12])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \picorv32/Mmux__n117541  (
    .I0(\picorv32/reg_pc_13_7558 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/_n1416 [13]),
    .O(\picorv32/_n1175 [13])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \picorv32/Mmux__n117551  (
    .I0(\picorv32/reg_pc_14_7559 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/_n1416 [14]),
    .O(\picorv32/_n1175 [14])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \picorv32/Mmux__n117561  (
    .I0(\picorv32/reg_pc_15_7560 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/_n1416 [15]),
    .O(\picorv32/_n1175 [15])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \picorv32/Mmux__n117571  (
    .I0(\picorv32/reg_pc_16_7561 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/_n1416 [16]),
    .O(\picorv32/_n1175 [16])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \picorv32/Mmux__n117581  (
    .I0(\picorv32/reg_pc_17_7562 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/_n1416 [17]),
    .O(\picorv32/_n1175 [17])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \picorv32/Mmux__n117591  (
    .I0(\picorv32/reg_pc_18_7563 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/_n1416 [18]),
    .O(\picorv32/_n1175 [18])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \picorv32/Mmux__n1175101  (
    .I0(\picorv32/reg_pc_19_7564 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/_n1416 [19]),
    .O(\picorv32/_n1175 [19])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \picorv32/Mmux__n1175111  (
    .I0(\picorv32/reg_pc_20_7565 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/_n1416 [20]),
    .O(\picorv32/_n1175 [20])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \picorv32/Mmux__n1175121  (
    .I0(\picorv32/reg_pc_21_7566 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/_n1416 [21]),
    .O(\picorv32/_n1175 [21])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \picorv32/Mmux__n1175131  (
    .I0(\picorv32/reg_pc_22_7567 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/_n1416 [22]),
    .O(\picorv32/_n1175 [22])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \picorv32/Mmux__n1175141  (
    .I0(\picorv32/reg_pc_23_7568 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/_n1416 [23]),
    .O(\picorv32/_n1175 [23])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \picorv32/Mmux__n1175151  (
    .I0(\picorv32/reg_pc_24_7569 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/_n1416 [24]),
    .O(\picorv32/_n1175 [24])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \picorv32/Mmux__n1175161  (
    .I0(\picorv32/reg_pc_25_7570 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/_n1416 [25]),
    .O(\picorv32/_n1175 [25])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \picorv32/Mmux__n1175171  (
    .I0(\picorv32/reg_pc_26_7571 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/_n1416 [26]),
    .O(\picorv32/_n1175 [26])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \picorv32/Mmux__n1175181  (
    .I0(\picorv32/reg_pc_27_7572 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/_n1416 [27]),
    .O(\picorv32/_n1175 [27])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \picorv32/Mmux__n1175191  (
    .I0(\picorv32/reg_pc_28_7573 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/_n1416 [28]),
    .O(\picorv32/_n1175 [28])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \picorv32/Mmux__n1175201  (
    .I0(\picorv32/reg_pc_29_7574 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/_n1416 [29]),
    .O(\picorv32/_n1175 [29])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \picorv32/Mmux__n1175211  (
    .I0(\picorv32/reg_pc_2_7547 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/_n1416 [2]),
    .O(\picorv32/_n1175 [2])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \picorv32/Mmux__n1175221  (
    .I0(\picorv32/reg_pc_30_7575 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/_n1416 [30]),
    .O(\picorv32/_n1175 [30])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \picorv32/Mmux__n1175231  (
    .I0(\picorv32/reg_pc_31_7576 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/_n1416<31>1_8815 ),
    .O(\picorv32/_n1175 [31])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \picorv32/Mmux__n1175241  (
    .I0(\picorv32/reg_pc_3_7548 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/_n1416 [3]),
    .O(\picorv32/_n1175 [3])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \picorv32/Mmux__n1175251  (
    .I0(\picorv32/reg_pc_4_7549 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/_n1416 [4]),
    .O(\picorv32/_n1175 [4])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \picorv32/Mmux__n1175261  (
    .I0(\picorv32/reg_pc_5_7550 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/_n1416 [5]),
    .O(\picorv32/_n1175 [5])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \picorv32/Mmux__n1175271  (
    .I0(\picorv32/reg_pc_6_7551 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/_n1416 [6]),
    .O(\picorv32/_n1175 [6])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \picorv32/Mmux__n1175281  (
    .I0(\picorv32/reg_pc_7_7552 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/_n1416 [7]),
    .O(\picorv32/_n1175 [7])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \picorv32/Mmux__n1175291  (
    .I0(\picorv32/reg_pc_8_7553 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/_n1416 [8]),
    .O(\picorv32/_n1175 [8])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \picorv32/Mmux__n1175301  (
    .I0(\picorv32/reg_pc_9_7554 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/_n1416 [9]),
    .O(\picorv32/_n1175 [9])
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re1 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5755 ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(basesoc_csrbankarray_csrbank6_reload1_re11_FRB_5730),
    .I4(basesoc_interface_we_1271),
    .I5(\basesoc_interface_adr[2] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re)
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>15 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_port_cmd_ready3_5707),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>11 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>13 )
  );
  LUT6 #(
    .INIT ( 64'h80008000AAAA8000 ))
  \picorv32/mem_do_rinst_rstpot  (
    .I0(sys_rst_INV_494_o_3260),
    .I1(\picorv32/cpu_state_FSM_FFd3-In5 ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7416 ),
    .I3(\picorv32/alu_out_0_6926 ),
    .I4(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o ),
    .I5(\picorv32/mem_xfer_mem_state[1]_OR_564_o ),
    .O(\picorv32/mem_do_rinst_rstpot_8833 )
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAAAAA ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1736_OUT6  (
    .I0(spiflash_counter[5]),
    .I1(spiflash_counter[4]),
    .I2(spiflash_counter[0]),
    .I3(spiflash_counter[3]),
    .I4(spiflash_counter[2]),
    .I5(spiflash_counter[1]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h78F0F0F0F0F0F087 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_port_cmd_ready14_5876),
    .I1(basesoc_port_cmd_ready2_5883),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .O(\Result<3>12 )
  );
  LUT6 #(
    .INIT ( 64'h22222222008000A0 ))
  \picorv32/mem_do_rdata_rstpot  (
    .I0(sys_rst_INV_494_o_3260),
    .I1(\picorv32/mem_xfer_mem_state[1]_OR_564_o ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/mem_do_prefetch_7398 ),
    .I5(\picorv32/mem_do_rdata_7506 ),
    .O(\picorv32/mem_do_rdata_rstpot_8835 )
  );
  LUT6 #(
    .INIT ( 64'hEEEE6444AAAA2000 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<15>3  (
    .I0(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/mem_rdata_word[7] ),
    .I3(\picorv32/latched_is_lb_7511 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<15>2_8385 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<15>1_8384 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'hEEEE6444AAAA2000 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<7>3  (
    .I0(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/mem_rdata_word[7] ),
    .I3(\picorv32/latched_is_lb_7511 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<7>2_8387 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<7>1_8386 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In31  (
    .I0(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1311),
    .I2(multiplexer_state_FSM_FFd2_1312),
    .I3(multiplexer_state_FSM_FFd3_1313),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine5_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_6014 )
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_suart_rx_fifo_level0_cy<2>12  (
    .I0(suart_source_valid_942),
    .I1(suart_rx_fifo_level0[1]),
    .I2(suart_rx_fifo_level0[2]),
    .I3(suart_rx_fifo_level0[0]),
    .O(Mcount_suart_rx_fifo_level0_cy[2])
  );
  LUT5 #(
    .INIT ( 32'hA2AAAEAA ))
  spiflash_bus_ack_glue_set (
    .I0(spiflash_bus_ack_2282),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[5]),
    .I3(\spiflash_counter[7]_GND_1_o_equal_1724_o<7>1_5860 ),
    .I4(spiflash_counter[0]),
    .O(spiflash_bus_ack_glue_set_8608)
  );
  LUT5 #(
    .INIT ( 32'h08800000 ))
  \basesoc_sram_we<2>1  (
    .I0(\picorv32/mem_valid_462 ),
    .I1(basesoc_slave_sel[1]),
    .I2(basesoc_grant_2333),
    .I3(\picorv32/mem_instr_463 ),
    .I4(\picorv32/mem_wstrb [2]),
    .O(basesoc_sram_we[2])
  );
  LUT5 #(
    .INIT ( 32'h08800000 ))
  \basesoc_sram_we<3>1  (
    .I0(\picorv32/mem_valid_462 ),
    .I1(basesoc_slave_sel[1]),
    .I2(basesoc_grant_2333),
    .I3(\picorv32/mem_instr_463 ),
    .I4(\picorv32/mem_wstrb [3]),
    .O(basesoc_sram_we[3])
  );
  LUT5 #(
    .INIT ( 32'h08800000 ))
  \basesoc_sram_we<0>1  (
    .I0(\picorv32/mem_valid_462 ),
    .I1(basesoc_slave_sel[1]),
    .I2(basesoc_grant_2333),
    .I3(\picorv32/mem_instr_463 ),
    .I4(\picorv32/mem_wstrb [0]),
    .O(basesoc_sram_we[0])
  );
  LUT5 #(
    .INIT ( 32'h08800000 ))
  \basesoc_sram_we<1>1  (
    .I0(\picorv32/mem_valid_462 ),
    .I1(basesoc_slave_sel[1]),
    .I2(basesoc_grant_2333),
    .I3(\picorv32/mem_instr_463 ),
    .I4(\picorv32/mem_wstrb [1]),
    .O(basesoc_sram_we[1])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA9FFA8FF ))
  basesoc_sdram_time1_2_glue_set (
    .I0(basesoc_sdram_time1[2]),
    .I1(basesoc_sdram_time1[1]),
    .I2(basesoc_sdram_time1[0]),
    .I3(multiplexer_state_FSM_FFd3_1313),
    .I4(basesoc_sdram_time1[3]),
    .I5(array_muxed17_INV_395_o2),
    .O(basesoc_sdram_time1_2_glue_set_8666)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine0_row_opened_glue_set (
    .I0(bankmachine0_state_FSM_FFd1_1279),
    .I1(bankmachine0_state_FSM_FFd2_4796),
    .I2(bankmachine0_state_FSM_FFd3_4795),
    .I3(basesoc_sdram_bankmachine0_trccon_ready_2286),
    .I4(basesoc_sdram_bankmachine0_row_opened_2283),
    .O(basesoc_sdram_bankmachine0_row_opened_glue_set_8639)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine1_row_opened_glue_set (
    .I0(bankmachine1_state_FSM_FFd1_1281),
    .I1(bankmachine1_state_FSM_FFd2_4791),
    .I2(bankmachine1_state_FSM_FFd3_4790),
    .I3(basesoc_sdram_bankmachine1_trccon_ready_2291),
    .I4(basesoc_sdram_bankmachine1_row_opened_2288),
    .O(basesoc_sdram_bankmachine1_row_opened_glue_set_8640)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine2_row_opened_glue_set (
    .I0(bankmachine2_state_FSM_FFd1_1283),
    .I1(bankmachine2_state_FSM_FFd2_4801),
    .I2(bankmachine2_state_FSM_FFd3_4800),
    .I3(basesoc_sdram_bankmachine2_trccon_ready_2296),
    .I4(basesoc_sdram_bankmachine2_row_opened_2293),
    .O(basesoc_sdram_bankmachine2_row_opened_glue_set_8641)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine3_row_opened_glue_set (
    .I0(bankmachine3_state_FSM_FFd1_1285),
    .I1(bankmachine3_state_FSM_FFd2_4806),
    .I2(bankmachine3_state_FSM_FFd3_4805),
    .I3(basesoc_sdram_bankmachine3_trccon_ready_2301),
    .I4(basesoc_sdram_bankmachine3_row_opened_2298),
    .O(basesoc_sdram_bankmachine3_row_opened_glue_set_8642)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine4_row_opened_glue_set (
    .I0(bankmachine4_state_FSM_FFd1_1287),
    .I1(bankmachine4_state_FSM_FFd2_4811),
    .I2(bankmachine4_state_FSM_FFd3_4810),
    .I3(basesoc_sdram_bankmachine4_trccon_ready_2306),
    .I4(basesoc_sdram_bankmachine4_row_opened_2303),
    .O(basesoc_sdram_bankmachine4_row_opened_glue_set_8643)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine5_row_opened_glue_set (
    .I0(bankmachine5_state_FSM_FFd1_1289),
    .I1(bankmachine5_state_FSM_FFd2_4816),
    .I2(bankmachine5_state_FSM_FFd3_4815),
    .I3(basesoc_sdram_bankmachine5_trccon_ready_2311),
    .I4(basesoc_sdram_bankmachine5_row_opened_2308),
    .O(basesoc_sdram_bankmachine5_row_opened_glue_set_8644)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine6_row_opened_glue_set (
    .I0(bankmachine6_state_FSM_FFd1_1291),
    .I1(bankmachine6_state_FSM_FFd2_4821),
    .I2(bankmachine6_state_FSM_FFd3_4820),
    .I3(basesoc_sdram_bankmachine6_trccon_ready_2316),
    .I4(basesoc_sdram_bankmachine6_row_opened_2313),
    .O(basesoc_sdram_bankmachine6_row_opened_glue_set_8645)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine7_row_opened_glue_set (
    .I0(bankmachine7_state_FSM_FFd1_1293),
    .I1(bankmachine7_state_FSM_FFd2_4826),
    .I2(bankmachine7_state_FSM_FFd3_4825),
    .I3(basesoc_sdram_bankmachine7_trccon_ready_2321),
    .I4(basesoc_sdram_bankmachine7_row_opened_2318),
    .O(basesoc_sdram_bankmachine7_row_opened_glue_set_8646)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF9998FFFF ))
  basesoc_sdram_time1_1_glue_set (
    .I0(basesoc_sdram_time1[1]),
    .I1(basesoc_sdram_time1[0]),
    .I2(basesoc_sdram_time1[3]),
    .I3(basesoc_sdram_time1[2]),
    .I4(multiplexer_state_FSM_FFd3_1313),
    .I5(array_muxed17_INV_395_o2),
    .O(basesoc_sdram_time1_1_glue_set_8665)
  );
  LUT6 #(
    .INIT ( 64'hEFEF111FEFEE1110 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT105  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT105_7838 )
  );
  LUT6 #(
    .INIT ( 64'hEFEF1115EFEE1110 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT135  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT134 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF5554FFFFFFFF ))
  basesoc_sdram_time1_0_glue_set (
    .I0(basesoc_sdram_time1[0]),
    .I1(basesoc_sdram_time1[3]),
    .I2(basesoc_sdram_time1[2]),
    .I3(basesoc_sdram_time1[1]),
    .I4(array_muxed17_INV_395_o2),
    .I5(multiplexer_state_FSM_FFd3_1313),
    .O(basesoc_sdram_time1_0_glue_set_8664)
  );
  LUT4 #(
    .INIT ( 16'hAAEA ))
  \picorv32/mem_do_wdata_rstpot  (
    .I0(\picorv32/GND_2_o_GND_2_o_MUX_2275_o ),
    .I1(\picorv32/mem_do_wdata_7505 ),
    .I2(sys_rst_INV_494_o_3260),
    .I3(\picorv32/mem_xfer_mem_state[1]_OR_564_o ),
    .O(\picorv32/mem_do_wdata_rstpot_8834 )
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine0_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine0_trccon_ready_2286),
    .I1(basesoc_sdram_bankmachine0_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_bankmachine0_cmd_ready),
    .O(basesoc_sdram_bankmachine0_trccon_count_0_glue_set_8647)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine0_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine0_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine0_trccon_ready_2286),
    .I2(basesoc_sdram_bankmachine0_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine0_cmd_valid),
    .I4(basesoc_sdram_bankmachine0_row_open),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(basesoc_sdram_bankmachine0_trccon_count_1_glue_set_8648)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine1_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine1_trccon_ready_2291),
    .I1(basesoc_sdram_bankmachine1_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_valid),
    .I3(basesoc_sdram_bankmachine1_row_open),
    .I4(basesoc_sdram_bankmachine1_cmd_ready),
    .O(basesoc_sdram_bankmachine1_trccon_count_0_glue_set_8649)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine1_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine1_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine1_trccon_ready_2291),
    .I2(basesoc_sdram_bankmachine1_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine1_cmd_valid),
    .I4(basesoc_sdram_bankmachine1_row_open),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(basesoc_sdram_bankmachine1_trccon_count_1_glue_set_8650)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine3_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine3_trccon_ready_2301),
    .I1(basesoc_sdram_bankmachine3_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_row_open),
    .I4(basesoc_sdram_bankmachine3_cmd_ready),
    .O(basesoc_sdram_bankmachine3_trccon_count_0_glue_set_8651)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine3_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine3_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine3_trccon_ready_2301),
    .I2(basesoc_sdram_bankmachine3_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine3_cmd_valid),
    .I4(basesoc_sdram_bankmachine3_row_open),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(basesoc_sdram_bankmachine3_trccon_count_1_glue_set_8652)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine2_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine2_trccon_ready_2296),
    .I1(basesoc_sdram_bankmachine2_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_valid),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_bankmachine2_cmd_ready),
    .O(basesoc_sdram_bankmachine2_trccon_count_0_glue_set_8653)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine2_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine2_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine2_trccon_ready_2296),
    .I2(basesoc_sdram_bankmachine2_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine2_cmd_valid),
    .I4(basesoc_sdram_bankmachine2_row_open),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(basesoc_sdram_bankmachine2_trccon_count_1_glue_set_8654)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine5_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine5_trccon_ready_2311),
    .I1(basesoc_sdram_bankmachine5_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine5_cmd_valid),
    .I3(basesoc_sdram_bankmachine5_row_open),
    .I4(basesoc_sdram_bankmachine5_cmd_ready),
    .O(basesoc_sdram_bankmachine5_trccon_count_0_glue_set_8655)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine5_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine5_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine5_trccon_ready_2311),
    .I2(basesoc_sdram_bankmachine5_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine5_cmd_valid),
    .I4(basesoc_sdram_bankmachine5_row_open),
    .I5(basesoc_sdram_bankmachine5_cmd_ready),
    .O(basesoc_sdram_bankmachine5_trccon_count_1_glue_set_8656)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine4_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine4_trccon_ready_2306),
    .I1(basesoc_sdram_bankmachine4_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine4_cmd_valid),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_bankmachine4_cmd_ready),
    .O(basesoc_sdram_bankmachine4_trccon_count_0_glue_set_8657)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine4_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine4_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine4_trccon_ready_2306),
    .I2(basesoc_sdram_bankmachine4_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine4_cmd_valid),
    .I4(basesoc_sdram_bankmachine4_row_open),
    .I5(basesoc_sdram_bankmachine4_cmd_ready),
    .O(basesoc_sdram_bankmachine4_trccon_count_1_glue_set_8658)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine6_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine6_trccon_ready_2316),
    .I1(basesoc_sdram_bankmachine6_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine6_cmd_valid),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_bankmachine6_cmd_ready),
    .O(basesoc_sdram_bankmachine6_trccon_count_0_glue_set_8659)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine6_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine6_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine6_trccon_ready_2316),
    .I2(basesoc_sdram_bankmachine6_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine6_cmd_valid),
    .I4(basesoc_sdram_bankmachine6_row_open),
    .I5(basesoc_sdram_bankmachine6_cmd_ready),
    .O(basesoc_sdram_bankmachine6_trccon_count_1_glue_set_8660)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine7_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine7_trccon_ready_2321),
    .I1(basesoc_sdram_bankmachine7_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine7_cmd_valid),
    .I3(basesoc_sdram_bankmachine7_row_open),
    .I4(basesoc_sdram_bankmachine7_cmd_ready),
    .O(basesoc_sdram_bankmachine7_trccon_count_0_glue_set_8662)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine7_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine7_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine7_trccon_ready_2321),
    .I2(basesoc_sdram_bankmachine7_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine7_cmd_valid),
    .I4(basesoc_sdram_bankmachine7_row_open),
    .I5(basesoc_sdram_bankmachine7_cmd_ready),
    .O(basesoc_sdram_bankmachine7_trccon_count_1_glue_set_8663)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF6 ))
  basesoc_sdram_time0_0_glue_set (
    .I0(basesoc_sdram_max_time0_inv),
    .I1(basesoc_sdram_time0[0]),
    .I2(multiplexer_state_FSM_FFd2_1312),
    .I3(multiplexer_state_FSM_FFd1_1311),
    .I4(multiplexer_state_FSM_FFd3_1313),
    .O(basesoc_sdram_time0_0_glue_set_8668)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF9A ))
  basesoc_sdram_time0_1_glue_set (
    .I0(basesoc_sdram_time0[1]),
    .I1(basesoc_sdram_time0[0]),
    .I2(basesoc_sdram_max_time0_inv),
    .I3(multiplexer_state_FSM_FFd3_1313),
    .I4(multiplexer_state_FSM_FFd2_1312),
    .I5(multiplexer_state_FSM_FFd1_1311),
    .O(basesoc_sdram_time0_1_glue_set_8669)
  );
  LUT6 #(
    .INIT ( 64'h0008080888080808 ))
  \picorv32/Mmux_mem_rdata_latched[6]_PWR_11_o_mux_171_OUT61  (
    .I0(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1097_o11_8334 ),
    .I1(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1097_o12_8335 ),
    .I2(\picorv32/mem_rdata_q [27]),
    .I3(\picorv32/mem_valid_462 ),
    .I4(basesoc_picorv32_mem_ready),
    .I5(basesoc_done_mmx_out3),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<9>2_SW0  (
    .I0(\picorv32/cpuregs_rs1 [9]),
    .I1(\picorv32/instr_getq_7459 ),
    .I2(\picorv32/instr_retirq_7502 ),
    .I3(\picorv32/instr_setq_7458 ),
    .I4(\picorv32/instr_maskirq_7457 ),
    .I5(\picorv32/irq_mask [9]),
    .O(N1024)
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<9>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(N1024),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<9> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I5(\picorv32/reg_op1_9_7260 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<9>2_8288 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<8>2_SW0  (
    .I0(\picorv32/cpuregs_rs1 [8]),
    .I1(\picorv32/instr_getq_7459 ),
    .I2(\picorv32/instr_retirq_7502 ),
    .I3(\picorv32/instr_setq_7458 ),
    .I4(\picorv32/instr_maskirq_7457 ),
    .I5(\picorv32/irq_mask [8]),
    .O(N1026)
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<8>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(N1026),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<8> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I5(\picorv32/reg_op1_8_7259 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<8>2_8289 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<14>2_SW0  (
    .I0(\picorv32/cpuregs_rs1 [14]),
    .I1(\picorv32/instr_getq_7459 ),
    .I2(\picorv32/instr_retirq_7502 ),
    .I3(\picorv32/instr_setq_7458 ),
    .I4(\picorv32/instr_maskirq_7457 ),
    .I5(\picorv32/irq_mask [14]),
    .O(N1028)
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<14>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(N1028),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<14> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I5(\picorv32/reg_op1_14_7265 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<14>2_8290 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<13>2_SW0  (
    .I0(\picorv32/cpuregs_rs1 [13]),
    .I1(\picorv32/instr_getq_7459 ),
    .I2(\picorv32/instr_retirq_7502 ),
    .I3(\picorv32/instr_setq_7458 ),
    .I4(\picorv32/instr_maskirq_7457 ),
    .I5(\picorv32/irq_mask [13]),
    .O(N1030)
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<13>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(N1030),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<13> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I5(\picorv32/reg_op1_13_7264 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<13>2_8291 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<12>2_SW0  (
    .I0(\picorv32/cpuregs_rs1 [12]),
    .I1(\picorv32/instr_getq_7459 ),
    .I2(\picorv32/instr_retirq_7502 ),
    .I3(\picorv32/instr_setq_7458 ),
    .I4(\picorv32/instr_maskirq_7457 ),
    .I5(\picorv32/irq_mask [12]),
    .O(N1032)
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<12>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(N1032),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<12> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I5(\picorv32/reg_op1_12_7263 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<12>2_8292 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<11>2_SW0  (
    .I0(\picorv32/cpuregs_rs1 [11]),
    .I1(\picorv32/instr_getq_7459 ),
    .I2(\picorv32/instr_retirq_7502 ),
    .I3(\picorv32/instr_setq_7458 ),
    .I4(\picorv32/instr_maskirq_7457 ),
    .I5(\picorv32/irq_mask [11]),
    .O(N1034)
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<11>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(N1034),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<11> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I5(\picorv32/reg_op1_11_7262 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<11>2_8293 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<10>2_SW0  (
    .I0(\picorv32/cpuregs_rs1 [10]),
    .I1(\picorv32/instr_getq_7459 ),
    .I2(\picorv32/instr_retirq_7502 ),
    .I3(\picorv32/instr_setq_7458 ),
    .I4(\picorv32/instr_maskirq_7457 ),
    .I5(\picorv32/irq_mask [10]),
    .O(N1036)
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<10>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(N1036),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<10> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I5(\picorv32/reg_op1_10_7261 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<10>3 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<6>2_SW0  (
    .I0(\picorv32/cpuregs_rs1 [6]),
    .I1(\picorv32/instr_getq_7459 ),
    .I2(\picorv32/instr_retirq_7502 ),
    .I3(\picorv32/instr_setq_7458 ),
    .I4(\picorv32/instr_maskirq_7457 ),
    .I5(\picorv32/irq_mask [6]),
    .O(N1038)
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<6>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(N1038),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<6> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I5(\picorv32/reg_op1_6_7257 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<6>2_8297 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<5>2_SW0  (
    .I0(\picorv32/cpuregs_rs1 [5]),
    .I1(\picorv32/instr_getq_7459 ),
    .I2(\picorv32/instr_retirq_7502 ),
    .I3(\picorv32/instr_setq_7458 ),
    .I4(\picorv32/instr_maskirq_7457 ),
    .I5(\picorv32/irq_mask [5]),
    .O(N1040)
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<5>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(N1040),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<5> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I5(\picorv32/reg_op1_5_7256 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<5>2_8299 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<2>2_SW0  (
    .I0(\picorv32/cpuregs_rs1 [2]),
    .I1(\picorv32/instr_getq_7459 ),
    .I2(\picorv32/instr_retirq_7502 ),
    .I3(\picorv32/instr_setq_7458 ),
    .I4(\picorv32/instr_maskirq_7457 ),
    .I5(\picorv32/irq_mask [2]),
    .O(N1042)
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<2>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(N1042),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<2> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I5(\picorv32/reg_op1_2_7253 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<2>2_8301 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>2_SW0  (
    .I0(\picorv32/cpuregs_rs1 [0]),
    .I1(\picorv32/instr_getq_7459 ),
    .I2(\picorv32/instr_retirq_7502 ),
    .I3(\picorv32/instr_setq_7458 ),
    .I4(\picorv32/instr_maskirq_7457 ),
    .I5(\picorv32/irq_mask [0]),
    .O(N1044)
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(N1044),
    .I2(\picorv32/decoded_imm [0]),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I5(\picorv32/reg_op1_0_6493 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>3 )
  );
  LUT6 #(
    .INIT ( 64'h8880808080000000 ))
  \picorv32/mem_do_rinst_mem_done_AND_1095_o1  (
    .I0(sys_rst_INV_494_o_3260),
    .I1(\picorv32/mem_do_rinst_7365 ),
    .I2(\picorv32/mem_state [0]),
    .I3(\picorv32/mem_valid_462 ),
    .I4(basesoc_picorv32_mem_ready),
    .I5(\picorv32/mem_state [1]),
    .O(\picorv32/mem_do_rinst_mem_done_AND_1095_o )
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAD6AAAAAA9 ))
  \Mcount_suart_rx_fifo_level0_xor<3>11  (
    .I0(suart_rx_fifo_level0[3]),
    .I1(suart_source_valid_942),
    .I2(suart_rx_fifo_level0[1]),
    .I3(suart_rx_fifo_level0[2]),
    .I4(suart_rx_fifo_level0[0]),
    .I5(suart_rx_fifo_level0[4]),
    .O(\Result<3>9 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_1_1 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [3]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_1_1_9213)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_2_1 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [4]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_2_1_9214)
  );
  FD #(
    .INIT ( 1'b1 ))
  half_rate_phy_record0_bank_0_BRB0 (
    .C(sdram_half_clk),
    .D(phase_sel_3_9235),
    .Q(half_rate_phy_record0_bank_0_BRB0_8933)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_bank_0_BRB4 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_bank_0_BRB4_rstpot_9215),
    .Q(half_rate_phy_record0_bank_0_BRB4_8936)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_bank_1_BRB4 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_bank_1_BRB4_rstpot_9216),
    .Q(half_rate_phy_record0_bank_1_BRB4_8939)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_bank_2_BRB4 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_bank_2_BRB4_rstpot_9217),
    .Q(half_rate_phy_record0_bank_2_BRB4_8942)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_bank_0_BRB4 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_bank_0_BRB4_rstpot_9218),
    .Q(half_rate_phy_record1_bank_0_BRB4_8945)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_bank_1_BRB4 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_bank_1_BRB4_rstpot_9219),
    .Q(half_rate_phy_record1_bank_1_BRB4_8948)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_bank_2_BRB4 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_bank_2_BRB4_rstpot_9220),
    .Q(half_rate_phy_record1_bank_2_BRB4_8951)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full_0_1_9221)
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  half_rate_phy_record0_bank_0_BRB4_rstpot (
    .I0(basesoc_sdram_phaseinjector2_baddress_storage_full[0]),
    .I1(basesoc_sdram_storage_full_0_1_9221),
    .I2(phase_sel_2_9231),
    .O(half_rate_phy_record0_bank_0_BRB4_rstpot_9215)
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  half_rate_phy_record0_bank_1_BRB4_rstpot (
    .I0(basesoc_sdram_phaseinjector2_baddress_storage_full[1]),
    .I1(basesoc_sdram_storage_full_0_1_9221),
    .I2(phase_sel_2_9231),
    .O(half_rate_phy_record0_bank_1_BRB4_rstpot_9216)
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  half_rate_phy_record0_bank_2_BRB4_rstpot (
    .I0(basesoc_sdram_phaseinjector2_baddress_storage_full[2]),
    .I1(basesoc_sdram_storage_full_0_1_9221),
    .I2(phase_sel_2_9231),
    .O(half_rate_phy_record0_bank_2_BRB4_rstpot_9217)
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  half_rate_phy_record1_bank_0_BRB4_rstpot (
    .I0(basesoc_sdram_phaseinjector3_baddress_storage_full[0]),
    .I1(basesoc_sdram_storage_full_0_1_9221),
    .I2(phase_sel_2_9231),
    .O(half_rate_phy_record1_bank_0_BRB4_rstpot_9218)
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  half_rate_phy_record1_bank_1_BRB4_rstpot (
    .I0(basesoc_sdram_phaseinjector3_baddress_storage_full[1]),
    .I1(basesoc_sdram_storage_full_0_1_9221),
    .I2(phase_sel_2_9231),
    .O(half_rate_phy_record1_bank_1_BRB4_rstpot_9219)
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  half_rate_phy_record1_bank_2_BRB4_rstpot (
    .I0(basesoc_sdram_phaseinjector3_baddress_storage_full[2]),
    .I1(basesoc_sdram_storage_full_0_1_9221),
    .I2(phase_sel_2_9231),
    .O(half_rate_phy_record1_bank_2_BRB4_rstpot_9220)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_5_1 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [7]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_5_1_9222)
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_interface_we_1 (
    .C(sys_clk),
    .D(basesoc_interface_we_rstpot_8831),
    .Q(basesoc_interface_we_1_9223)
  );
  FDR #(
    .INIT ( 1'b0 ))
  \basesoc_csrbankarray_csrbank4_sel<13>1_FRB_1  (
    .C(sys_clk),
    .D(N329),
    .R(sys_rst),
    .Q(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_1_9224 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_1_2 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [3]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_1_2_9225)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_0_1 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [2]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_0_1_9226)
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sel_1 (
    .C(sys2x_clk),
    .D(phase_sel_GND_1_o_MUX_1615_o),
    .R(sys2x_rst),
    .Q(phase_sel_1_9227)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_2_2 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [4]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_2_2_9228)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_3_1 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [5]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_3_1_9229)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full_0_2_9230)
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sel_2 (
    .C(sys2x_clk),
    .D(phase_sel_GND_1_o_MUX_1615_o),
    .R(sys2x_rst),
    .Q(phase_sel_2_9231)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_4_1 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [6]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_4_1_9232)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_5_2 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [7]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_5_2_9233)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full_0_3_9234)
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sel_3 (
    .C(sys2x_clk),
    .D(phase_sel_GND_1_o_MUX_1615_o),
    .R(sys2x_rst),
    .Q(phase_sel_3_9235)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_4_2 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [6]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_4_2_9236)
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_interface_we_2 (
    .C(sys_clk),
    .D(basesoc_interface_we_rstpot_8831),
    .Q(basesoc_interface_we_2_9237)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT1_SW0  (
    .I0(N1046),
    .I1(N1047),
    .S(\basesoc_interface_adr[2] ),
    .O(N121)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT1_SW0_F  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(mux100_112_5253),
    .I3(mux100_122_5251),
    .I4(mux100_111_5255),
    .I5(mux100_10_5257),
    .O(N1046)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT1_SW0_G  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(mux100_121_5252),
    .I3(mux100_13_5250),
    .I4(mux100_12_5254),
    .I5(mux100_11_5256),
    .O(N1047)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT8_SW0  (
    .I0(N1048),
    .I1(N1049),
    .S(\basesoc_interface_adr[2] ),
    .O(N261)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT8_SW0_F  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux107_122_5324),
    .I3(mux107_133_5315),
    .I4(mux107_125_5317),
    .I5(mux107_111_5326),
    .O(N1048)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT8_SW0_G  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux107_13_5323),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT223_5740 ),
    .I4(mux107_132_5316),
    .I5(mux107_121_5325),
    .O(N1049)
  );
  MUXF7   \multiplexer_state_FSM_FFd2-In8  (
    .I0(N1050),
    .I1(N1051),
    .S(multiplexer_state_FSM_FFd2_1312),
    .O(\multiplexer_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'hAAAAFFFFAAAA8808 ))
  \multiplexer_state_FSM_FFd2-In8_F  (
    .I0(multiplexer_state_FSM_FFd3_1313),
    .I1(basesoc_sdram_read_available),
    .I2(basesoc_sdram_write_available),
    .I3(basesoc_sdram_max_time1),
    .I4(multiplexer_state_FSM_FFd1_1311),
    .I5(\multiplexer_state_FSM_FFd2-In5_8196 ),
    .O(N1050)
  );
  LUT6 #(
    .INIT ( 64'hDDDD8999DDDDCDDD ))
  \multiplexer_state_FSM_FFd2-In8_G  (
    .I0(multiplexer_state_FSM_FFd1_1311),
    .I1(multiplexer_state_FSM_FFd3_1313),
    .I2(basesoc_sdram_generator_done_1142),
    .I3(refresher_state_FSM_FFd1_1278),
    .I4(\multiplexer_state_FSM_FFd2-In5_8196 ),
    .I5(basesoc_sdram_twtrcon_ready_2332),
    .O(N1051)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT7_SW0  (
    .I0(N1052),
    .I1(N1053),
    .S(\basesoc_interface_adr[2] ),
    .O(N242)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT7_SW0_F  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux106_122_5360),
    .I3(mux106_133_5351),
    .I4(mux106_125_5353),
    .I5(mux106_111_5362),
    .O(N1052)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT7_SW0_G  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux106_13_5359),
    .I2(\basesoc_interface_adr[5] ),
    .I3(mux106_132_5352),
    .I4(mux106_121_5361),
    .O(N1053)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT13  (
    .I0(N1054),
    .I1(N1055),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT12 )
  );
  LUT5 #(
    .INIT ( 32'hFE76DC54 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT13_F  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_load_storage_full_24_2554),
    .I3(basesoc_load_storage_full[0]),
    .I4(basesoc_load_storage_full_8_2570),
    .O(N1054)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT13_G  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_reload_storage_full_16_2594),
    .I3(basesoc_reload_storage_full[0]),
    .I4(basesoc_reload_storage_full_8_2602),
    .I5(basesoc_reload_storage_full_24_2586),
    .O(N1055)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT83  (
    .I0(N1056),
    .I1(N1057),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT82 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT83_F  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_ctrl_storage_full_23_2153),
    .I3(basesoc_ctrl_storage_full_15_2158),
    .I4(basesoc_ctrl_storage_full_31_2147),
    .O(N1056)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT83_G  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_ctrl_bus_errors[23]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[31]),
    .I4(basesoc_ctrl_storage_full_7_2162),
    .O(N1057)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT85  (
    .I0(N1058),
    .I1(N1059),
    .S(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT84 )
  );
  LUT5 #(
    .INIT ( 32'hFE76DC54 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT85_F  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_load_storage_full_31_2547),
    .I3(basesoc_reload_storage_full_23_2587),
    .I4(basesoc_reload_storage_full_31_2579),
    .O(N1058)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT85_G  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_load_storage_full[7]),
    .I3(basesoc_reload_storage_full[7]),
    .I4(basesoc_reload_storage_full_15_2595),
    .I5(basesoc_load_storage_full_15_2563),
    .O(N1059)
  );
  MUXF7   \picorv32/Mmux_mem_state[1]_mem_state[1]_wide_mux_49_OUT1  (
    .I0(N1060),
    .I1(N10611),
    .S(\picorv32/mem_state [0]),
    .O(\picorv32/mem_state[1]_mem_state[1]_wide_mux_49_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'h1110 ))
  \picorv32/Mmux_mem_state[1]_mem_state[1]_wide_mux_49_OUT1_F  (
    .I0(\picorv32/mem_state [1]),
    .I1(\picorv32/mem_do_wdata_7505 ),
    .I2(\picorv32/mem_do_rdata_7506 ),
    .I3(\picorv32/mem_do_prefetch_mem_do_rinst_OR_577_o ),
    .O(N1060)
  );
  LUT5 #(
    .INIT ( 32'h515F5F5F ))
  \picorv32/Mmux_mem_state[1]_mem_state[1]_wide_mux_49_OUT1_G  (
    .I0(\picorv32/mem_do_rinst_7365 ),
    .I1(\picorv32/mem_do_rdata_7506 ),
    .I2(\picorv32/mem_state [1]),
    .I3(\picorv32/mem_valid_462 ),
    .I4(basesoc_picorv32_mem_ready),
    .O(N10611)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT19  (
    .I0(N1062),
    .I1(N1063),
    .S(\basesoc_interface_adr[4] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hAAAA8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT19_F  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT14_7816 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT16_7818 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT15_7817 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT13_7815 ),
    .O(N1062)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT19_G  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(basesoc_eventmanager_storage_full_2255),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(N1063)
  );
  MUXF7   \picorv32/cpu_state_FSM_FFd1-In33  (
    .I0(N1064),
    .I1(N1065),
    .S(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .O(\picorv32/cpu_state_FSM_FFd1-In3 )
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  \picorv32/cpu_state_FSM_FFd1-In33_F  (
    .I0(\picorv32/instr_trap_INV_478_o ),
    .I1(\picorv32/cpu_state_FSM_FFd1-In32_8389 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/PWR_11_o_reduce_or_441_o ),
    .O(N1064)
  );
  LUT5 #(
    .INIT ( 32'hB0BBBFBF ))
  \picorv32/cpu_state_FSM_FFd1-In33_G  (
    .I0(\picorv32/mem_do_prefetch_7398 ),
    .I1(\picorv32/mem_xfer_mem_state[1]_OR_564_o ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I4(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .O(N1065)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT73  (
    .I0(N1066),
    .I1(N1067),
    .S(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT4 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT72 )
  );
  LUT6 #(
    .INIT ( 64'h1011101054555454 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT73_F  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(N1066)
  );
  LUT6 #(
    .INIT ( 64'h0100000001000100 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT73_G  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\basesoc_interface_adr[1] ),
    .O(N1067)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT73  (
    .I0(N1068),
    .I1(N1069),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT72 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT73_F  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_ctrl_storage_full_22_2154),
    .I3(basesoc_ctrl_storage_full_14_2263),
    .I4(basesoc_ctrl_storage_full_30_2148),
    .O(N1068)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT73_G  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_ctrl_bus_errors[22]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[30]),
    .I4(basesoc_ctrl_storage_full_6_2267),
    .O(N1069)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT75  (
    .I0(N1070),
    .I1(N1071),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT74 )
  );
  LUT5 #(
    .INIT ( 32'hFE76DC54 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT75_F  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_load_storage_full_30_2548),
    .I3(basesoc_load_storage_full[6]),
    .I4(basesoc_load_storage_full_14_2564),
    .O(N1070)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT75_G  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_reload_storage_full_22_2588),
    .I3(basesoc_reload_storage_full[6]),
    .I4(basesoc_reload_storage_full_14_2596),
    .I5(basesoc_reload_storage_full_30_2580),
    .O(N1071)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT162  (
    .I0(N1072),
    .I1(N1073),
    .S(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT10 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT163_8232 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFEE7D7DED66 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT162_F  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\basesoc_interface_adr[5] ),
    .O(N1072)
  );
  LUT6 #(
    .INIT ( 64'h0454540444445014 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT162_G  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(N1073)
  );
  MUXF7   \picorv32/cpu_state[7]_irq_pending[31]_select_512_OUT<30>  (
    .I0(N1074),
    .I1(N1075),
    .S(\picorv32/irq_pending[1] ),
    .O(\picorv32/cpu_state[7]_irq_pending[31]_select_512_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \picorv32/cpu_state[7]_irq_pending[31]_select_512_OUT<30>_F  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I1(\picorv32/instr_trap_INV_478_o ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I3(\picorv32/irq_active_7510 ),
    .I4(\picorv32/irq_mask [1]),
    .I5(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .O(N1074)
  );
  LUT5 #(
    .INIT ( 32'hFFFFEFFF ))
  \picorv32/cpu_state[7]_irq_pending[31]_select_512_OUT<30>_G  (
    .I0(\picorv32/cpu_state_FSM_FFd1_6494 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6495 ),
    .I2(\picorv32/irq_state_FSM_FFd1_7503 ),
    .I3(\picorv32/cpu_state_FSM_FFd3_6496 ),
    .I4(\picorv32/irq_mask [1]),
    .O(N1075)
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<1>_INV_0  (
    .I(basesoc_value[1]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<1> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<2>_INV_0  (
    .I(basesoc_value[2]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<2> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<3>_INV_0  (
    .I(basesoc_value[3]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<3> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<4>_INV_0  (
    .I(basesoc_value[4]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<4> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<5>_INV_0  (
    .I(basesoc_value[5]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<5> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<6>_INV_0  (
    .I(basesoc_value[6]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<6> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<7>_INV_0  (
    .I(basesoc_value[7]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<7> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<8>_INV_0  (
    .I(basesoc_value[8]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<8> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<9>_INV_0  (
    .I(basesoc_value[9]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<9> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<10>_INV_0  (
    .I(basesoc_value[10]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<10> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<11>_INV_0  (
    .I(basesoc_value[11]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<11> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<12>_INV_0  (
    .I(basesoc_value[12]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<12> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<13>_INV_0  (
    .I(basesoc_value[13]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<13> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<14>_INV_0  (
    .I(basesoc_value[14]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<14> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<15>_INV_0  (
    .I(basesoc_value[15]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<15> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<16>_INV_0  (
    .I(basesoc_value[16]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<16> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<17>_INV_0  (
    .I(basesoc_value[17]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<17> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<18>_INV_0  (
    .I(basesoc_value[18]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<18> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<19>_INV_0  (
    .I(basesoc_value[19]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<19> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<20>_INV_0  (
    .I(basesoc_value[20]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<20> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<21>_INV_0  (
    .I(basesoc_value[21]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<21> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<22>_INV_0  (
    .I(basesoc_value[22]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<22> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<23>_INV_0  (
    .I(basesoc_value[23]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<23> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<24>_INV_0  (
    .I(basesoc_value[24]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<24> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<25>_INV_0  (
    .I(basesoc_value[25]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<25> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<26>_INV_0  (
    .I(basesoc_value[26]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<26> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<27>_INV_0  (
    .I(basesoc_value[27]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<27> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<28>_INV_0  (
    .I(basesoc_value[28]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<28> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<29>_INV_0  (
    .I(basesoc_value[29]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<29> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<30>_INV_0  (
    .I(basesoc_value[30]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<30> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<31>_INV_0  (
    .I(basesoc_value[31]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<31> )
  );
  INV   \Madd_n6131_lut<2>_INV_0  (
    .I(suart_phase_accumulator_rx[2]),
    .O(\Madd_n6131_lut[2] )
  );
  INV   \Madd_n6131_lut<4>_INV_0  (
    .I(suart_phase_accumulator_rx[4]),
    .O(\Madd_n6131_lut[4] )
  );
  INV   \Madd_n6131_lut<5>_INV_0  (
    .I(suart_phase_accumulator_rx[5]),
    .O(\Madd_n6131_lut[5] )
  );
  INV   \Madd_n6131_lut<7>_INV_0  (
    .I(suart_phase_accumulator_rx[7]),
    .O(\Madd_n6131_lut[7] )
  );
  INV   \Madd_n6131_lut<9>_INV_0  (
    .I(suart_phase_accumulator_rx[9]),
    .O(\Madd_n6131_lut[9] )
  );
  INV   \Madd_n6131_lut<10>_INV_0  (
    .I(suart_phase_accumulator_rx[10]),
    .O(\Madd_n6131_lut[10] )
  );
  INV   \Madd_n6131_lut<11>_INV_0  (
    .I(suart_phase_accumulator_rx[11]),
    .O(\Madd_n6131_lut[11] )
  );
  INV   \Madd_n6131_lut<12>_INV_0  (
    .I(suart_phase_accumulator_rx[12]),
    .O(\Madd_n6131_lut[12] )
  );
  INV   \Madd_n6131_lut<13>_INV_0  (
    .I(suart_phase_accumulator_rx[13]),
    .O(\Madd_n6131_lut[13] )
  );
  INV   \Madd_n6131_lut<14>_INV_0  (
    .I(suart_phase_accumulator_rx[14]),
    .O(\Madd_n6131_lut[14] )
  );
  INV   \Madd_n6131_lut<15>_INV_0  (
    .I(suart_phase_accumulator_rx[15]),
    .O(\Madd_n6131_lut[15] )
  );
  INV   \Madd_n6131_lut<17>_INV_0  (
    .I(suart_phase_accumulator_rx[17]),
    .O(\Madd_n6131_lut[17] )
  );
  INV   \Madd_n6131_lut<18>_INV_0  (
    .I(suart_phase_accumulator_rx[18]),
    .O(\Madd_n6131_lut[18] )
  );
  INV   \Madd_n6131_lut<20>_INV_0  (
    .I(suart_phase_accumulator_rx[20]),
    .O(\Madd_n6131_lut[20] )
  );
  INV   \Madd_n6131_lut<23>_INV_0  (
    .I(suart_phase_accumulator_rx[23]),
    .O(\Madd_n6131_lut[23] )
  );
  INV   \Madd_n6127_lut<2>_INV_0  (
    .I(suart_phase_accumulator_tx[2]),
    .O(\Madd_n6127_lut[2] )
  );
  INV   \Madd_n6127_lut<4>_INV_0  (
    .I(suart_phase_accumulator_tx[4]),
    .O(\Madd_n6127_lut[4] )
  );
  INV   \Madd_n6127_lut<5>_INV_0  (
    .I(suart_phase_accumulator_tx[5]),
    .O(\Madd_n6127_lut[5] )
  );
  INV   \Madd_n6127_lut<7>_INV_0  (
    .I(suart_phase_accumulator_tx[7]),
    .O(\Madd_n6127_lut[7] )
  );
  INV   \Madd_n6127_lut<9>_INV_0  (
    .I(suart_phase_accumulator_tx[9]),
    .O(\Madd_n6127_lut[9] )
  );
  INV   \Madd_n6127_lut<10>_INV_0  (
    .I(suart_phase_accumulator_tx[10]),
    .O(\Madd_n6127_lut[10] )
  );
  INV   \Madd_n6127_lut<11>_INV_0  (
    .I(suart_phase_accumulator_tx[11]),
    .O(\Madd_n6127_lut[11] )
  );
  INV   \Madd_n6127_lut<12>_INV_0  (
    .I(suart_phase_accumulator_tx[12]),
    .O(\Madd_n6127_lut[12] )
  );
  INV   \Madd_n6127_lut<13>_INV_0  (
    .I(suart_phase_accumulator_tx[13]),
    .O(\Madd_n6127_lut[13] )
  );
  INV   \Madd_n6127_lut<14>_INV_0  (
    .I(suart_phase_accumulator_tx[14]),
    .O(\Madd_n6127_lut[14] )
  );
  INV   \Madd_n6127_lut<15>_INV_0  (
    .I(suart_phase_accumulator_tx[15]),
    .O(\Madd_n6127_lut[15] )
  );
  INV   \Madd_n6127_lut<17>_INV_0  (
    .I(suart_phase_accumulator_tx[17]),
    .O(\Madd_n6127_lut[17] )
  );
  INV   \Madd_n6127_lut<18>_INV_0  (
    .I(suart_phase_accumulator_tx[18]),
    .O(\Madd_n6127_lut[18] )
  );
  INV   \Madd_n6127_lut<20>_INV_0  (
    .I(suart_phase_accumulator_tx[20]),
    .O(\Madd_n6127_lut[20] )
  );
  INV   \Madd_n6127_lut<23>_INV_0  (
    .I(suart_phase_accumulator_tx[23]),
    .O(\Madd_n6127_lut[23] )
  );
  INV   \Madd_n6203_lut<0>_INV_0  (
    .I(opsis_i2c_samp_carry_5193),
    .O(Madd_n6203_lut[0])
  );
  INV   \Mcount_crg_por_lut<1>_INV_0  (
    .I(crg_por[1]),
    .O(Mcount_crg_por_lut[1])
  );
  INV   \Mcount_crg_por_lut<2>_INV_0  (
    .I(crg_por[2]),
    .O(Mcount_crg_por_lut[2])
  );
  INV   \Mcount_crg_por_lut<3>_INV_0  (
    .I(crg_por[3]),
    .O(Mcount_crg_por_lut[3])
  );
  INV   \Mcount_crg_por_lut<4>_INV_0  (
    .I(crg_por[4]),
    .O(Mcount_crg_por_lut[4])
  );
  INV   \Mcount_crg_por_lut<5>_INV_0  (
    .I(crg_por[5]),
    .O(Mcount_crg_por_lut[5])
  );
  INV   \Mcount_crg_por_lut<6>_INV_0  (
    .I(crg_por[6]),
    .O(Mcount_crg_por_lut[6])
  );
  INV   \Mcount_crg_por_lut<7>_INV_0  (
    .I(crg_por[7]),
    .O(Mcount_crg_por_lut[7])
  );
  INV   \Mcount_crg_por_lut<8>_INV_0  (
    .I(crg_por[8]),
    .O(Mcount_crg_por_lut[8])
  );
  INV   \Mcount_crg_por_lut<9>_INV_0  (
    .I(crg_por[9]),
    .O(Mcount_crg_por_lut[9])
  );
  INV   \Mcount_crg_por_lut<10>_INV_0  (
    .I(crg_por[10]),
    .O(Mcount_crg_por_lut[10])
  );
  INV   \Mcount_basesoc_ctrl_bus_errors_lut<0>_INV_0  (
    .I(basesoc_ctrl_bus_errors[0]),
    .O(Mcount_basesoc_ctrl_bus_errors_lut[0])
  );
  INV   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_lut<2>_INV_0  (
    .I(\picorv32/reg_pc_2_7547 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_lut<2> )
  );
  INV   front_panel_switches1_INV_0 (
    .I(front_panel_switches_inv),
    .O(front_panel_switches)
  );
  INV   half_rate_phy_sdram_half_clk_n1_INV_0 (
    .I(sdram_half_clk),
    .O(half_rate_phy_sdram_half_clk_n)
  );
  INV   crg_clk_sdram_half_shifted_INV_495_o1_INV_0 (
    .I(crg_clk_sdram_half_shifted),
    .O(crg_clk_sdram_half_shifted_INV_495_o)
  );
  INV   phase_sel_INV_38_o1_INV_0 (
    .I(phase_sel_258),
    .O(phase_sel_INV_38_o)
  );
  INV   suart_rx_trigger1_INV_0 (
    .I(suart_rx_fifo_readable_2279),
    .O(suart_rx_trigger)
  );
  INV   half_rate_phy_drive_dq_n01_INV_0 (
    .I(\half_rate_phy_r_drive_dq[3] ),
    .O(N3571)
  );
  INV   half_rate_phy_dqs_t_d11_INV_0 (
    .I(half_rate_phy_r_dfi_wrdata_en[5]),
    .O(half_rate_phy_dqs_t_d1)
  );
  INV   hdled1_INV_0 (
    .I(front_panel_leds_storage_full[0]),
    .O(hdled_OBUF_3480)
  );
  INV   pwled1_INV_0 (
    .I(front_panel_leds_storage_full[1]),
    .O(pwled_OBUF_3481)
  );
  INV   opsis_i2c_fx2_reset_storage_full_inv1_INV_0 (
    .I(opsis_i2c_fx2_reset_storage_full_2168),
    .O(opsis_i2c_fx2_reset_storage_full_inv)
  );
  INV   opsisi2c_storage_full_inv1_INV_0 (
    .I(opsisi2c_storage_full_2184),
    .O(opsisi2c_storage_full_inv)
  );
  INV   \basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv1_INV_0  (
    .I(basesoc_sdram_bandwidth_counter_23_2386),
    .O(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv )
  );
  INV   \Mcount_half_rate_phy_phase_half_xor<0>11_INV_0  (
    .I(half_rate_phy_phase_half_182),
    .O(Result)
  );
  INV   \Mcount_suart_tx_fifo_produce_xor<0>11_INV_0  (
    .I(suart_tx_fifo_produce[0]),
    .O(\Result<0>4 )
  );
  INV   \Mcount_dna_cnt_xor<0>11_INV_0  (
    .I(dna_cnt[0]),
    .O(\Result<0>2 )
  );
  INV   \Mcount_suart_tx_fifo_consume_xor<0>11_INV_0  (
    .I(suart_tx_fifo_consume[0]),
    .O(\Result<0>5 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>9 )
  );
  INV   \Mcount_suart_rx_fifo_produce_xor<0>11_INV_0  (
    .I(suart_rx_fifo_produce[0]),
    .O(\Result<0>7 )
  );
  INV   \Mcount_suart_rx_fifo_consume_xor<0>11_INV_0  (
    .I(suart_rx_fifo_consume[0]),
    .O(\Result<0>8 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>11 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>14 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>15 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>16 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>17 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>22 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>20 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>21 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>23 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>26 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>27 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>28 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>29 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>31 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>32 )
  );
  INV   \Mmux_spiflash_counter[7]_GND_1_o_mux_1736_OUT11_INV_0  (
    .I(spiflash_counter[0]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<0> )
  );
  INV   Mcount_basesoc_counter1_INV_0 (
    .I(basesoc_counter[0]),
    .O(Mcount_basesoc_counter)
  );
  INV   \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>18 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>12 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>25 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>13 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>24 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>19 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>30 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>33 )
  );
  INV   \Mcount_suart_tx_fifo_level0_xor<0>11_INV_0  (
    .I(suart_tx_fifo_level0[0]),
    .O(\Result<0>6 )
  );
  INV   \Mcount_basesoc_sdram_timer_count_lut<0>_INV_0  (
    .I(basesoc_sdram_timer_count[0]),
    .O(Mcount_basesoc_sdram_timer_count_lut[0])
  );
  INV   \Mcount_basesoc_sdram_timer_count_lut<3>_INV_0  (
    .I(basesoc_sdram_timer_count[3]),
    .O(Mcount_basesoc_sdram_timer_count_lut[3])
  );
  INV   \Mcount_suart_rx_fifo_level0_xor<0>11_INV_0  (
    .I(suart_rx_fifo_level0[0]),
    .O(\Result<0>10 )
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_tag_mem (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_tag_mem_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_tag_mem_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_tag_mem_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_tag_mem_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({basesoc_tag_port_we, basesoc_tag_port_we, basesoc_tag_port_we, basesoc_tag_port_we}),
    .DOA({\NLW_Mram_tag_mem_DOA<31>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<30>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<29>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOA<28>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<27>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<26>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOA<25>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<24>_UNCONNECTED , _n6525[23], _n6525[22], _n6525[21], _n6525[20], _n6525[19], _n6525[18]
, _n6525[17], _n6525[16], _n6525[15], _n6525[14], _n6525[13], _n6525[12], _n6525[11], _n6525[10], _n6525[9], _n6525[8], _n6525[7], _n6525[6], 
_n6525[5], _n6525[4], _n6525[3], _n6525[2], _n6525[1], _n6525[0]}),
    .ADDRA({\picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], 
\picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], \NLW_Mram_tag_mem_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRA<3>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRA<2>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_tag_mem_ADDRB<13>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<12>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRB<10>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<9>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRB<7>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<6>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRB<4>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<3>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRB<1>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_tag_mem_DIB<31>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<30>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<29>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<28>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<27>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<26>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<25>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<24>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<23>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<22>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<21>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<20>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<19>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<18>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<17>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<16>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<15>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<14>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<13>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<12>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<10>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<9>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<7>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<6>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<4>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<3>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<1>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_tag_mem_DOPA<3>_UNCONNECTED , \NLW_Mram_tag_mem_DOPA<2>_UNCONNECTED , \NLW_Mram_tag_mem_DOPA<1>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_tag_mem_DIPB<3>_UNCONNECTED , \NLW_Mram_tag_mem_DIPB<2>_UNCONNECTED , \NLW_Mram_tag_mem_DIPB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_tag_mem_DOPB<3>_UNCONNECTED , \NLW_Mram_tag_mem_DOPB<2>_UNCONNECTED , \NLW_Mram_tag_mem_DOPB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_tag_mem_DOB<31>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<30>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<29>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<28>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<27>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<26>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<25>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<24>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<23>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<22>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<21>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<20>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<19>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<18>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<17>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<16>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<15>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<14>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<13>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<12>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<10>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<9>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<7>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<6>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<4>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<3>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<1>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_tag_mem_WEB<3>_UNCONNECTED , \NLW_Mram_tag_mem_WEB<2>_UNCONNECTED , \NLW_Mram_tag_mem_WEB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem_WEB<0>_UNCONNECTED }),
    .DIA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o1_5710, Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], \picorv32/mem_addr [31], 
\picorv32/mem_addr [30], \picorv32/mem_addr [29], \picorv32/mem_addr [28], \picorv32/mem_addr [27], \picorv32/mem_addr [26], \picorv32/mem_addr [25], 
\picorv32/mem_addr [24], \picorv32/mem_addr [23], \picorv32/mem_addr [22], \picorv32/mem_addr [21], \picorv32/mem_addr [20], \picorv32/mem_addr [19], 
\picorv32/mem_addr [18], \picorv32/mem_addr [17], \picorv32/mem_addr [16], \picorv32/mem_addr [15], \picorv32/mem_addr [14], \picorv32/mem_addr [13]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_11 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_11_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_11_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_11_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_11_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl3_4204, write_ctrl2_4203, write_ctrl1_4202, write_ctrl_4201}),
    .DOA({N49, N48, N47, N46, N45, N44, N43, N42, N41, N40, N39, N38, N37, N36, N35, N34, N33, N32, N31, N30, N29, N28, N27, N26, N25, N24, N23, N22, 
N21, N20, N19, N18}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_11_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_11_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_11_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_11_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_11_DIB<31>_UNCONNECTED , \NLW_Mram_mem_11_DIB<30>_UNCONNECTED , \NLW_Mram_mem_11_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<28>_UNCONNECTED , \NLW_Mram_mem_11_DIB<27>_UNCONNECTED , \NLW_Mram_mem_11_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<25>_UNCONNECTED , \NLW_Mram_mem_11_DIB<24>_UNCONNECTED , \NLW_Mram_mem_11_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<22>_UNCONNECTED , \NLW_Mram_mem_11_DIB<21>_UNCONNECTED , \NLW_Mram_mem_11_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<19>_UNCONNECTED , \NLW_Mram_mem_11_DIB<18>_UNCONNECTED , \NLW_Mram_mem_11_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<16>_UNCONNECTED , \NLW_Mram_mem_11_DIB<15>_UNCONNECTED , \NLW_Mram_mem_11_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<13>_UNCONNECTED , \NLW_Mram_mem_11_DIB<12>_UNCONNECTED , \NLW_Mram_mem_11_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<10>_UNCONNECTED , \NLW_Mram_mem_11_DIB<9>_UNCONNECTED , \NLW_Mram_mem_11_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<7>_UNCONNECTED , \NLW_Mram_mem_11_DIB<6>_UNCONNECTED , \NLW_Mram_mem_11_DIB<5>_UNCONNECTED , \NLW_Mram_mem_11_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_11_DIB<3>_UNCONNECTED , \NLW_Mram_mem_11_DIB<2>_UNCONNECTED , \NLW_Mram_mem_11_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_11_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_11_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_11_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_11_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_11_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_11_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_11_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_11_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_11_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_11_DOB<31>_UNCONNECTED , \NLW_Mram_mem_11_DOB<30>_UNCONNECTED , \NLW_Mram_mem_11_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<28>_UNCONNECTED , \NLW_Mram_mem_11_DOB<27>_UNCONNECTED , \NLW_Mram_mem_11_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<25>_UNCONNECTED , \NLW_Mram_mem_11_DOB<24>_UNCONNECTED , \NLW_Mram_mem_11_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<22>_UNCONNECTED , \NLW_Mram_mem_11_DOB<21>_UNCONNECTED , \NLW_Mram_mem_11_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<19>_UNCONNECTED , \NLW_Mram_mem_11_DOB<18>_UNCONNECTED , \NLW_Mram_mem_11_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<16>_UNCONNECTED , \NLW_Mram_mem_11_DOB<15>_UNCONNECTED , \NLW_Mram_mem_11_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<13>_UNCONNECTED , \NLW_Mram_mem_11_DOB<12>_UNCONNECTED , \NLW_Mram_mem_11_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<10>_UNCONNECTED , \NLW_Mram_mem_11_DOB<9>_UNCONNECTED , \NLW_Mram_mem_11_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<7>_UNCONNECTED , \NLW_Mram_mem_11_DOB<6>_UNCONNECTED , \NLW_Mram_mem_11_DOB<5>_UNCONNECTED , \NLW_Mram_mem_11_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_11_DOB<3>_UNCONNECTED , \NLW_Mram_mem_11_DOB<2>_UNCONNECTED , \NLW_Mram_mem_11_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_11_WEB<3>_UNCONNECTED , \NLW_Mram_mem_11_WEB<2>_UNCONNECTED , \NLW_Mram_mem_11_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_12 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_12_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_12_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_12_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_12_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl7_4208, write_ctrl6_4207, write_ctrl5_4206, write_ctrl4_4205}),
    .DOA({N113, N112, N111, N110, N109, N108, N107, N106, N105, N104, N103, N102, N101, N100, N99, N98, N97, N96, N95, N94, N93, N92, N91, N90, N89, 
N88, N87, N86, N85, N84, N83, N82}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_12_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_12_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_12_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_12_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_12_DIB<31>_UNCONNECTED , \NLW_Mram_mem_12_DIB<30>_UNCONNECTED , \NLW_Mram_mem_12_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<28>_UNCONNECTED , \NLW_Mram_mem_12_DIB<27>_UNCONNECTED , \NLW_Mram_mem_12_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<25>_UNCONNECTED , \NLW_Mram_mem_12_DIB<24>_UNCONNECTED , \NLW_Mram_mem_12_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<22>_UNCONNECTED , \NLW_Mram_mem_12_DIB<21>_UNCONNECTED , \NLW_Mram_mem_12_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<19>_UNCONNECTED , \NLW_Mram_mem_12_DIB<18>_UNCONNECTED , \NLW_Mram_mem_12_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<16>_UNCONNECTED , \NLW_Mram_mem_12_DIB<15>_UNCONNECTED , \NLW_Mram_mem_12_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<13>_UNCONNECTED , \NLW_Mram_mem_12_DIB<12>_UNCONNECTED , \NLW_Mram_mem_12_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<10>_UNCONNECTED , \NLW_Mram_mem_12_DIB<9>_UNCONNECTED , \NLW_Mram_mem_12_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<7>_UNCONNECTED , \NLW_Mram_mem_12_DIB<6>_UNCONNECTED , \NLW_Mram_mem_12_DIB<5>_UNCONNECTED , \NLW_Mram_mem_12_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_12_DIB<3>_UNCONNECTED , \NLW_Mram_mem_12_DIB<2>_UNCONNECTED , \NLW_Mram_mem_12_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_12_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_12_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_12_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_12_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_12_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_12_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_12_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_12_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_12_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_12_DOB<31>_UNCONNECTED , \NLW_Mram_mem_12_DOB<30>_UNCONNECTED , \NLW_Mram_mem_12_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<28>_UNCONNECTED , \NLW_Mram_mem_12_DOB<27>_UNCONNECTED , \NLW_Mram_mem_12_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<25>_UNCONNECTED , \NLW_Mram_mem_12_DOB<24>_UNCONNECTED , \NLW_Mram_mem_12_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<22>_UNCONNECTED , \NLW_Mram_mem_12_DOB<21>_UNCONNECTED , \NLW_Mram_mem_12_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<19>_UNCONNECTED , \NLW_Mram_mem_12_DOB<18>_UNCONNECTED , \NLW_Mram_mem_12_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<16>_UNCONNECTED , \NLW_Mram_mem_12_DOB<15>_UNCONNECTED , \NLW_Mram_mem_12_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<13>_UNCONNECTED , \NLW_Mram_mem_12_DOB<12>_UNCONNECTED , \NLW_Mram_mem_12_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<10>_UNCONNECTED , \NLW_Mram_mem_12_DOB<9>_UNCONNECTED , \NLW_Mram_mem_12_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<7>_UNCONNECTED , \NLW_Mram_mem_12_DOB<6>_UNCONNECTED , \NLW_Mram_mem_12_DOB<5>_UNCONNECTED , \NLW_Mram_mem_12_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_12_DOB<3>_UNCONNECTED , \NLW_Mram_mem_12_DOB<2>_UNCONNECTED , \NLW_Mram_mem_12_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_12_WEB<3>_UNCONNECTED , \NLW_Mram_mem_12_WEB<2>_UNCONNECTED , \NLW_Mram_mem_12_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_13 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_13_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_13_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_13_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_13_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl11_4212, write_ctrl10_4211, write_ctrl9_4210, write_ctrl8_4209}),
    .DOA({N177, N176, N175, N174, N173, N172, N171, N170, N169, N168, N167, N166, N165, N164, N163, N162, N161, N160, N159, N158, N157, N156, N155, 
N154, N153, N152, N151, N150, N149, N148, N147, N146}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_13_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_13_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_13_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_13_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_13_DIB<31>_UNCONNECTED , \NLW_Mram_mem_13_DIB<30>_UNCONNECTED , \NLW_Mram_mem_13_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<28>_UNCONNECTED , \NLW_Mram_mem_13_DIB<27>_UNCONNECTED , \NLW_Mram_mem_13_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<25>_UNCONNECTED , \NLW_Mram_mem_13_DIB<24>_UNCONNECTED , \NLW_Mram_mem_13_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<22>_UNCONNECTED , \NLW_Mram_mem_13_DIB<21>_UNCONNECTED , \NLW_Mram_mem_13_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<19>_UNCONNECTED , \NLW_Mram_mem_13_DIB<18>_UNCONNECTED , \NLW_Mram_mem_13_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<16>_UNCONNECTED , \NLW_Mram_mem_13_DIB<15>_UNCONNECTED , \NLW_Mram_mem_13_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<13>_UNCONNECTED , \NLW_Mram_mem_13_DIB<12>_UNCONNECTED , \NLW_Mram_mem_13_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<10>_UNCONNECTED , \NLW_Mram_mem_13_DIB<9>_UNCONNECTED , \NLW_Mram_mem_13_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<7>_UNCONNECTED , \NLW_Mram_mem_13_DIB<6>_UNCONNECTED , \NLW_Mram_mem_13_DIB<5>_UNCONNECTED , \NLW_Mram_mem_13_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_13_DIB<3>_UNCONNECTED , \NLW_Mram_mem_13_DIB<2>_UNCONNECTED , \NLW_Mram_mem_13_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_13_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_13_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_13_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_13_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_13_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_13_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_13_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_13_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_13_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_13_DOB<31>_UNCONNECTED , \NLW_Mram_mem_13_DOB<30>_UNCONNECTED , \NLW_Mram_mem_13_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<28>_UNCONNECTED , \NLW_Mram_mem_13_DOB<27>_UNCONNECTED , \NLW_Mram_mem_13_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<25>_UNCONNECTED , \NLW_Mram_mem_13_DOB<24>_UNCONNECTED , \NLW_Mram_mem_13_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<22>_UNCONNECTED , \NLW_Mram_mem_13_DOB<21>_UNCONNECTED , \NLW_Mram_mem_13_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<19>_UNCONNECTED , \NLW_Mram_mem_13_DOB<18>_UNCONNECTED , \NLW_Mram_mem_13_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<16>_UNCONNECTED , \NLW_Mram_mem_13_DOB<15>_UNCONNECTED , \NLW_Mram_mem_13_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<13>_UNCONNECTED , \NLW_Mram_mem_13_DOB<12>_UNCONNECTED , \NLW_Mram_mem_13_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<10>_UNCONNECTED , \NLW_Mram_mem_13_DOB<9>_UNCONNECTED , \NLW_Mram_mem_13_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<7>_UNCONNECTED , \NLW_Mram_mem_13_DOB<6>_UNCONNECTED , \NLW_Mram_mem_13_DOB<5>_UNCONNECTED , \NLW_Mram_mem_13_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_13_DOB<3>_UNCONNECTED , \NLW_Mram_mem_13_DOB<2>_UNCONNECTED , \NLW_Mram_mem_13_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_13_WEB<3>_UNCONNECTED , \NLW_Mram_mem_13_WEB<2>_UNCONNECTED , \NLW_Mram_mem_13_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_14 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_14_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_14_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_14_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_14_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl15_4216, write_ctrl14_4215, write_ctrl13_4214, write_ctrl12_4213}),
    .DOA({N241, N240, N239, N238, N237, N236, N235, N234, N233, N232, N231, N230, N229, N228, N227, N226, N225, N224, N223, N222, N221, N220, N219, 
N218, N217, N216, N215, N214, N213, N212, N211, N210}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_14_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_14_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_14_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_14_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_14_DIB<31>_UNCONNECTED , \NLW_Mram_mem_14_DIB<30>_UNCONNECTED , \NLW_Mram_mem_14_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<28>_UNCONNECTED , \NLW_Mram_mem_14_DIB<27>_UNCONNECTED , \NLW_Mram_mem_14_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<25>_UNCONNECTED , \NLW_Mram_mem_14_DIB<24>_UNCONNECTED , \NLW_Mram_mem_14_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<22>_UNCONNECTED , \NLW_Mram_mem_14_DIB<21>_UNCONNECTED , \NLW_Mram_mem_14_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<19>_UNCONNECTED , \NLW_Mram_mem_14_DIB<18>_UNCONNECTED , \NLW_Mram_mem_14_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<16>_UNCONNECTED , \NLW_Mram_mem_14_DIB<15>_UNCONNECTED , \NLW_Mram_mem_14_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<13>_UNCONNECTED , \NLW_Mram_mem_14_DIB<12>_UNCONNECTED , \NLW_Mram_mem_14_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<10>_UNCONNECTED , \NLW_Mram_mem_14_DIB<9>_UNCONNECTED , \NLW_Mram_mem_14_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<7>_UNCONNECTED , \NLW_Mram_mem_14_DIB<6>_UNCONNECTED , \NLW_Mram_mem_14_DIB<5>_UNCONNECTED , \NLW_Mram_mem_14_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_14_DIB<3>_UNCONNECTED , \NLW_Mram_mem_14_DIB<2>_UNCONNECTED , \NLW_Mram_mem_14_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_14_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_14_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_14_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_14_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_14_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_14_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_14_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_14_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_14_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_14_DOB<31>_UNCONNECTED , \NLW_Mram_mem_14_DOB<30>_UNCONNECTED , \NLW_Mram_mem_14_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<28>_UNCONNECTED , \NLW_Mram_mem_14_DOB<27>_UNCONNECTED , \NLW_Mram_mem_14_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<25>_UNCONNECTED , \NLW_Mram_mem_14_DOB<24>_UNCONNECTED , \NLW_Mram_mem_14_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<22>_UNCONNECTED , \NLW_Mram_mem_14_DOB<21>_UNCONNECTED , \NLW_Mram_mem_14_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<19>_UNCONNECTED , \NLW_Mram_mem_14_DOB<18>_UNCONNECTED , \NLW_Mram_mem_14_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<16>_UNCONNECTED , \NLW_Mram_mem_14_DOB<15>_UNCONNECTED , \NLW_Mram_mem_14_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<13>_UNCONNECTED , \NLW_Mram_mem_14_DOB<12>_UNCONNECTED , \NLW_Mram_mem_14_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<10>_UNCONNECTED , \NLW_Mram_mem_14_DOB<9>_UNCONNECTED , \NLW_Mram_mem_14_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<7>_UNCONNECTED , \NLW_Mram_mem_14_DOB<6>_UNCONNECTED , \NLW_Mram_mem_14_DOB<5>_UNCONNECTED , \NLW_Mram_mem_14_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_14_DOB<3>_UNCONNECTED , \NLW_Mram_mem_14_DOB<2>_UNCONNECTED , \NLW_Mram_mem_14_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_14_WEB<3>_UNCONNECTED , \NLW_Mram_mem_14_WEB<2>_UNCONNECTED , \NLW_Mram_mem_14_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_15 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_15_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_15_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_15_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_15_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl19_4220, write_ctrl18_4219, write_ctrl17_4218, write_ctrl16_4217}),
    .DOA({N305, N304, N303, N302, N301, N300, N299, N298, N297, N296, N295, N294, N293, N292, N291, N290, N289, N288, N287, N286, N285, N284, N283, 
N282, N281, N280, N279, N278, N277, N276, N275, N274}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_15_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_15_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_15_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_15_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_15_DIB<31>_UNCONNECTED , \NLW_Mram_mem_15_DIB<30>_UNCONNECTED , \NLW_Mram_mem_15_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<28>_UNCONNECTED , \NLW_Mram_mem_15_DIB<27>_UNCONNECTED , \NLW_Mram_mem_15_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<25>_UNCONNECTED , \NLW_Mram_mem_15_DIB<24>_UNCONNECTED , \NLW_Mram_mem_15_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<22>_UNCONNECTED , \NLW_Mram_mem_15_DIB<21>_UNCONNECTED , \NLW_Mram_mem_15_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<19>_UNCONNECTED , \NLW_Mram_mem_15_DIB<18>_UNCONNECTED , \NLW_Mram_mem_15_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<16>_UNCONNECTED , \NLW_Mram_mem_15_DIB<15>_UNCONNECTED , \NLW_Mram_mem_15_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<13>_UNCONNECTED , \NLW_Mram_mem_15_DIB<12>_UNCONNECTED , \NLW_Mram_mem_15_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<10>_UNCONNECTED , \NLW_Mram_mem_15_DIB<9>_UNCONNECTED , \NLW_Mram_mem_15_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<7>_UNCONNECTED , \NLW_Mram_mem_15_DIB<6>_UNCONNECTED , \NLW_Mram_mem_15_DIB<5>_UNCONNECTED , \NLW_Mram_mem_15_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_15_DIB<3>_UNCONNECTED , \NLW_Mram_mem_15_DIB<2>_UNCONNECTED , \NLW_Mram_mem_15_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_15_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_15_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_15_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_15_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_15_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_15_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_15_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_15_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_15_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_15_DOB<31>_UNCONNECTED , \NLW_Mram_mem_15_DOB<30>_UNCONNECTED , \NLW_Mram_mem_15_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<28>_UNCONNECTED , \NLW_Mram_mem_15_DOB<27>_UNCONNECTED , \NLW_Mram_mem_15_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<25>_UNCONNECTED , \NLW_Mram_mem_15_DOB<24>_UNCONNECTED , \NLW_Mram_mem_15_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<22>_UNCONNECTED , \NLW_Mram_mem_15_DOB<21>_UNCONNECTED , \NLW_Mram_mem_15_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<19>_UNCONNECTED , \NLW_Mram_mem_15_DOB<18>_UNCONNECTED , \NLW_Mram_mem_15_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<16>_UNCONNECTED , \NLW_Mram_mem_15_DOB<15>_UNCONNECTED , \NLW_Mram_mem_15_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<13>_UNCONNECTED , \NLW_Mram_mem_15_DOB<12>_UNCONNECTED , \NLW_Mram_mem_15_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<10>_UNCONNECTED , \NLW_Mram_mem_15_DOB<9>_UNCONNECTED , \NLW_Mram_mem_15_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<7>_UNCONNECTED , \NLW_Mram_mem_15_DOB<6>_UNCONNECTED , \NLW_Mram_mem_15_DOB<5>_UNCONNECTED , \NLW_Mram_mem_15_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_15_DOB<3>_UNCONNECTED , \NLW_Mram_mem_15_DOB<2>_UNCONNECTED , \NLW_Mram_mem_15_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_15_WEB<3>_UNCONNECTED , \NLW_Mram_mem_15_WEB<2>_UNCONNECTED , \NLW_Mram_mem_15_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_16 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_16_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_16_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_16_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_16_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl23_4224, write_ctrl22_4223, write_ctrl21_4222, write_ctrl20_4221}),
    .DOA({N369, N368, N367, N366, N365, N364, N363, N362, N361, N360, N359, N358, N357, N356, N355, N354, N353, N352, N351, N350, N349, N348, N347, 
N346, N345, N344, N343, N342, N341, N340, N339, N338}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_16_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_16_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_16_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_16_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_16_DIB<31>_UNCONNECTED , \NLW_Mram_mem_16_DIB<30>_UNCONNECTED , \NLW_Mram_mem_16_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<28>_UNCONNECTED , \NLW_Mram_mem_16_DIB<27>_UNCONNECTED , \NLW_Mram_mem_16_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<25>_UNCONNECTED , \NLW_Mram_mem_16_DIB<24>_UNCONNECTED , \NLW_Mram_mem_16_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<22>_UNCONNECTED , \NLW_Mram_mem_16_DIB<21>_UNCONNECTED , \NLW_Mram_mem_16_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<19>_UNCONNECTED , \NLW_Mram_mem_16_DIB<18>_UNCONNECTED , \NLW_Mram_mem_16_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<16>_UNCONNECTED , \NLW_Mram_mem_16_DIB<15>_UNCONNECTED , \NLW_Mram_mem_16_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<13>_UNCONNECTED , \NLW_Mram_mem_16_DIB<12>_UNCONNECTED , \NLW_Mram_mem_16_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<10>_UNCONNECTED , \NLW_Mram_mem_16_DIB<9>_UNCONNECTED , \NLW_Mram_mem_16_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<7>_UNCONNECTED , \NLW_Mram_mem_16_DIB<6>_UNCONNECTED , \NLW_Mram_mem_16_DIB<5>_UNCONNECTED , \NLW_Mram_mem_16_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_16_DIB<3>_UNCONNECTED , \NLW_Mram_mem_16_DIB<2>_UNCONNECTED , \NLW_Mram_mem_16_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_16_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_16_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_16_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_16_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_16_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_16_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_16_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_16_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_16_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_16_DOB<31>_UNCONNECTED , \NLW_Mram_mem_16_DOB<30>_UNCONNECTED , \NLW_Mram_mem_16_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<28>_UNCONNECTED , \NLW_Mram_mem_16_DOB<27>_UNCONNECTED , \NLW_Mram_mem_16_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<25>_UNCONNECTED , \NLW_Mram_mem_16_DOB<24>_UNCONNECTED , \NLW_Mram_mem_16_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<22>_UNCONNECTED , \NLW_Mram_mem_16_DOB<21>_UNCONNECTED , \NLW_Mram_mem_16_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<19>_UNCONNECTED , \NLW_Mram_mem_16_DOB<18>_UNCONNECTED , \NLW_Mram_mem_16_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<16>_UNCONNECTED , \NLW_Mram_mem_16_DOB<15>_UNCONNECTED , \NLW_Mram_mem_16_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<13>_UNCONNECTED , \NLW_Mram_mem_16_DOB<12>_UNCONNECTED , \NLW_Mram_mem_16_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<10>_UNCONNECTED , \NLW_Mram_mem_16_DOB<9>_UNCONNECTED , \NLW_Mram_mem_16_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<7>_UNCONNECTED , \NLW_Mram_mem_16_DOB<6>_UNCONNECTED , \NLW_Mram_mem_16_DOB<5>_UNCONNECTED , \NLW_Mram_mem_16_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_16_DOB<3>_UNCONNECTED , \NLW_Mram_mem_16_DOB<2>_UNCONNECTED , \NLW_Mram_mem_16_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_16_WEB<3>_UNCONNECTED , \NLW_Mram_mem_16_WEB<2>_UNCONNECTED , \NLW_Mram_mem_16_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_17 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_17_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_17_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_17_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_17_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl27_4228, write_ctrl26_4227, write_ctrl25_4226, write_ctrl24_4225}),
    .DOA({N433, N432, N431, N430, N429, N428, N427, N426, N425, N424, N423, N422, N421, N420, N419, N418, N417, N416, N415, N414, N413, N412, N411, 
N410, N409, N408, N407, N406, N405, N404, N403, N402}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_17_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_17_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_17_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_17_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_17_DIB<31>_UNCONNECTED , \NLW_Mram_mem_17_DIB<30>_UNCONNECTED , \NLW_Mram_mem_17_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<28>_UNCONNECTED , \NLW_Mram_mem_17_DIB<27>_UNCONNECTED , \NLW_Mram_mem_17_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<25>_UNCONNECTED , \NLW_Mram_mem_17_DIB<24>_UNCONNECTED , \NLW_Mram_mem_17_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<22>_UNCONNECTED , \NLW_Mram_mem_17_DIB<21>_UNCONNECTED , \NLW_Mram_mem_17_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<19>_UNCONNECTED , \NLW_Mram_mem_17_DIB<18>_UNCONNECTED , \NLW_Mram_mem_17_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<16>_UNCONNECTED , \NLW_Mram_mem_17_DIB<15>_UNCONNECTED , \NLW_Mram_mem_17_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<13>_UNCONNECTED , \NLW_Mram_mem_17_DIB<12>_UNCONNECTED , \NLW_Mram_mem_17_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<10>_UNCONNECTED , \NLW_Mram_mem_17_DIB<9>_UNCONNECTED , \NLW_Mram_mem_17_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<7>_UNCONNECTED , \NLW_Mram_mem_17_DIB<6>_UNCONNECTED , \NLW_Mram_mem_17_DIB<5>_UNCONNECTED , \NLW_Mram_mem_17_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_17_DIB<3>_UNCONNECTED , \NLW_Mram_mem_17_DIB<2>_UNCONNECTED , \NLW_Mram_mem_17_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_17_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_17_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_17_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_17_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_17_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_17_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_17_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_17_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_17_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_17_DOB<31>_UNCONNECTED , \NLW_Mram_mem_17_DOB<30>_UNCONNECTED , \NLW_Mram_mem_17_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<28>_UNCONNECTED , \NLW_Mram_mem_17_DOB<27>_UNCONNECTED , \NLW_Mram_mem_17_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<25>_UNCONNECTED , \NLW_Mram_mem_17_DOB<24>_UNCONNECTED , \NLW_Mram_mem_17_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<22>_UNCONNECTED , \NLW_Mram_mem_17_DOB<21>_UNCONNECTED , \NLW_Mram_mem_17_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<19>_UNCONNECTED , \NLW_Mram_mem_17_DOB<18>_UNCONNECTED , \NLW_Mram_mem_17_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<16>_UNCONNECTED , \NLW_Mram_mem_17_DOB<15>_UNCONNECTED , \NLW_Mram_mem_17_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<13>_UNCONNECTED , \NLW_Mram_mem_17_DOB<12>_UNCONNECTED , \NLW_Mram_mem_17_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<10>_UNCONNECTED , \NLW_Mram_mem_17_DOB<9>_UNCONNECTED , \NLW_Mram_mem_17_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<7>_UNCONNECTED , \NLW_Mram_mem_17_DOB<6>_UNCONNECTED , \NLW_Mram_mem_17_DOB<5>_UNCONNECTED , \NLW_Mram_mem_17_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_17_DOB<3>_UNCONNECTED , \NLW_Mram_mem_17_DOB<2>_UNCONNECTED , \NLW_Mram_mem_17_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_17_WEB<3>_UNCONNECTED , \NLW_Mram_mem_17_WEB<2>_UNCONNECTED , \NLW_Mram_mem_17_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_18 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_18_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_18_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_18_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_18_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl31_4232, write_ctrl30_4231, write_ctrl29_4230, write_ctrl28_4229}),
    .DOA({N497, N496, N495, N494, N493, N492, N491, N490, N489, N488, N487, N486, N485, N484, N483, N482, N481, N480, N479, N478, N477, N476, N475, 
N474, N473, N472, N471, N470, N469, N468, N467, N466}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_18_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_18_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_18_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_18_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_18_DIB<31>_UNCONNECTED , \NLW_Mram_mem_18_DIB<30>_UNCONNECTED , \NLW_Mram_mem_18_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<28>_UNCONNECTED , \NLW_Mram_mem_18_DIB<27>_UNCONNECTED , \NLW_Mram_mem_18_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<25>_UNCONNECTED , \NLW_Mram_mem_18_DIB<24>_UNCONNECTED , \NLW_Mram_mem_18_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<22>_UNCONNECTED , \NLW_Mram_mem_18_DIB<21>_UNCONNECTED , \NLW_Mram_mem_18_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<19>_UNCONNECTED , \NLW_Mram_mem_18_DIB<18>_UNCONNECTED , \NLW_Mram_mem_18_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<16>_UNCONNECTED , \NLW_Mram_mem_18_DIB<15>_UNCONNECTED , \NLW_Mram_mem_18_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<13>_UNCONNECTED , \NLW_Mram_mem_18_DIB<12>_UNCONNECTED , \NLW_Mram_mem_18_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<10>_UNCONNECTED , \NLW_Mram_mem_18_DIB<9>_UNCONNECTED , \NLW_Mram_mem_18_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<7>_UNCONNECTED , \NLW_Mram_mem_18_DIB<6>_UNCONNECTED , \NLW_Mram_mem_18_DIB<5>_UNCONNECTED , \NLW_Mram_mem_18_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_18_DIB<3>_UNCONNECTED , \NLW_Mram_mem_18_DIB<2>_UNCONNECTED , \NLW_Mram_mem_18_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_18_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_18_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_18_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_18_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_18_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_18_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_18_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_18_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_18_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_18_DOB<31>_UNCONNECTED , \NLW_Mram_mem_18_DOB<30>_UNCONNECTED , \NLW_Mram_mem_18_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<28>_UNCONNECTED , \NLW_Mram_mem_18_DOB<27>_UNCONNECTED , \NLW_Mram_mem_18_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<25>_UNCONNECTED , \NLW_Mram_mem_18_DOB<24>_UNCONNECTED , \NLW_Mram_mem_18_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<22>_UNCONNECTED , \NLW_Mram_mem_18_DOB<21>_UNCONNECTED , \NLW_Mram_mem_18_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<19>_UNCONNECTED , \NLW_Mram_mem_18_DOB<18>_UNCONNECTED , \NLW_Mram_mem_18_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<16>_UNCONNECTED , \NLW_Mram_mem_18_DOB<15>_UNCONNECTED , \NLW_Mram_mem_18_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<13>_UNCONNECTED , \NLW_Mram_mem_18_DOB<12>_UNCONNECTED , \NLW_Mram_mem_18_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<10>_UNCONNECTED , \NLW_Mram_mem_18_DOB<9>_UNCONNECTED , \NLW_Mram_mem_18_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<7>_UNCONNECTED , \NLW_Mram_mem_18_DOB<6>_UNCONNECTED , \NLW_Mram_mem_18_DOB<5>_UNCONNECTED , \NLW_Mram_mem_18_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_18_DOB<3>_UNCONNECTED , \NLW_Mram_mem_18_DOB<2>_UNCONNECTED , \NLW_Mram_mem_18_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_18_WEB<3>_UNCONNECTED , \NLW_Mram_mem_18_WEB<2>_UNCONNECTED , \NLW_Mram_mem_18_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_19 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_19_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_19_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_19_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_19_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl35_4236, write_ctrl34_4235, write_ctrl33_4234, write_ctrl32_4233}),
    .DOA({N561, N560, N559, N558, N557, N556, N555, N554, N553, N552, N551, N550, N549, N548, N547, N546, N545, N544, N543, N542, N541, N540, N539, 
N538, N537, N536, N535, N534, N533, N532, N531, N530}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_19_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_19_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_19_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_19_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_19_DIB<31>_UNCONNECTED , \NLW_Mram_mem_19_DIB<30>_UNCONNECTED , \NLW_Mram_mem_19_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<28>_UNCONNECTED , \NLW_Mram_mem_19_DIB<27>_UNCONNECTED , \NLW_Mram_mem_19_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<25>_UNCONNECTED , \NLW_Mram_mem_19_DIB<24>_UNCONNECTED , \NLW_Mram_mem_19_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<22>_UNCONNECTED , \NLW_Mram_mem_19_DIB<21>_UNCONNECTED , \NLW_Mram_mem_19_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<19>_UNCONNECTED , \NLW_Mram_mem_19_DIB<18>_UNCONNECTED , \NLW_Mram_mem_19_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<16>_UNCONNECTED , \NLW_Mram_mem_19_DIB<15>_UNCONNECTED , \NLW_Mram_mem_19_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<13>_UNCONNECTED , \NLW_Mram_mem_19_DIB<12>_UNCONNECTED , \NLW_Mram_mem_19_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<10>_UNCONNECTED , \NLW_Mram_mem_19_DIB<9>_UNCONNECTED , \NLW_Mram_mem_19_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<7>_UNCONNECTED , \NLW_Mram_mem_19_DIB<6>_UNCONNECTED , \NLW_Mram_mem_19_DIB<5>_UNCONNECTED , \NLW_Mram_mem_19_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_19_DIB<3>_UNCONNECTED , \NLW_Mram_mem_19_DIB<2>_UNCONNECTED , \NLW_Mram_mem_19_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_19_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_19_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_19_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_19_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_19_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_19_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_19_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_19_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_19_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_19_DOB<31>_UNCONNECTED , \NLW_Mram_mem_19_DOB<30>_UNCONNECTED , \NLW_Mram_mem_19_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<28>_UNCONNECTED , \NLW_Mram_mem_19_DOB<27>_UNCONNECTED , \NLW_Mram_mem_19_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<25>_UNCONNECTED , \NLW_Mram_mem_19_DOB<24>_UNCONNECTED , \NLW_Mram_mem_19_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<22>_UNCONNECTED , \NLW_Mram_mem_19_DOB<21>_UNCONNECTED , \NLW_Mram_mem_19_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<19>_UNCONNECTED , \NLW_Mram_mem_19_DOB<18>_UNCONNECTED , \NLW_Mram_mem_19_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<16>_UNCONNECTED , \NLW_Mram_mem_19_DOB<15>_UNCONNECTED , \NLW_Mram_mem_19_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<13>_UNCONNECTED , \NLW_Mram_mem_19_DOB<12>_UNCONNECTED , \NLW_Mram_mem_19_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<10>_UNCONNECTED , \NLW_Mram_mem_19_DOB<9>_UNCONNECTED , \NLW_Mram_mem_19_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<7>_UNCONNECTED , \NLW_Mram_mem_19_DOB<6>_UNCONNECTED , \NLW_Mram_mem_19_DOB<5>_UNCONNECTED , \NLW_Mram_mem_19_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_19_DOB<3>_UNCONNECTED , \NLW_Mram_mem_19_DOB<2>_UNCONNECTED , \NLW_Mram_mem_19_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_19_WEB<3>_UNCONNECTED , \NLW_Mram_mem_19_WEB<2>_UNCONNECTED , \NLW_Mram_mem_19_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_110 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_110_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_110_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_110_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_110_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl39_4240, write_ctrl38_4239, write_ctrl37_4238, write_ctrl36_4237}),
    .DOA({N625, N624, N623, N622, N621, N620, N619, N618, N617, N616, N615, N614, N613, N612, N611, N610, N609, N608, N607, N606, N605, N604, N603, 
N602, N601, N600, N599, N598, N597, N596, N595, N594}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_110_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_110_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_110_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_110_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_110_DIB<31>_UNCONNECTED , \NLW_Mram_mem_110_DIB<30>_UNCONNECTED , \NLW_Mram_mem_110_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<28>_UNCONNECTED , \NLW_Mram_mem_110_DIB<27>_UNCONNECTED , \NLW_Mram_mem_110_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<25>_UNCONNECTED , \NLW_Mram_mem_110_DIB<24>_UNCONNECTED , \NLW_Mram_mem_110_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<22>_UNCONNECTED , \NLW_Mram_mem_110_DIB<21>_UNCONNECTED , \NLW_Mram_mem_110_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<19>_UNCONNECTED , \NLW_Mram_mem_110_DIB<18>_UNCONNECTED , \NLW_Mram_mem_110_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<16>_UNCONNECTED , \NLW_Mram_mem_110_DIB<15>_UNCONNECTED , \NLW_Mram_mem_110_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<13>_UNCONNECTED , \NLW_Mram_mem_110_DIB<12>_UNCONNECTED , \NLW_Mram_mem_110_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<10>_UNCONNECTED , \NLW_Mram_mem_110_DIB<9>_UNCONNECTED , \NLW_Mram_mem_110_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<7>_UNCONNECTED , \NLW_Mram_mem_110_DIB<6>_UNCONNECTED , \NLW_Mram_mem_110_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<4>_UNCONNECTED , \NLW_Mram_mem_110_DIB<3>_UNCONNECTED , \NLW_Mram_mem_110_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<1>_UNCONNECTED , \NLW_Mram_mem_110_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_110_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_110_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_110_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_110_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_110_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_110_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_110_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_110_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_110_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_110_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_110_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_110_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_110_DOB<31>_UNCONNECTED , \NLW_Mram_mem_110_DOB<30>_UNCONNECTED , \NLW_Mram_mem_110_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<28>_UNCONNECTED , \NLW_Mram_mem_110_DOB<27>_UNCONNECTED , \NLW_Mram_mem_110_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<25>_UNCONNECTED , \NLW_Mram_mem_110_DOB<24>_UNCONNECTED , \NLW_Mram_mem_110_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<22>_UNCONNECTED , \NLW_Mram_mem_110_DOB<21>_UNCONNECTED , \NLW_Mram_mem_110_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<19>_UNCONNECTED , \NLW_Mram_mem_110_DOB<18>_UNCONNECTED , \NLW_Mram_mem_110_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<16>_UNCONNECTED , \NLW_Mram_mem_110_DOB<15>_UNCONNECTED , \NLW_Mram_mem_110_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<13>_UNCONNECTED , \NLW_Mram_mem_110_DOB<12>_UNCONNECTED , \NLW_Mram_mem_110_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<10>_UNCONNECTED , \NLW_Mram_mem_110_DOB<9>_UNCONNECTED , \NLW_Mram_mem_110_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<7>_UNCONNECTED , \NLW_Mram_mem_110_DOB<6>_UNCONNECTED , \NLW_Mram_mem_110_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<4>_UNCONNECTED , \NLW_Mram_mem_110_DOB<3>_UNCONNECTED , \NLW_Mram_mem_110_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<1>_UNCONNECTED , \NLW_Mram_mem_110_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_110_WEB<3>_UNCONNECTED , \NLW_Mram_mem_110_WEB<2>_UNCONNECTED , \NLW_Mram_mem_110_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_110_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_111 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_111_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_111_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_111_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_111_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl43_4244, write_ctrl42_4243, write_ctrl41_4242, write_ctrl40_4241}),
    .DOA({N689, N688, N687, N686, N685, N684, N683, N682, N681, N680, N679, N678, N677, N676, N675, N674, N673, N672, N671, N670, N669, N668, N667, 
N666, N665, N664, N663, N662, N661, N660, N659, N658}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_111_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_111_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_111_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_111_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_111_DIB<31>_UNCONNECTED , \NLW_Mram_mem_111_DIB<30>_UNCONNECTED , \NLW_Mram_mem_111_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<28>_UNCONNECTED , \NLW_Mram_mem_111_DIB<27>_UNCONNECTED , \NLW_Mram_mem_111_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<25>_UNCONNECTED , \NLW_Mram_mem_111_DIB<24>_UNCONNECTED , \NLW_Mram_mem_111_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<22>_UNCONNECTED , \NLW_Mram_mem_111_DIB<21>_UNCONNECTED , \NLW_Mram_mem_111_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<19>_UNCONNECTED , \NLW_Mram_mem_111_DIB<18>_UNCONNECTED , \NLW_Mram_mem_111_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<16>_UNCONNECTED , \NLW_Mram_mem_111_DIB<15>_UNCONNECTED , \NLW_Mram_mem_111_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<13>_UNCONNECTED , \NLW_Mram_mem_111_DIB<12>_UNCONNECTED , \NLW_Mram_mem_111_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<10>_UNCONNECTED , \NLW_Mram_mem_111_DIB<9>_UNCONNECTED , \NLW_Mram_mem_111_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<7>_UNCONNECTED , \NLW_Mram_mem_111_DIB<6>_UNCONNECTED , \NLW_Mram_mem_111_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<4>_UNCONNECTED , \NLW_Mram_mem_111_DIB<3>_UNCONNECTED , \NLW_Mram_mem_111_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<1>_UNCONNECTED , \NLW_Mram_mem_111_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_111_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_111_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_111_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_111_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_111_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_111_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_111_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_111_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_111_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_111_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_111_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_111_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_111_DOB<31>_UNCONNECTED , \NLW_Mram_mem_111_DOB<30>_UNCONNECTED , \NLW_Mram_mem_111_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<28>_UNCONNECTED , \NLW_Mram_mem_111_DOB<27>_UNCONNECTED , \NLW_Mram_mem_111_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<25>_UNCONNECTED , \NLW_Mram_mem_111_DOB<24>_UNCONNECTED , \NLW_Mram_mem_111_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<22>_UNCONNECTED , \NLW_Mram_mem_111_DOB<21>_UNCONNECTED , \NLW_Mram_mem_111_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<19>_UNCONNECTED , \NLW_Mram_mem_111_DOB<18>_UNCONNECTED , \NLW_Mram_mem_111_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<16>_UNCONNECTED , \NLW_Mram_mem_111_DOB<15>_UNCONNECTED , \NLW_Mram_mem_111_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<13>_UNCONNECTED , \NLW_Mram_mem_111_DOB<12>_UNCONNECTED , \NLW_Mram_mem_111_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<10>_UNCONNECTED , \NLW_Mram_mem_111_DOB<9>_UNCONNECTED , \NLW_Mram_mem_111_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<7>_UNCONNECTED , \NLW_Mram_mem_111_DOB<6>_UNCONNECTED , \NLW_Mram_mem_111_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<4>_UNCONNECTED , \NLW_Mram_mem_111_DOB<3>_UNCONNECTED , \NLW_Mram_mem_111_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<1>_UNCONNECTED , \NLW_Mram_mem_111_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_111_WEB<3>_UNCONNECTED , \NLW_Mram_mem_111_WEB<2>_UNCONNECTED , \NLW_Mram_mem_111_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_111_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_112 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_112_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_112_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_112_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_112_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl47_4248, write_ctrl46_4247, write_ctrl45_4246, write_ctrl44_4245}),
    .DOA({N753, N752, N751, N750, N749, N748, N747, N746, N745, N744, N743, N742, N741, N740, N739, N738, N737, N736, N735, N734, N733, N732, N731, 
N730, N729, N728, N727, N726, N725, N724, N723, N722}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_112_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_112_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_112_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_112_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_112_DIB<31>_UNCONNECTED , \NLW_Mram_mem_112_DIB<30>_UNCONNECTED , \NLW_Mram_mem_112_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<28>_UNCONNECTED , \NLW_Mram_mem_112_DIB<27>_UNCONNECTED , \NLW_Mram_mem_112_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<25>_UNCONNECTED , \NLW_Mram_mem_112_DIB<24>_UNCONNECTED , \NLW_Mram_mem_112_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<22>_UNCONNECTED , \NLW_Mram_mem_112_DIB<21>_UNCONNECTED , \NLW_Mram_mem_112_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<19>_UNCONNECTED , \NLW_Mram_mem_112_DIB<18>_UNCONNECTED , \NLW_Mram_mem_112_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<16>_UNCONNECTED , \NLW_Mram_mem_112_DIB<15>_UNCONNECTED , \NLW_Mram_mem_112_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<13>_UNCONNECTED , \NLW_Mram_mem_112_DIB<12>_UNCONNECTED , \NLW_Mram_mem_112_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<10>_UNCONNECTED , \NLW_Mram_mem_112_DIB<9>_UNCONNECTED , \NLW_Mram_mem_112_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<7>_UNCONNECTED , \NLW_Mram_mem_112_DIB<6>_UNCONNECTED , \NLW_Mram_mem_112_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<4>_UNCONNECTED , \NLW_Mram_mem_112_DIB<3>_UNCONNECTED , \NLW_Mram_mem_112_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<1>_UNCONNECTED , \NLW_Mram_mem_112_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_112_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_112_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_112_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_112_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_112_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_112_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_112_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_112_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_112_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_112_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_112_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_112_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_112_DOB<31>_UNCONNECTED , \NLW_Mram_mem_112_DOB<30>_UNCONNECTED , \NLW_Mram_mem_112_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<28>_UNCONNECTED , \NLW_Mram_mem_112_DOB<27>_UNCONNECTED , \NLW_Mram_mem_112_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<25>_UNCONNECTED , \NLW_Mram_mem_112_DOB<24>_UNCONNECTED , \NLW_Mram_mem_112_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<22>_UNCONNECTED , \NLW_Mram_mem_112_DOB<21>_UNCONNECTED , \NLW_Mram_mem_112_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<19>_UNCONNECTED , \NLW_Mram_mem_112_DOB<18>_UNCONNECTED , \NLW_Mram_mem_112_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<16>_UNCONNECTED , \NLW_Mram_mem_112_DOB<15>_UNCONNECTED , \NLW_Mram_mem_112_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<13>_UNCONNECTED , \NLW_Mram_mem_112_DOB<12>_UNCONNECTED , \NLW_Mram_mem_112_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<10>_UNCONNECTED , \NLW_Mram_mem_112_DOB<9>_UNCONNECTED , \NLW_Mram_mem_112_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<7>_UNCONNECTED , \NLW_Mram_mem_112_DOB<6>_UNCONNECTED , \NLW_Mram_mem_112_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<4>_UNCONNECTED , \NLW_Mram_mem_112_DOB<3>_UNCONNECTED , \NLW_Mram_mem_112_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<1>_UNCONNECTED , \NLW_Mram_mem_112_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_112_WEB<3>_UNCONNECTED , \NLW_Mram_mem_112_WEB<2>_UNCONNECTED , \NLW_Mram_mem_112_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_112_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_113 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_113_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_113_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_113_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_113_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl51_4252, write_ctrl50_4251, write_ctrl49_4250, write_ctrl48_4249}),
    .DOA({N817, N816, N815, N814, N813, N812, N811, N810, N809, N808, N807, N806, N805, N804, N803, N802, N801, N800, N799, N798, N797, N796, N795, 
N794, N793, N792, N791, N790, N789, N788, N787, N786}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_113_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_113_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_113_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_113_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_113_DIB<31>_UNCONNECTED , \NLW_Mram_mem_113_DIB<30>_UNCONNECTED , \NLW_Mram_mem_113_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<28>_UNCONNECTED , \NLW_Mram_mem_113_DIB<27>_UNCONNECTED , \NLW_Mram_mem_113_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<25>_UNCONNECTED , \NLW_Mram_mem_113_DIB<24>_UNCONNECTED , \NLW_Mram_mem_113_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<22>_UNCONNECTED , \NLW_Mram_mem_113_DIB<21>_UNCONNECTED , \NLW_Mram_mem_113_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<19>_UNCONNECTED , \NLW_Mram_mem_113_DIB<18>_UNCONNECTED , \NLW_Mram_mem_113_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<16>_UNCONNECTED , \NLW_Mram_mem_113_DIB<15>_UNCONNECTED , \NLW_Mram_mem_113_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<13>_UNCONNECTED , \NLW_Mram_mem_113_DIB<12>_UNCONNECTED , \NLW_Mram_mem_113_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<10>_UNCONNECTED , \NLW_Mram_mem_113_DIB<9>_UNCONNECTED , \NLW_Mram_mem_113_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<7>_UNCONNECTED , \NLW_Mram_mem_113_DIB<6>_UNCONNECTED , \NLW_Mram_mem_113_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<4>_UNCONNECTED , \NLW_Mram_mem_113_DIB<3>_UNCONNECTED , \NLW_Mram_mem_113_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<1>_UNCONNECTED , \NLW_Mram_mem_113_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_113_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_113_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_113_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_113_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_113_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_113_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_113_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_113_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_113_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_113_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_113_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_113_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_113_DOB<31>_UNCONNECTED , \NLW_Mram_mem_113_DOB<30>_UNCONNECTED , \NLW_Mram_mem_113_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<28>_UNCONNECTED , \NLW_Mram_mem_113_DOB<27>_UNCONNECTED , \NLW_Mram_mem_113_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<25>_UNCONNECTED , \NLW_Mram_mem_113_DOB<24>_UNCONNECTED , \NLW_Mram_mem_113_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<22>_UNCONNECTED , \NLW_Mram_mem_113_DOB<21>_UNCONNECTED , \NLW_Mram_mem_113_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<19>_UNCONNECTED , \NLW_Mram_mem_113_DOB<18>_UNCONNECTED , \NLW_Mram_mem_113_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<16>_UNCONNECTED , \NLW_Mram_mem_113_DOB<15>_UNCONNECTED , \NLW_Mram_mem_113_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<13>_UNCONNECTED , \NLW_Mram_mem_113_DOB<12>_UNCONNECTED , \NLW_Mram_mem_113_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<10>_UNCONNECTED , \NLW_Mram_mem_113_DOB<9>_UNCONNECTED , \NLW_Mram_mem_113_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<7>_UNCONNECTED , \NLW_Mram_mem_113_DOB<6>_UNCONNECTED , \NLW_Mram_mem_113_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<4>_UNCONNECTED , \NLW_Mram_mem_113_DOB<3>_UNCONNECTED , \NLW_Mram_mem_113_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<1>_UNCONNECTED , \NLW_Mram_mem_113_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_113_WEB<3>_UNCONNECTED , \NLW_Mram_mem_113_WEB<2>_UNCONNECTED , \NLW_Mram_mem_113_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_113_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_114 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_114_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_114_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_114_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_114_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl55_4256, write_ctrl54_4255, write_ctrl53_4254, write_ctrl52_4253}),
    .DOA({N881, N880, N879, N878, N877, N876, N875, N874, N873, N872, N871, N870, N869, N868, N867, N866, N865, N864, N863, N862, N861, N860, N859, 
N858, N857, N856, N855, N854, N853, N852, N851, N850}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_114_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_114_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_114_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_114_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_114_DIB<31>_UNCONNECTED , \NLW_Mram_mem_114_DIB<30>_UNCONNECTED , \NLW_Mram_mem_114_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<28>_UNCONNECTED , \NLW_Mram_mem_114_DIB<27>_UNCONNECTED , \NLW_Mram_mem_114_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<25>_UNCONNECTED , \NLW_Mram_mem_114_DIB<24>_UNCONNECTED , \NLW_Mram_mem_114_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<22>_UNCONNECTED , \NLW_Mram_mem_114_DIB<21>_UNCONNECTED , \NLW_Mram_mem_114_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<19>_UNCONNECTED , \NLW_Mram_mem_114_DIB<18>_UNCONNECTED , \NLW_Mram_mem_114_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<16>_UNCONNECTED , \NLW_Mram_mem_114_DIB<15>_UNCONNECTED , \NLW_Mram_mem_114_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<13>_UNCONNECTED , \NLW_Mram_mem_114_DIB<12>_UNCONNECTED , \NLW_Mram_mem_114_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<10>_UNCONNECTED , \NLW_Mram_mem_114_DIB<9>_UNCONNECTED , \NLW_Mram_mem_114_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<7>_UNCONNECTED , \NLW_Mram_mem_114_DIB<6>_UNCONNECTED , \NLW_Mram_mem_114_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<4>_UNCONNECTED , \NLW_Mram_mem_114_DIB<3>_UNCONNECTED , \NLW_Mram_mem_114_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<1>_UNCONNECTED , \NLW_Mram_mem_114_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_114_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_114_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_114_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_114_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_114_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_114_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_114_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_114_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_114_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_114_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_114_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_114_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_114_DOB<31>_UNCONNECTED , \NLW_Mram_mem_114_DOB<30>_UNCONNECTED , \NLW_Mram_mem_114_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<28>_UNCONNECTED , \NLW_Mram_mem_114_DOB<27>_UNCONNECTED , \NLW_Mram_mem_114_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<25>_UNCONNECTED , \NLW_Mram_mem_114_DOB<24>_UNCONNECTED , \NLW_Mram_mem_114_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<22>_UNCONNECTED , \NLW_Mram_mem_114_DOB<21>_UNCONNECTED , \NLW_Mram_mem_114_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<19>_UNCONNECTED , \NLW_Mram_mem_114_DOB<18>_UNCONNECTED , \NLW_Mram_mem_114_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<16>_UNCONNECTED , \NLW_Mram_mem_114_DOB<15>_UNCONNECTED , \NLW_Mram_mem_114_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<13>_UNCONNECTED , \NLW_Mram_mem_114_DOB<12>_UNCONNECTED , \NLW_Mram_mem_114_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<10>_UNCONNECTED , \NLW_Mram_mem_114_DOB<9>_UNCONNECTED , \NLW_Mram_mem_114_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<7>_UNCONNECTED , \NLW_Mram_mem_114_DOB<6>_UNCONNECTED , \NLW_Mram_mem_114_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<4>_UNCONNECTED , \NLW_Mram_mem_114_DOB<3>_UNCONNECTED , \NLW_Mram_mem_114_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<1>_UNCONNECTED , \NLW_Mram_mem_114_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_114_WEB<3>_UNCONNECTED , \NLW_Mram_mem_114_WEB<2>_UNCONNECTED , \NLW_Mram_mem_114_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_114_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_115 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_115_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_115_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_115_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_115_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl59_4260, write_ctrl58_4259, write_ctrl57_4258, write_ctrl56_4257}),
    .DOA({N945, N944, N943, N942, N941, N940, N939, N938, N937, N936, N935, N934, N933, N932, N931, N930, N929, N928, N927, N926, N925, N924, N923, 
N922, N921, N920, N919, N918, N917, N916, N915, N914}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_115_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_115_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_115_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_115_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_115_DIB<31>_UNCONNECTED , \NLW_Mram_mem_115_DIB<30>_UNCONNECTED , \NLW_Mram_mem_115_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<28>_UNCONNECTED , \NLW_Mram_mem_115_DIB<27>_UNCONNECTED , \NLW_Mram_mem_115_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<25>_UNCONNECTED , \NLW_Mram_mem_115_DIB<24>_UNCONNECTED , \NLW_Mram_mem_115_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<22>_UNCONNECTED , \NLW_Mram_mem_115_DIB<21>_UNCONNECTED , \NLW_Mram_mem_115_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<19>_UNCONNECTED , \NLW_Mram_mem_115_DIB<18>_UNCONNECTED , \NLW_Mram_mem_115_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<16>_UNCONNECTED , \NLW_Mram_mem_115_DIB<15>_UNCONNECTED , \NLW_Mram_mem_115_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<13>_UNCONNECTED , \NLW_Mram_mem_115_DIB<12>_UNCONNECTED , \NLW_Mram_mem_115_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<10>_UNCONNECTED , \NLW_Mram_mem_115_DIB<9>_UNCONNECTED , \NLW_Mram_mem_115_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<7>_UNCONNECTED , \NLW_Mram_mem_115_DIB<6>_UNCONNECTED , \NLW_Mram_mem_115_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<4>_UNCONNECTED , \NLW_Mram_mem_115_DIB<3>_UNCONNECTED , \NLW_Mram_mem_115_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<1>_UNCONNECTED , \NLW_Mram_mem_115_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_115_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_115_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_115_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_115_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_115_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_115_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_115_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_115_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_115_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_115_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_115_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_115_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_115_DOB<31>_UNCONNECTED , \NLW_Mram_mem_115_DOB<30>_UNCONNECTED , \NLW_Mram_mem_115_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<28>_UNCONNECTED , \NLW_Mram_mem_115_DOB<27>_UNCONNECTED , \NLW_Mram_mem_115_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<25>_UNCONNECTED , \NLW_Mram_mem_115_DOB<24>_UNCONNECTED , \NLW_Mram_mem_115_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<22>_UNCONNECTED , \NLW_Mram_mem_115_DOB<21>_UNCONNECTED , \NLW_Mram_mem_115_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<19>_UNCONNECTED , \NLW_Mram_mem_115_DOB<18>_UNCONNECTED , \NLW_Mram_mem_115_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<16>_UNCONNECTED , \NLW_Mram_mem_115_DOB<15>_UNCONNECTED , \NLW_Mram_mem_115_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<13>_UNCONNECTED , \NLW_Mram_mem_115_DOB<12>_UNCONNECTED , \NLW_Mram_mem_115_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<10>_UNCONNECTED , \NLW_Mram_mem_115_DOB<9>_UNCONNECTED , \NLW_Mram_mem_115_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<7>_UNCONNECTED , \NLW_Mram_mem_115_DOB<6>_UNCONNECTED , \NLW_Mram_mem_115_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<4>_UNCONNECTED , \NLW_Mram_mem_115_DOB<3>_UNCONNECTED , \NLW_Mram_mem_115_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<1>_UNCONNECTED , \NLW_Mram_mem_115_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_115_WEB<3>_UNCONNECTED , \NLW_Mram_mem_115_WEB<2>_UNCONNECTED , \NLW_Mram_mem_115_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_115_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_116 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_116_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_116_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_116_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_116_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl63_4264, write_ctrl62_4263, write_ctrl61_4262, write_ctrl60_4261}),
    .DOA({N1009, N1008, N1007, N1006, N1005, N1004, N1003, N1002, N1001, N1000, N999, N998, N997, N996, N995, N994, N993, N992, N991, N990, N989, N988
, N987, N986, N985, N984, N983, N982, N981, N980, N979, N978}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_116_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_116_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_116_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_116_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_116_DIB<31>_UNCONNECTED , \NLW_Mram_mem_116_DIB<30>_UNCONNECTED , \NLW_Mram_mem_116_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<28>_UNCONNECTED , \NLW_Mram_mem_116_DIB<27>_UNCONNECTED , \NLW_Mram_mem_116_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<25>_UNCONNECTED , \NLW_Mram_mem_116_DIB<24>_UNCONNECTED , \NLW_Mram_mem_116_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<22>_UNCONNECTED , \NLW_Mram_mem_116_DIB<21>_UNCONNECTED , \NLW_Mram_mem_116_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<19>_UNCONNECTED , \NLW_Mram_mem_116_DIB<18>_UNCONNECTED , \NLW_Mram_mem_116_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<16>_UNCONNECTED , \NLW_Mram_mem_116_DIB<15>_UNCONNECTED , \NLW_Mram_mem_116_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<13>_UNCONNECTED , \NLW_Mram_mem_116_DIB<12>_UNCONNECTED , \NLW_Mram_mem_116_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<10>_UNCONNECTED , \NLW_Mram_mem_116_DIB<9>_UNCONNECTED , \NLW_Mram_mem_116_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<7>_UNCONNECTED , \NLW_Mram_mem_116_DIB<6>_UNCONNECTED , \NLW_Mram_mem_116_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<4>_UNCONNECTED , \NLW_Mram_mem_116_DIB<3>_UNCONNECTED , \NLW_Mram_mem_116_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<1>_UNCONNECTED , \NLW_Mram_mem_116_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_116_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_116_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_116_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_116_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_116_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_116_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_116_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_116_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_116_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_116_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_116_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_116_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_116_DOB<31>_UNCONNECTED , \NLW_Mram_mem_116_DOB<30>_UNCONNECTED , \NLW_Mram_mem_116_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<28>_UNCONNECTED , \NLW_Mram_mem_116_DOB<27>_UNCONNECTED , \NLW_Mram_mem_116_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<25>_UNCONNECTED , \NLW_Mram_mem_116_DOB<24>_UNCONNECTED , \NLW_Mram_mem_116_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<22>_UNCONNECTED , \NLW_Mram_mem_116_DOB<21>_UNCONNECTED , \NLW_Mram_mem_116_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<19>_UNCONNECTED , \NLW_Mram_mem_116_DOB<18>_UNCONNECTED , \NLW_Mram_mem_116_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<16>_UNCONNECTED , \NLW_Mram_mem_116_DOB<15>_UNCONNECTED , \NLW_Mram_mem_116_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<13>_UNCONNECTED , \NLW_Mram_mem_116_DOB<12>_UNCONNECTED , \NLW_Mram_mem_116_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<10>_UNCONNECTED , \NLW_Mram_mem_116_DOB<9>_UNCONNECTED , \NLW_Mram_mem_116_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<7>_UNCONNECTED , \NLW_Mram_mem_116_DOB<6>_UNCONNECTED , \NLW_Mram_mem_116_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<4>_UNCONNECTED , \NLW_Mram_mem_116_DOB<3>_UNCONNECTED , \NLW_Mram_mem_116_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<1>_UNCONNECTED , \NLW_Mram_mem_116_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_116_WEB<3>_UNCONNECTED , \NLW_Mram_mem_116_WEB<2>_UNCONNECTED , \NLW_Mram_mem_116_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_116_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem1 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem1_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({basesoc_data_port_we[3], basesoc_data_port_we[2], basesoc_data_port_we[1], basesoc_data_port_we[0]}),
    .DOA({basesoc_dat_w[31], basesoc_dat_w[30], basesoc_dat_w[29], basesoc_dat_w[28], basesoc_dat_w[27], basesoc_dat_w[26], basesoc_dat_w[25], 
basesoc_dat_w[24], basesoc_dat_w[23], basesoc_dat_w[22], basesoc_dat_w[21], basesoc_dat_w[20], basesoc_dat_w[19], basesoc_dat_w[18], basesoc_dat_w[17]
, basesoc_dat_w[16], basesoc_dat_w[15], basesoc_dat_w[14], basesoc_dat_w[13], basesoc_dat_w[12], basesoc_dat_w[11], basesoc_dat_w[10], 
basesoc_dat_w[9], basesoc_dat_w[8], basesoc_dat_w[7], basesoc_dat_w[6], basesoc_dat_w[5], basesoc_dat_w[4], basesoc_dat_w[3], basesoc_dat_w[2], 
basesoc_dat_w[1], basesoc_dat_w[0]}),
    .ADDRA({\picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], 
\picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], \NLW_Mram_data_mem1_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRA<3>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem1_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[31], basesoc_data_port_dat_w[30], basesoc_data_port_dat_w[29], basesoc_data_port_dat_w[28], 
basesoc_data_port_dat_w[27], basesoc_data_port_dat_w[26], basesoc_data_port_dat_w[25], basesoc_data_port_dat_w[24], basesoc_data_port_dat_w[23], 
basesoc_data_port_dat_w[22], basesoc_data_port_dat_w[21], basesoc_data_port_dat_w[20], basesoc_data_port_dat_w[19], basesoc_data_port_dat_w[18], 
basesoc_data_port_dat_w[17], basesoc_data_port_dat_w[16], basesoc_data_port_dat_w[15], basesoc_data_port_dat_w[14], basesoc_data_port_dat_w[13], 
basesoc_data_port_dat_w[12], basesoc_data_port_dat_w[11], basesoc_data_port_dat_w[10], basesoc_data_port_dat_w[9], basesoc_data_port_dat_w[8], 
basesoc_data_port_dat_w[7], basesoc_data_port_dat_w[6], basesoc_data_port_dat_w[5], basesoc_data_port_dat_w[4], basesoc_data_port_dat_w[3], 
basesoc_data_port_dat_w[2], basesoc_data_port_dat_w[1], basesoc_data_port_dat_w[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem2 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem2_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem2_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem2_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem2_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({basesoc_data_port_we[7], basesoc_data_port_we[6], basesoc_data_port_we[5], basesoc_data_port_we[4]}),
    .DOA({basesoc_dat_w[63], basesoc_dat_w[62], basesoc_dat_w[61], basesoc_dat_w[60], basesoc_dat_w[59], basesoc_dat_w[58], basesoc_dat_w[57], 
basesoc_dat_w[56], basesoc_dat_w[55], basesoc_dat_w[54], basesoc_dat_w[53], basesoc_dat_w[52], basesoc_dat_w[51], basesoc_dat_w[50], basesoc_dat_w[49]
, basesoc_dat_w[48], basesoc_dat_w[47], basesoc_dat_w[46], basesoc_dat_w[45], basesoc_dat_w[44], basesoc_dat_w[43], basesoc_dat_w[42], 
basesoc_dat_w[41], basesoc_dat_w[40], basesoc_dat_w[39], basesoc_dat_w[38], basesoc_dat_w[37], basesoc_dat_w[36], basesoc_dat_w[35], basesoc_dat_w[34]
, basesoc_dat_w[33], basesoc_dat_w[32]}),
    .ADDRA({\picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], 
\picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], \NLW_Mram_data_mem2_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRA<3>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem2_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem2_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem2_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem2_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem2_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem2_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem2_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem2_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem2_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem2_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem2_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem2_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[63], basesoc_data_port_dat_w[62], basesoc_data_port_dat_w[61], basesoc_data_port_dat_w[60], 
basesoc_data_port_dat_w[59], basesoc_data_port_dat_w[58], basesoc_data_port_dat_w[57], basesoc_data_port_dat_w[56], basesoc_data_port_dat_w[55], 
basesoc_data_port_dat_w[54], basesoc_data_port_dat_w[53], basesoc_data_port_dat_w[52], basesoc_data_port_dat_w[51], basesoc_data_port_dat_w[50], 
basesoc_data_port_dat_w[49], basesoc_data_port_dat_w[48], basesoc_data_port_dat_w[47], basesoc_data_port_dat_w[46], basesoc_data_port_dat_w[45], 
basesoc_data_port_dat_w[44], basesoc_data_port_dat_w[43], basesoc_data_port_dat_w[42], basesoc_data_port_dat_w[41], basesoc_data_port_dat_w[40], 
basesoc_data_port_dat_w[39], basesoc_data_port_dat_w[38], basesoc_data_port_dat_w[37], basesoc_data_port_dat_w[36], basesoc_data_port_dat_w[35], 
basesoc_data_port_dat_w[34], basesoc_data_port_dat_w[33], basesoc_data_port_dat_w[32]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem3 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem3_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem3_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem3_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem3_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({basesoc_data_port_we[11], basesoc_data_port_we[10], basesoc_data_port_we[9], basesoc_data_port_we[8]}),
    .DOA({basesoc_dat_w[95], basesoc_dat_w[94], basesoc_dat_w[93], basesoc_dat_w[92], basesoc_dat_w[91], basesoc_dat_w[90], basesoc_dat_w[89], 
basesoc_dat_w[88], basesoc_dat_w[87], basesoc_dat_w[86], basesoc_dat_w[85], basesoc_dat_w[84], basesoc_dat_w[83], basesoc_dat_w[82], basesoc_dat_w[81]
, basesoc_dat_w[80], basesoc_dat_w[79], basesoc_dat_w[78], basesoc_dat_w[77], basesoc_dat_w[76], basesoc_dat_w[75], basesoc_dat_w[74], 
basesoc_dat_w[73], basesoc_dat_w[72], basesoc_dat_w[71], basesoc_dat_w[70], basesoc_dat_w[69], basesoc_dat_w[68], basesoc_dat_w[67], basesoc_dat_w[66]
, basesoc_dat_w[65], basesoc_dat_w[64]}),
    .ADDRA({\picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], 
\picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], \NLW_Mram_data_mem3_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRA<3>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem3_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem3_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem3_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem3_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem3_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem3_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem3_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem3_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem3_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem3_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem3_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem3_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[95], basesoc_data_port_dat_w[94], basesoc_data_port_dat_w[93], basesoc_data_port_dat_w[92], 
basesoc_data_port_dat_w[91], basesoc_data_port_dat_w[90], basesoc_data_port_dat_w[89], basesoc_data_port_dat_w[88], basesoc_data_port_dat_w[87], 
basesoc_data_port_dat_w[86], basesoc_data_port_dat_w[85], basesoc_data_port_dat_w[84], basesoc_data_port_dat_w[83], basesoc_data_port_dat_w[82], 
basesoc_data_port_dat_w[81], basesoc_data_port_dat_w[80], basesoc_data_port_dat_w[79], basesoc_data_port_dat_w[78], basesoc_data_port_dat_w[77], 
basesoc_data_port_dat_w[76], basesoc_data_port_dat_w[75], basesoc_data_port_dat_w[74], basesoc_data_port_dat_w[73], basesoc_data_port_dat_w[72], 
basesoc_data_port_dat_w[71], basesoc_data_port_dat_w[70], basesoc_data_port_dat_w[69], basesoc_data_port_dat_w[68], basesoc_data_port_dat_w[67], 
basesoc_data_port_dat_w[66], basesoc_data_port_dat_w[65], basesoc_data_port_dat_w[64]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem4 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem4_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem4_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem4_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem4_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({basesoc_data_port_we[15], basesoc_data_port_we[14], basesoc_data_port_we[13], basesoc_data_port_we[12]}),
    .DOA({basesoc_dat_w[127], basesoc_dat_w[126], basesoc_dat_w[125], basesoc_dat_w[124], basesoc_dat_w[123], basesoc_dat_w[122], basesoc_dat_w[121], 
basesoc_dat_w[120], basesoc_dat_w[119], basesoc_dat_w[118], basesoc_dat_w[117], basesoc_dat_w[116], basesoc_dat_w[115], basesoc_dat_w[114], 
basesoc_dat_w[113], basesoc_dat_w[112], basesoc_dat_w[111], basesoc_dat_w[110], basesoc_dat_w[109], basesoc_dat_w[108], basesoc_dat_w[107], 
basesoc_dat_w[106], basesoc_dat_w[105], basesoc_dat_w[104], basesoc_dat_w[103], basesoc_dat_w[102], basesoc_dat_w[101], basesoc_dat_w[100], 
basesoc_dat_w[99], basesoc_dat_w[98], basesoc_dat_w[97], basesoc_dat_w[96]}),
    .ADDRA({\picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], 
\picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], \NLW_Mram_data_mem4_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRA<3>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem4_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem4_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem4_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem4_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem4_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem4_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem4_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem4_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem4_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem4_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem4_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem4_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[127], basesoc_data_port_dat_w[126], basesoc_data_port_dat_w[125], basesoc_data_port_dat_w[124], 
basesoc_data_port_dat_w[123], basesoc_data_port_dat_w[122], basesoc_data_port_dat_w[121], basesoc_data_port_dat_w[120], basesoc_data_port_dat_w[119], 
basesoc_data_port_dat_w[118], basesoc_data_port_dat_w[117], basesoc_data_port_dat_w[116], basesoc_data_port_dat_w[115], basesoc_data_port_dat_w[114], 
basesoc_data_port_dat_w[113], basesoc_data_port_dat_w[112], basesoc_data_port_dat_w[111], basesoc_data_port_dat_w[110], basesoc_data_port_dat_w[109], 
basesoc_data_port_dat_w[108], basesoc_data_port_dat_w[107], basesoc_data_port_dat_w[106], basesoc_data_port_dat_w[105], basesoc_data_port_dat_w[104], 
basesoc_data_port_dat_w[103], basesoc_data_port_dat_w[102], basesoc_data_port_dat_w[101], basesoc_data_port_dat_w[100], basesoc_data_port_dat_w[99], 
basesoc_data_port_dat_w[98], basesoc_data_port_dat_w[97], basesoc_data_port_dat_w[96]})
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RAM_MODE ( "SDP" ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "READ_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 36 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \picorv32/Mram_cpuregs  (
    .RSTBRST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENBRDEN(basesoc_sdram_tfawcon_ready),
    .REGCEA(basesoc_sdram_tfawcon_ready),
    .ENAWREN(basesoc_sdram_tfawcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(sys_clk),
    .REGCEBREGCE(basesoc_sdram_tfawcon_ready),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WEAWEL({\picorv32/resetn_latched_rd[5]_AND_1178_o , \picorv32/resetn_latched_rd[5]_AND_1178_o }),
    .DOADO({\picorv32/decoded_rs1[5]_read_port_350_OUT<15> , \picorv32/decoded_rs1[5]_read_port_350_OUT<14> , 
\picorv32/decoded_rs1[5]_read_port_350_OUT<13> , \picorv32/decoded_rs1[5]_read_port_350_OUT<12> , \picorv32/decoded_rs1[5]_read_port_350_OUT<11> , 
\picorv32/decoded_rs1[5]_read_port_350_OUT<10> , \picorv32/decoded_rs1[5]_read_port_350_OUT<9> , \picorv32/decoded_rs1[5]_read_port_350_OUT<8> , 
\picorv32/decoded_rs1[5]_read_port_350_OUT<7> , \picorv32/decoded_rs1[5]_read_port_350_OUT<6> , \picorv32/decoded_rs1[5]_read_port_350_OUT<5> , 
\picorv32/decoded_rs1[5]_read_port_350_OUT<4> , \picorv32/decoded_rs1[5]_read_port_350_OUT<3> , \picorv32/decoded_rs1[5]_read_port_350_OUT<2> , 
\picorv32/decoded_rs1[5]_read_port_350_OUT<1> , \picorv32/decoded_rs1[5]_read_port_350_OUT<0> }),
    .DOPADOP({\NLW_picorv32/Mram_cpuregs_DOPADOP<1>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_picorv32/Mram_cpuregs_DOPBDOP<1>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({\picorv32/resetn_latched_rd[5]_AND_1178_o , \picorv32/resetn_latched_rd[5]_AND_1178_o }),
    .ADDRAWRADDR({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], \picorv32/latched_rd [5], \picorv32/latched_rd [4], 
\picorv32/latched_rd [3], \picorv32/latched_rd [2], \picorv32/latched_rd [1], \picorv32/latched_rd [0], 
\NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<4>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<3>_UNCONNECTED , 
\NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<2>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<1>_UNCONNECTED , 
\NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_picorv32/Mram_cpuregs_DIPBDIP<1>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\picorv32/cpuregs_wrdata [31], \picorv32/cpuregs_wrdata [30], \picorv32/cpuregs_wrdata [29], \picorv32/cpuregs_wrdata [28], 
\picorv32/cpuregs_wrdata [27], \picorv32/cpuregs_wrdata [26], \picorv32/cpuregs_wrdata [25], \picorv32/cpuregs_wrdata [24], 
\picorv32/cpuregs_wrdata [23], \picorv32/cpuregs_wrdata [22], \picorv32/cpuregs_wrdata [21], \picorv32/cpuregs_wrdata [20], 
\picorv32/cpuregs_wrdata [19], \picorv32/cpuregs_wrdata [18], \picorv32/cpuregs_wrdata [17], \picorv32/cpuregs_wrdata [16]}),
    .DIADI({\picorv32/cpuregs_wrdata [15], \picorv32/cpuregs_wrdata [14], \picorv32/cpuregs_wrdata [13], \picorv32/cpuregs_wrdata [12], 
\picorv32/cpuregs_wrdata [11], \picorv32/cpuregs_wrdata [10], \picorv32/cpuregs_wrdata [9], \picorv32/cpuregs_wrdata [8], \picorv32/cpuregs_wrdata [7]
, \picorv32/cpuregs_wrdata [6], \picorv32/cpuregs_wrdata [5], \picorv32/cpuregs_wrdata [4], \picorv32/cpuregs_wrdata [3], \picorv32/cpuregs_wrdata [2]
, \picorv32/cpuregs_wrdata [1], \picorv32/cpuregs_wrdata [0]}),
    .ADDRBRDADDR({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<5>_0_0 , \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<4>_0_0 , 
\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<3>_0_0 , \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<2>_0_0 , 
\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<1>_0_0 , \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<0>_0_0 , 
\NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<4>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<3>_UNCONNECTED , 
\NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<2>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<1>_UNCONNECTED , 
\NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\picorv32/decoded_rs1[5]_read_port_350_OUT<31> , \picorv32/decoded_rs1[5]_read_port_350_OUT<30> , 
\picorv32/decoded_rs1[5]_read_port_350_OUT<29> , \picorv32/decoded_rs1[5]_read_port_350_OUT<28> , \picorv32/decoded_rs1[5]_read_port_350_OUT<27> , 
\picorv32/decoded_rs1[5]_read_port_350_OUT<26> , \picorv32/decoded_rs1[5]_read_port_350_OUT<25> , \picorv32/decoded_rs1[5]_read_port_350_OUT<24> , 
\picorv32/decoded_rs1[5]_read_port_350_OUT<23> , \picorv32/decoded_rs1[5]_read_port_350_OUT<22> , \picorv32/decoded_rs1[5]_read_port_350_OUT<21> , 
\picorv32/decoded_rs1[5]_read_port_350_OUT<20> , \picorv32/decoded_rs1[5]_read_port_350_OUT<19> , \picorv32/decoded_rs1[5]_read_port_350_OUT<18> , 
\picorv32/decoded_rs1[5]_read_port_350_OUT<17> , \picorv32/decoded_rs1[5]_read_port_350_OUT<16> }),
    .DIPADIP({\NLW_picorv32/Mram_cpuregs_DIPADIP<1>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_DIPADIP<0>_UNCONNECTED })
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000001000000000000000000000000000300 ),
    .INIT_01 ( 256'h03D43000000834000014C0002035025023C103440000000C0000033300C00C00 ),
    .INIT_02 ( 256'h000000010000000FCC0000083D000003400000004003C1300003340400104000 ),
    .INIT_03 ( 256'h100400100FF34104100CC1000C33300000000030340CF000030001000B000000 ),
    .INIT_04 ( 256'h570001500C00044111C04444140300155C0570022430200027D3000008300000 ),
    .INIT_05 ( 256'h00001000C000FC0043002000000000000D00080004090F14C00000140C000300 ),
    .INIT_06 ( 256'h020C80080C80320C808080808082083200188083104751451477C0000003F000 ),
    .INIT_07 ( 256'h0308008003C0083800400D001030C8030C12300F033BCC82033000C0C0000020 ),
    .INIT_08 ( 256'h40E001038002082008C303400400380040C040E00082080230B2C2C403083002 ),
    .INIT_09 ( 256'h260080008000A00082048C008C00003000380000E00082080230200C04003800 ),
    .INIT_0A ( 256'h30C132F132C4CB132F04C8C230C308C30830C30C2048812244882122448E0412 ),
    .INIT_0B ( 256'h00030300820A008A2CB22AAA0CF000003C30002B4C0C0CB348E133B04CFC133C ),
    .INIT_0C ( 256'h3C100F31CCCC000000C0C0003000000000000030C0E30C010000000000000000 ),
    .INIT_0D ( 256'h03000F0300CF44000030440300000F00CC000CCC3000C0034044C4C000001300 ),
    .INIT_0E ( 256'h010C0C0000F0030C000CCC0003C00340000330C0000CC100003C03003C10030C ),
    .INIT_0F ( 256'h0030C130C0C000003CC0C00010CC300330000000C0000300000F300000000FC0 ),
    .INIT_10 ( 256'hD03C000000003F33CCC00000000010000C00D000003C00000003000003F00000 ),
    .INIT_11 ( 256'h00C000003000000C03003C0C000000000000400F040D030D30340C00033034C0 ),
    .INIT_12 ( 256'h00F000010031430C0000004000000000C0000000030013C00000000000320CE0 ),
    .INIT_13 ( 256'h003C000003000CC0000300000000C00030000300030003000300300003000300 ),
    .INIT_14 ( 256'h300000001802300000000042008F018C14000C00003003C02000F300003CC00C ),
    .INIT_15 ( 256'h00820CC0082300F40020000C0000CC00000402031300000400C100300004C001 ),
    .INIT_16 ( 256'h4000003F00000C080033033008003000333C0CC200300030300C000C020030CC ),
    .INIT_17 ( 256'h00000C00000020000030200000000000008B00F0010000003D0C000000010C00 ),
    .INIT_18 ( 256'h000000040C000C040001000FC00000C00030F00C31C03CCCCCCC000000000000 ),
    .INIT_19 ( 256'h0100000F3F70030CCF0CC3C22C13300003C0C0030404000043007400020000C0 ),
    .INIT_1A ( 256'h15454515454551530000001401000400100C100F00000D31400C04004000000C ),
    .INIT_1B ( 256'h04050540505551104044100454406AAA81541141445051141040541515154151 ),
    .INIT_1C ( 256'h0015400555401454001540050054001101004000500055551410555015400114 ),
    .INIT_1D ( 256'h5114511044005501541110155455545400545110010014551440150000500151 ),
    .INIT_1E ( 256'h0001554411114451111541154515145504550444115401500550055401540154 ),
    .INIT_1F ( 256'h0000000010001000000000414541544045100555051141145540545441440045 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000155501555000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h1E1E1E1E1E1B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4000000000000000000000 ),
    .INIT_23 ( 256'hE1E1E1E1E1E4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4BE1E1E1E1E1E1E1E1E1E1E ),
    .INIT_24 ( 256'h00000000000000000000000000000010000000000011E1E1E1E1E1E1E1E1E1E1 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem16 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem16_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem16_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem16_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem16_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem16_DIPA<3>_UNCONNECTED , \NLW_Mram_mem16_DIPA<2>_UNCONNECTED , \NLW_Mram_mem16_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem16_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem16_DOA<31>_UNCONNECTED , \NLW_Mram_mem16_DOA<30>_UNCONNECTED , \NLW_Mram_mem16_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<28>_UNCONNECTED , \NLW_Mram_mem16_DOA<27>_UNCONNECTED , \NLW_Mram_mem16_DOA<26>_UNCONNECTED , \NLW_Mram_mem16_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<24>_UNCONNECTED , \NLW_Mram_mem16_DOA<23>_UNCONNECTED , \NLW_Mram_mem16_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<21>_UNCONNECTED , \NLW_Mram_mem16_DOA<20>_UNCONNECTED , \NLW_Mram_mem16_DOA<19>_UNCONNECTED , \NLW_Mram_mem16_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<17>_UNCONNECTED , \NLW_Mram_mem16_DOA<16>_UNCONNECTED , \NLW_Mram_mem16_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<14>_UNCONNECTED , \NLW_Mram_mem16_DOA<13>_UNCONNECTED , \NLW_Mram_mem16_DOA<12>_UNCONNECTED , \NLW_Mram_mem16_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<10>_UNCONNECTED , \NLW_Mram_mem16_DOA<9>_UNCONNECTED , \NLW_Mram_mem16_DOA<8>_UNCONNECTED , \NLW_Mram_mem16_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<6>_UNCONNECTED , \NLW_Mram_mem16_DOA<5>_UNCONNECTED , \NLW_Mram_mem16_DOA<4>_UNCONNECTED , \NLW_Mram_mem16_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[31], basesoc_rom_bus_dat_r[30]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem16_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem16_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem16_DIB<31>_UNCONNECTED , \NLW_Mram_mem16_DIB<30>_UNCONNECTED , \NLW_Mram_mem16_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<28>_UNCONNECTED , \NLW_Mram_mem16_DIB<27>_UNCONNECTED , \NLW_Mram_mem16_DIB<26>_UNCONNECTED , \NLW_Mram_mem16_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<24>_UNCONNECTED , \NLW_Mram_mem16_DIB<23>_UNCONNECTED , \NLW_Mram_mem16_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<21>_UNCONNECTED , \NLW_Mram_mem16_DIB<20>_UNCONNECTED , \NLW_Mram_mem16_DIB<19>_UNCONNECTED , \NLW_Mram_mem16_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<17>_UNCONNECTED , \NLW_Mram_mem16_DIB<16>_UNCONNECTED , \NLW_Mram_mem16_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<14>_UNCONNECTED , \NLW_Mram_mem16_DIB<13>_UNCONNECTED , \NLW_Mram_mem16_DIB<12>_UNCONNECTED , \NLW_Mram_mem16_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<10>_UNCONNECTED , \NLW_Mram_mem16_DIB<9>_UNCONNECTED , \NLW_Mram_mem16_DIB<8>_UNCONNECTED , \NLW_Mram_mem16_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<6>_UNCONNECTED , \NLW_Mram_mem16_DIB<5>_UNCONNECTED , \NLW_Mram_mem16_DIB<4>_UNCONNECTED , \NLW_Mram_mem16_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<2>_UNCONNECTED , \NLW_Mram_mem16_DIB<1>_UNCONNECTED , \NLW_Mram_mem16_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem16_DOPA<3>_UNCONNECTED , \NLW_Mram_mem16_DOPA<2>_UNCONNECTED , \NLW_Mram_mem16_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem16_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem16_DIPB<3>_UNCONNECTED , \NLW_Mram_mem16_DIPB<2>_UNCONNECTED , \NLW_Mram_mem16_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem16_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem16_DOPB<3>_UNCONNECTED , \NLW_Mram_mem16_DOPB<2>_UNCONNECTED , \NLW_Mram_mem16_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem16_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem16_DOB<31>_UNCONNECTED , \NLW_Mram_mem16_DOB<30>_UNCONNECTED , \NLW_Mram_mem16_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<28>_UNCONNECTED , \NLW_Mram_mem16_DOB<27>_UNCONNECTED , \NLW_Mram_mem16_DOB<26>_UNCONNECTED , \NLW_Mram_mem16_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<24>_UNCONNECTED , \NLW_Mram_mem16_DOB<23>_UNCONNECTED , \NLW_Mram_mem16_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<21>_UNCONNECTED , \NLW_Mram_mem16_DOB<20>_UNCONNECTED , \NLW_Mram_mem16_DOB<19>_UNCONNECTED , \NLW_Mram_mem16_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<17>_UNCONNECTED , \NLW_Mram_mem16_DOB<16>_UNCONNECTED , \NLW_Mram_mem16_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<14>_UNCONNECTED , \NLW_Mram_mem16_DOB<13>_UNCONNECTED , \NLW_Mram_mem16_DOB<12>_UNCONNECTED , \NLW_Mram_mem16_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<10>_UNCONNECTED , \NLW_Mram_mem16_DOB<9>_UNCONNECTED , \NLW_Mram_mem16_DOB<8>_UNCONNECTED , \NLW_Mram_mem16_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<6>_UNCONNECTED , \NLW_Mram_mem16_DOB<5>_UNCONNECTED , \NLW_Mram_mem16_DOB<4>_UNCONNECTED , \NLW_Mram_mem16_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<2>_UNCONNECTED , \NLW_Mram_mem16_DOB<1>_UNCONNECTED , \NLW_Mram_mem16_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem16_WEB<3>_UNCONNECTED , \NLW_Mram_mem16_WEB<2>_UNCONNECTED , \NLW_Mram_mem16_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem16_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem16_DIA<31>_UNCONNECTED , \NLW_Mram_mem16_DIA<30>_UNCONNECTED , \NLW_Mram_mem16_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<28>_UNCONNECTED , \NLW_Mram_mem16_DIA<27>_UNCONNECTED , \NLW_Mram_mem16_DIA<26>_UNCONNECTED , \NLW_Mram_mem16_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<24>_UNCONNECTED , \NLW_Mram_mem16_DIA<23>_UNCONNECTED , \NLW_Mram_mem16_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<21>_UNCONNECTED , \NLW_Mram_mem16_DIA<20>_UNCONNECTED , \NLW_Mram_mem16_DIA<19>_UNCONNECTED , \NLW_Mram_mem16_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<17>_UNCONNECTED , \NLW_Mram_mem16_DIA<16>_UNCONNECTED , \NLW_Mram_mem16_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<14>_UNCONNECTED , \NLW_Mram_mem16_DIA<13>_UNCONNECTED , \NLW_Mram_mem16_DIA<12>_UNCONNECTED , \NLW_Mram_mem16_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<10>_UNCONNECTED , \NLW_Mram_mem16_DIA<9>_UNCONNECTED , \NLW_Mram_mem16_DIA<8>_UNCONNECTED , \NLW_Mram_mem16_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<6>_UNCONNECTED , \NLW_Mram_mem16_DIA<5>_UNCONNECTED , \NLW_Mram_mem16_DIA<4>_UNCONNECTED , \NLW_Mram_mem16_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h00000000000000000000000000000000040C0000000000000000000000000301 ),
    .INIT_01 ( 256'h03C43000000034020014C0000035005003C203000082020C080811130C420C00 ),
    .INIT_02 ( 256'h0000000A0000000F840000003E001003800400038003C0300003300800200000 ),
    .INIT_03 ( 256'h300800200EF78618601CD2000C33300000000000380CF0000000020003000000 ),
    .INIT_04 ( 256'h2B0000A00C00C380F3C0038338430094FC25300A2030A00023E3000000300000 ),
    .INIT_05 ( 256'h00002000C0003C0003001000000000020F00030004020F28C00000280C000300 ),
    .INIT_06 ( 256'h0A2E8C642E400D3F43434343030C30FC0404430FF3C330C30C3A95555157B000 ),
    .INIT_07 ( 256'h0308008003C0083800800E00303098000042001E137BCA08032110C0C10000A0 ),
    .INIT_08 ( 256'h007000018002082048C0018004002800408040A000C30C2230B2C0C003083002 ),
    .INIT_09 ( 256'h2304C080C080F000000CCC80880C0020300C00C0300041040330300C00001C00 ),
    .INIT_0A ( 256'h104110B110444111060442489248220822030C30F08C623148C402310CCF0033 ),
    .INIT_0B ( 256'h058B220000000000002000000DE0555568300ABF14440C1300E0135044F41138 ),
    .INIT_0C ( 256'h3C280B328C80000000C084003000001555510034C18308000000000010444000 ),
    .INIT_0D ( 256'h03000F0300CF00000030000300000F00CC000CCC3000C0002008C88000302200 ),
    .INIT_0E ( 256'h0008080000F0030C000CCC0003C00300000330C0000CC000003C03003C00030C ),
    .INIT_0F ( 256'h00308020C0C000003CC0C00020CC300330000000C0000300000F300000000EC0 ),
    .INIT_10 ( 256'hC03C008002003F33CCC10100000040000C00C000083C11000003000003F00000 ),
    .INIT_11 ( 256'h00C800003020000C03303C0C000000000000000F000C030830300800033030C0 ),
    .INIT_12 ( 256'h00F000000030030C0000000000000000C0000000030003C000B0002000300EC0 ),
    .INIT_13 ( 256'h003C000023000CC8020300000C00C00020000300030003000300300003000300 ),
    .INIT_14 ( 256'h300000000000300000000000000F000C00000C00003147C06540B200003CC00C ),
    .INIT_15 ( 256'h00000CC0000300F00000000C0000CC00000000030300000000C000300000C000 ),
    .INIT_16 ( 256'h1000003D000008000162022000003000323808C000300030300C000C000030CC ),
    .INIT_17 ( 256'h00000C00000000400030010154000020020300F0010000003C08040000040C00 ),
    .INIT_18 ( 256'h0000000044000C000000000FC00020C80030E00820802C88888840C000030000 ),
    .INIT_19 ( 256'h0010000E2F3001044D0483433803100003C0C0020000000003003000020000C0 ),
    .INIT_1A ( 256'h2A8A8A2AAA0ABA830000000000000000000C000F00000C30000C00000000000C ),
    .INIT_1B ( 256'h23BB8CBBB8755A1A6A8A9AA8966A800009ACB3AEECEBAB3EAAC0A8EF1A3A82B3 ),
    .INIT_1C ( 256'h3FDABFCABA8FEEEAF0A082A60A882B638E2D8FF997F0BABAB8FAFA40E903FCB0 ),
    .INIT_1D ( 256'h2328B232882CEE83A83ABC3AA8EAA89FC0A86EFC0328E8AA2BF02ECFF9EBF2AA ),
    .INIT_1E ( 256'hBF3AAA8AA333CCB2332EAB2BAB0AA8EFA8AFA8AEBA2AA2EA8FBA8BAAA3EAA2AA ),
    .INIT_1F ( 256'h5000010005000505500202CD0E0ABA8ABAA8EAA22AB2822AEEE2EEB2CBACFFAE ),
    .INIT_20 ( 256'h00000000000000000000000000000000000000000003FAAF1500F04000400555 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h6C693939393C6C6C6C693939393393939396C6C6C6C000000000000000000000 ),
    .INIT_23 ( 256'hC6C393939396C6C6C6C3939393993939393C6C6C6C6393939396C6C6C6CC6C6C ),
    .INIT_24 ( 256'h000000000000000000000000000000000000000000093939393C6C6C6C66C6C6 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem15 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem15_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem15_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem15_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem15_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem15_DIPA<3>_UNCONNECTED , \NLW_Mram_mem15_DIPA<2>_UNCONNECTED , \NLW_Mram_mem15_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem15_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem15_DOA<31>_UNCONNECTED , \NLW_Mram_mem15_DOA<30>_UNCONNECTED , \NLW_Mram_mem15_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<28>_UNCONNECTED , \NLW_Mram_mem15_DOA<27>_UNCONNECTED , \NLW_Mram_mem15_DOA<26>_UNCONNECTED , \NLW_Mram_mem15_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<24>_UNCONNECTED , \NLW_Mram_mem15_DOA<23>_UNCONNECTED , \NLW_Mram_mem15_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<21>_UNCONNECTED , \NLW_Mram_mem15_DOA<20>_UNCONNECTED , \NLW_Mram_mem15_DOA<19>_UNCONNECTED , \NLW_Mram_mem15_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<17>_UNCONNECTED , \NLW_Mram_mem15_DOA<16>_UNCONNECTED , \NLW_Mram_mem15_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<14>_UNCONNECTED , \NLW_Mram_mem15_DOA<13>_UNCONNECTED , \NLW_Mram_mem15_DOA<12>_UNCONNECTED , \NLW_Mram_mem15_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<10>_UNCONNECTED , \NLW_Mram_mem15_DOA<9>_UNCONNECTED , \NLW_Mram_mem15_DOA<8>_UNCONNECTED , \NLW_Mram_mem15_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<6>_UNCONNECTED , \NLW_Mram_mem15_DOA<5>_UNCONNECTED , \NLW_Mram_mem15_DOA<4>_UNCONNECTED , \NLW_Mram_mem15_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[29], basesoc_rom_bus_dat_r[28]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem15_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem15_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem15_DIB<31>_UNCONNECTED , \NLW_Mram_mem15_DIB<30>_UNCONNECTED , \NLW_Mram_mem15_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<28>_UNCONNECTED , \NLW_Mram_mem15_DIB<27>_UNCONNECTED , \NLW_Mram_mem15_DIB<26>_UNCONNECTED , \NLW_Mram_mem15_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<24>_UNCONNECTED , \NLW_Mram_mem15_DIB<23>_UNCONNECTED , \NLW_Mram_mem15_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<21>_UNCONNECTED , \NLW_Mram_mem15_DIB<20>_UNCONNECTED , \NLW_Mram_mem15_DIB<19>_UNCONNECTED , \NLW_Mram_mem15_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<17>_UNCONNECTED , \NLW_Mram_mem15_DIB<16>_UNCONNECTED , \NLW_Mram_mem15_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<14>_UNCONNECTED , \NLW_Mram_mem15_DIB<13>_UNCONNECTED , \NLW_Mram_mem15_DIB<12>_UNCONNECTED , \NLW_Mram_mem15_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<10>_UNCONNECTED , \NLW_Mram_mem15_DIB<9>_UNCONNECTED , \NLW_Mram_mem15_DIB<8>_UNCONNECTED , \NLW_Mram_mem15_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<6>_UNCONNECTED , \NLW_Mram_mem15_DIB<5>_UNCONNECTED , \NLW_Mram_mem15_DIB<4>_UNCONNECTED , \NLW_Mram_mem15_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<2>_UNCONNECTED , \NLW_Mram_mem15_DIB<1>_UNCONNECTED , \NLW_Mram_mem15_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem15_DOPA<3>_UNCONNECTED , \NLW_Mram_mem15_DOPA<2>_UNCONNECTED , \NLW_Mram_mem15_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem15_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem15_DIPB<3>_UNCONNECTED , \NLW_Mram_mem15_DIPB<2>_UNCONNECTED , \NLW_Mram_mem15_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem15_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem15_DOPB<3>_UNCONNECTED , \NLW_Mram_mem15_DOPB<2>_UNCONNECTED , \NLW_Mram_mem15_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem15_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem15_DOB<31>_UNCONNECTED , \NLW_Mram_mem15_DOB<30>_UNCONNECTED , \NLW_Mram_mem15_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<28>_UNCONNECTED , \NLW_Mram_mem15_DOB<27>_UNCONNECTED , \NLW_Mram_mem15_DOB<26>_UNCONNECTED , \NLW_Mram_mem15_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<24>_UNCONNECTED , \NLW_Mram_mem15_DOB<23>_UNCONNECTED , \NLW_Mram_mem15_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<21>_UNCONNECTED , \NLW_Mram_mem15_DOB<20>_UNCONNECTED , \NLW_Mram_mem15_DOB<19>_UNCONNECTED , \NLW_Mram_mem15_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<17>_UNCONNECTED , \NLW_Mram_mem15_DOB<16>_UNCONNECTED , \NLW_Mram_mem15_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<14>_UNCONNECTED , \NLW_Mram_mem15_DOB<13>_UNCONNECTED , \NLW_Mram_mem15_DOB<12>_UNCONNECTED , \NLW_Mram_mem15_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<10>_UNCONNECTED , \NLW_Mram_mem15_DOB<9>_UNCONNECTED , \NLW_Mram_mem15_DOB<8>_UNCONNECTED , \NLW_Mram_mem15_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<6>_UNCONNECTED , \NLW_Mram_mem15_DOB<5>_UNCONNECTED , \NLW_Mram_mem15_DOB<4>_UNCONNECTED , \NLW_Mram_mem15_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<2>_UNCONNECTED , \NLW_Mram_mem15_DOB<1>_UNCONNECTED , \NLW_Mram_mem15_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem15_WEB<3>_UNCONNECTED , \NLW_Mram_mem15_WEB<2>_UNCONNECTED , \NLW_Mram_mem15_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem15_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem15_DIA<31>_UNCONNECTED , \NLW_Mram_mem15_DIA<30>_UNCONNECTED , \NLW_Mram_mem15_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<28>_UNCONNECTED , \NLW_Mram_mem15_DIA<27>_UNCONNECTED , \NLW_Mram_mem15_DIA<26>_UNCONNECTED , \NLW_Mram_mem15_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<24>_UNCONNECTED , \NLW_Mram_mem15_DIA<23>_UNCONNECTED , \NLW_Mram_mem15_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<21>_UNCONNECTED , \NLW_Mram_mem15_DIA<20>_UNCONNECTED , \NLW_Mram_mem15_DIA<19>_UNCONNECTED , \NLW_Mram_mem15_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<17>_UNCONNECTED , \NLW_Mram_mem15_DIA<16>_UNCONNECTED , \NLW_Mram_mem15_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<14>_UNCONNECTED , \NLW_Mram_mem15_DIA<13>_UNCONNECTED , \NLW_Mram_mem15_DIA<12>_UNCONNECTED , \NLW_Mram_mem15_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<10>_UNCONNECTED , \NLW_Mram_mem15_DIA<9>_UNCONNECTED , \NLW_Mram_mem15_DIA<8>_UNCONNECTED , \NLW_Mram_mem15_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<6>_UNCONNECTED , \NLW_Mram_mem15_DIA<5>_UNCONNECTED , \NLW_Mram_mem15_DIA<4>_UNCONNECTED , \NLW_Mram_mem15_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h000000000000001555555540000000000E0C1555555540000000000040000302 ),
    .INIT_01 ( 256'h03BC000000003C03001C8000043A00A003C103881000001C4004332308C21C00 ),
    .INIT_02 ( 256'h0405555D10055559440000003800100300080003000380000003340000300800 ),
    .INIT_03 ( 256'h410800C00C3341041010D0000222300030000000044CF0000100030003002004 ),
    .INIT_04 ( 256'h3F0000E00C00C100D1C0010314030014FC053002217020002341005100300000 ),
    .INIT_05 ( 256'h00002000C000D70001C00000000000000C0001000C030F0CC00000181C000300 ),
    .INIT_06 ( 256'h08330C3C3380310040410101C1CB28880A00030CF3802041000C555552AB7000 ),
    .INIT_07 ( 256'h438803800100882801D00C004120E4020C91301312768441033175DCD0040410 ),
    .INIT_08 ( 256'h50000641C0000003CCC2034010400C0150419070000000E330B687400329F04A ),
    .INIT_09 ( 256'h0A08818181906000412C8C44C00400011004008050000000F130200010400001 ),
    .INIT_0A ( 256'h30C1203221488521290C4A49820F37CE37104000328C52324CC8033380CE4D02 ),
    .INIT_0B ( 256'h0F352E000000010000208000810080000C20002FFCCC0CA2C483225008D80238 ),
    .INIT_0C ( 256'h3C300B0381CCC00010C0C100300000000002791981C244060000010030CCC022 ),
    .INIT_0D ( 256'h03000F0300CF00000030000300000F00CC00CCCC3000C00C200404C000102300 ),
    .INIT_0E ( 256'h0000140000E0030C000CCC0003C00300000330C0000CC000003C33003C00030C ),
    .INIT_0F ( 256'h00108020C00000002FC0C100008DF0033040D037C0010500000F300300000FC0 ),
    .INIT_10 ( 256'hC00C000000001D1344C10000300000002E00C800003C000015691AAA05F00000 ),
    .INIT_11 ( 256'h10C800003130000C03003808000955AAAA01001F000C030C30300C00003000C0 ),
    .INIT_12 ( 256'h00F003020034830C000000200000000000000000000001C000D0010000300DC0 ),
    .INIT_13 ( 256'h003C000023000CC4030300000030C00020030303030303030303300303030303 ),
    .INIT_14 ( 256'h310200C02000200010003080000F000C00004800003002003000F300003C0000 ),
    .INIT_15 ( 256'h00000FC0000300380300000800008800008870032311000800C000300108C002 ),
    .INIT_16 ( 256'h0030003B000008000011013000003000033F0C40003000203F0F0004000030CC ),
    .INIT_17 ( 256'h00100D11C10010000030210144000020028900F0000000003808000000000000 ),
    .INIT_18 ( 256'h10000000C4000C100000000FC00120C50013B00C20803C88888C400003143441 ),
    .INIT_19 ( 256'h0010000C0F1002199E1843833402000003808003000000000300300011000040 ),
    .INIT_1A ( 256'h1D8CC43D4F0F53C300000000000000030000000F00000C30000C00142082200C ),
    .INIT_1B ( 256'h8DC485AC48BFF323F0CF30CCFCC0C0000C64107A041E81013042CCF00304C902 ),
    .INIT_1C ( 256'h3FEDCFC4EACFF42CF27FC90B24FC92B2430ACFF28BF2411F049D643210C8031C ),
    .INIT_1D ( 256'h9038C301CC9071014C930C05CC1F4CE3C20CFCCC02049C9327303B0FF233F160 ),
    .INIT_1E ( 256'h3F03DF0C311000420013F124FC1BF810CC58CC00131F036C004C044B001303F8 ),
    .INIT_1F ( 256'h00000800000000500AAAA306834FC04965B00DBB3311093F178374140CC4FFC7 ),
    .INIT_20 ( 256'h000000000000000000000000000000000000000000024E4424E4400000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'hB1E4B1EB4E14B1EB4E1B4E14B1EE1B41E4B1E4BE1B4000000000000000000000 ),
    .INIT_23 ( 256'h4E1B4E14B1EB4E14B1E4B1EB4E11E4BE1B4E1B41E4B1E4BE1B4E1B41E4BB4E14 ),
    .INIT_24 ( 256'h0000000000000000000000000000003000000000003E1B41E4B1E4BE1B44B1EB ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem14 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem14_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem14_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem14_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem14_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem14_DIPA<3>_UNCONNECTED , \NLW_Mram_mem14_DIPA<2>_UNCONNECTED , \NLW_Mram_mem14_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem14_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem14_DOA<31>_UNCONNECTED , \NLW_Mram_mem14_DOA<30>_UNCONNECTED , \NLW_Mram_mem14_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<28>_UNCONNECTED , \NLW_Mram_mem14_DOA<27>_UNCONNECTED , \NLW_Mram_mem14_DOA<26>_UNCONNECTED , \NLW_Mram_mem14_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<24>_UNCONNECTED , \NLW_Mram_mem14_DOA<23>_UNCONNECTED , \NLW_Mram_mem14_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<21>_UNCONNECTED , \NLW_Mram_mem14_DOA<20>_UNCONNECTED , \NLW_Mram_mem14_DOA<19>_UNCONNECTED , \NLW_Mram_mem14_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<17>_UNCONNECTED , \NLW_Mram_mem14_DOA<16>_UNCONNECTED , \NLW_Mram_mem14_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<14>_UNCONNECTED , \NLW_Mram_mem14_DOA<13>_UNCONNECTED , \NLW_Mram_mem14_DOA<12>_UNCONNECTED , \NLW_Mram_mem14_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<10>_UNCONNECTED , \NLW_Mram_mem14_DOA<9>_UNCONNECTED , \NLW_Mram_mem14_DOA<8>_UNCONNECTED , \NLW_Mram_mem14_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<6>_UNCONNECTED , \NLW_Mram_mem14_DOA<5>_UNCONNECTED , \NLW_Mram_mem14_DOA<4>_UNCONNECTED , \NLW_Mram_mem14_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[27], basesoc_rom_bus_dat_r[26]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem14_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem14_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem14_DIB<31>_UNCONNECTED , \NLW_Mram_mem14_DIB<30>_UNCONNECTED , \NLW_Mram_mem14_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<28>_UNCONNECTED , \NLW_Mram_mem14_DIB<27>_UNCONNECTED , \NLW_Mram_mem14_DIB<26>_UNCONNECTED , \NLW_Mram_mem14_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<24>_UNCONNECTED , \NLW_Mram_mem14_DIB<23>_UNCONNECTED , \NLW_Mram_mem14_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<21>_UNCONNECTED , \NLW_Mram_mem14_DIB<20>_UNCONNECTED , \NLW_Mram_mem14_DIB<19>_UNCONNECTED , \NLW_Mram_mem14_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<17>_UNCONNECTED , \NLW_Mram_mem14_DIB<16>_UNCONNECTED , \NLW_Mram_mem14_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<14>_UNCONNECTED , \NLW_Mram_mem14_DIB<13>_UNCONNECTED , \NLW_Mram_mem14_DIB<12>_UNCONNECTED , \NLW_Mram_mem14_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<10>_UNCONNECTED , \NLW_Mram_mem14_DIB<9>_UNCONNECTED , \NLW_Mram_mem14_DIB<8>_UNCONNECTED , \NLW_Mram_mem14_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<6>_UNCONNECTED , \NLW_Mram_mem14_DIB<5>_UNCONNECTED , \NLW_Mram_mem14_DIB<4>_UNCONNECTED , \NLW_Mram_mem14_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<2>_UNCONNECTED , \NLW_Mram_mem14_DIB<1>_UNCONNECTED , \NLW_Mram_mem14_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem14_DOPA<3>_UNCONNECTED , \NLW_Mram_mem14_DOPA<2>_UNCONNECTED , \NLW_Mram_mem14_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem14_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem14_DIPB<3>_UNCONNECTED , \NLW_Mram_mem14_DIPB<2>_UNCONNECTED , \NLW_Mram_mem14_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem14_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem14_DOPB<3>_UNCONNECTED , \NLW_Mram_mem14_DOPB<2>_UNCONNECTED , \NLW_Mram_mem14_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem14_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem14_DOB<31>_UNCONNECTED , \NLW_Mram_mem14_DOB<30>_UNCONNECTED , \NLW_Mram_mem14_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<28>_UNCONNECTED , \NLW_Mram_mem14_DOB<27>_UNCONNECTED , \NLW_Mram_mem14_DOB<26>_UNCONNECTED , \NLW_Mram_mem14_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<24>_UNCONNECTED , \NLW_Mram_mem14_DOB<23>_UNCONNECTED , \NLW_Mram_mem14_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<21>_UNCONNECTED , \NLW_Mram_mem14_DOB<20>_UNCONNECTED , \NLW_Mram_mem14_DOB<19>_UNCONNECTED , \NLW_Mram_mem14_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<17>_UNCONNECTED , \NLW_Mram_mem14_DOB<16>_UNCONNECTED , \NLW_Mram_mem14_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<14>_UNCONNECTED , \NLW_Mram_mem14_DOB<13>_UNCONNECTED , \NLW_Mram_mem14_DOB<12>_UNCONNECTED , \NLW_Mram_mem14_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<10>_UNCONNECTED , \NLW_Mram_mem14_DOB<9>_UNCONNECTED , \NLW_Mram_mem14_DOB<8>_UNCONNECTED , \NLW_Mram_mem14_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<6>_UNCONNECTED , \NLW_Mram_mem14_DOB<5>_UNCONNECTED , \NLW_Mram_mem14_DOB<4>_UNCONNECTED , \NLW_Mram_mem14_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<2>_UNCONNECTED , \NLW_Mram_mem14_DOB<1>_UNCONNECTED , \NLW_Mram_mem14_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem14_WEB<3>_UNCONNECTED , \NLW_Mram_mem14_WEB<2>_UNCONNECTED , \NLW_Mram_mem14_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem14_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem14_DIA<31>_UNCONNECTED , \NLW_Mram_mem14_DIA<30>_UNCONNECTED , \NLW_Mram_mem14_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<28>_UNCONNECTED , \NLW_Mram_mem14_DIA<27>_UNCONNECTED , \NLW_Mram_mem14_DIA<26>_UNCONNECTED , \NLW_Mram_mem14_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<24>_UNCONNECTED , \NLW_Mram_mem14_DIA<23>_UNCONNECTED , \NLW_Mram_mem14_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<21>_UNCONNECTED , \NLW_Mram_mem14_DIA<20>_UNCONNECTED , \NLW_Mram_mem14_DIA<19>_UNCONNECTED , \NLW_Mram_mem14_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<17>_UNCONNECTED , \NLW_Mram_mem14_DIA<16>_UNCONNECTED , \NLW_Mram_mem14_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<14>_UNCONNECTED , \NLW_Mram_mem14_DIA<13>_UNCONNECTED , \NLW_Mram_mem14_DIA<12>_UNCONNECTED , \NLW_Mram_mem14_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<10>_UNCONNECTED , \NLW_Mram_mem14_DIA<9>_UNCONNECTED , \NLW_Mram_mem14_DIA<8>_UNCONNECTED , \NLW_Mram_mem14_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<6>_UNCONNECTED , \NLW_Mram_mem14_DIA<5>_UNCONNECTED , \NLW_Mram_mem14_DIA<4>_UNCONNECTED , \NLW_Mram_mem14_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h000000000000003FEA95403FEA95488892413FFFD5556AAA8000009A10800301 ),
    .INIT_01 ( 256'h0208100011095406438400002092024022C013992010426C8D010B3605506C00 ),
    .INIT_02 ( 256'h0BF0055803F55408CC0204497300002040000256080201800154250000700155 ),
    .INIT_03 ( 256'h0200094009038628A0009009081300013011202144C4A011031447280A024008 ),
    .INIT_04 ( 256'h3E0000500C04010033C1010038020014F8052002202025502293890449440000 ),
    .INIT_05 ( 256'h0030A080C400741003001000001000000D0005000D0A0C240200552C08000300 ),
    .INIT_06 ( 256'h0D000CA0B38037224300A122F3C1184A0100010893C0118834C81FFFF103D004 ),
    .INIT_07 ( 256'h53CC41810600041001D08100611098830012206014F8DDC8000155C4830C1040 ),
    .INIT_08 ( 256'h90900541C00108320C8640401C48080190811000004108B003838655D30CE14A ),
    .INIT_09 ( 256'h0E08814101D0C000000808C400000800203C00405000820C012020001C480C01 ),
    .INIT_0A ( 256'h004A13B001880E330C08CD48B343114933304724B24C932044482310C4074D33 ),
    .INIT_0B ( 256'h54491100C30A058A0830C00A0BB0157AA42009777CC00830004233B008542134 ),
    .INIT_0C ( 256'hA8000A22458C411145400400304455355AA0041800F018834400020000448032 ),
    .INIT_0D ( 256'h02008A02000250000020500200000A008800C8482080800D3000068458201815 ),
    .INIT_0E ( 256'h440C005040B40308002CE800038000000801308000088000402C300038000208 ),
    .INIT_0F ( 256'h00100410E8C081543380480020C1E002E144000780003100414A2003081511C0 ),
    .INIT_10 ( 256'h806400D001406E1B8EC0C24360140440EC4AD008C8BC42000FD135500E100000 ),
    .INIT_11 ( 256'h05C4FA028053E8A043103010054AFF005502202F0508050430205C24345800C0 ),
    .INIT_12 ( 256'h00C0030208308300500000200140000001450000000510C040A01073E8B822C0 ),
    .INIT_13 ( 256'h803C10019310408D024324405C30811060030303030303030303300303030303 ),
    .INIT_14 ( 256'h431010C179463422318830D6618A0088000010FAA28101002000E01000340404 ),
    .INIT_15 ( 256'h01920BC0082255690361119D20551201544DB2156667105944806502430DA916 ),
    .INIT_16 ( 256'h0835042E0215100A003001100940210027314402103215610F0F04080214208C ),
    .INIT_17 ( 256'h04202F1062000080023800012002BA104BAD00F000157FFA8D5C000815615001 ),
    .INIT_18 ( 256'h055AAFF4C0000C200040000EC54040C841074008A4800E688DC8010024448AC0 ),
    .INIT_19 ( 256'h4030800C0B611023162403C01811104003C580120020002003002054014000C5 ),
    .INIT_1A ( 256'h0D4FCF090B4242D200000000000000030000040E04000075004C02090040240C ),
    .INIT_1B ( 256'h816C4096C4CFF131F04730C47CC06AAA8AD00279809E50390002FCBA1F33C960 ),
    .INIT_1C ( 256'h1579D541E5C550945256490D245492D24B0B45537D526D98340101B206C94B1C ),
    .INIT_1D ( 256'h5034F331889C0C00BC903031FCCE7CBA027C79A000048C1F0680108553D15092 ),
    .INIT_1E ( 256'h1501CEC8103288A03219900ADF2774934C9748C803D500140304075500C502C4 ),
    .INIT_1F ( 256'h000000AAA0555000000002890908F805C10009472501C92C96421084CA405551 ),
    .INIT_20 ( 256'h00000000000000000000000000000000000000000002AAAF2AAAFA2AA9155000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'hC93936C39C6936C39C6C6396C936C93C63939C6936C000000000000000000000 ),
    .INIT_23 ( 256'h9C6C6396C93C6396C93936C39C639C6936C6C93C63939C6936C6C93C639C6396 ),
    .INIT_24 ( 256'h00000000000000000000000000000000000000000006C93C63939C6936C936C3 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem13 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem13_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem13_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem13_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem13_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem13_DIPA<3>_UNCONNECTED , \NLW_Mram_mem13_DIPA<2>_UNCONNECTED , \NLW_Mram_mem13_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem13_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem13_DOA<31>_UNCONNECTED , \NLW_Mram_mem13_DOA<30>_UNCONNECTED , \NLW_Mram_mem13_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<28>_UNCONNECTED , \NLW_Mram_mem13_DOA<27>_UNCONNECTED , \NLW_Mram_mem13_DOA<26>_UNCONNECTED , \NLW_Mram_mem13_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<24>_UNCONNECTED , \NLW_Mram_mem13_DOA<23>_UNCONNECTED , \NLW_Mram_mem13_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<21>_UNCONNECTED , \NLW_Mram_mem13_DOA<20>_UNCONNECTED , \NLW_Mram_mem13_DOA<19>_UNCONNECTED , \NLW_Mram_mem13_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<17>_UNCONNECTED , \NLW_Mram_mem13_DOA<16>_UNCONNECTED , \NLW_Mram_mem13_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<14>_UNCONNECTED , \NLW_Mram_mem13_DOA<13>_UNCONNECTED , \NLW_Mram_mem13_DOA<12>_UNCONNECTED , \NLW_Mram_mem13_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<10>_UNCONNECTED , \NLW_Mram_mem13_DOA<9>_UNCONNECTED , \NLW_Mram_mem13_DOA<8>_UNCONNECTED , \NLW_Mram_mem13_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<6>_UNCONNECTED , \NLW_Mram_mem13_DOA<5>_UNCONNECTED , \NLW_Mram_mem13_DOA<4>_UNCONNECTED , \NLW_Mram_mem13_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[25], basesoc_rom_bus_dat_r[24]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem13_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem13_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem13_DIB<31>_UNCONNECTED , \NLW_Mram_mem13_DIB<30>_UNCONNECTED , \NLW_Mram_mem13_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<28>_UNCONNECTED , \NLW_Mram_mem13_DIB<27>_UNCONNECTED , \NLW_Mram_mem13_DIB<26>_UNCONNECTED , \NLW_Mram_mem13_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<24>_UNCONNECTED , \NLW_Mram_mem13_DIB<23>_UNCONNECTED , \NLW_Mram_mem13_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<21>_UNCONNECTED , \NLW_Mram_mem13_DIB<20>_UNCONNECTED , \NLW_Mram_mem13_DIB<19>_UNCONNECTED , \NLW_Mram_mem13_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<17>_UNCONNECTED , \NLW_Mram_mem13_DIB<16>_UNCONNECTED , \NLW_Mram_mem13_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<14>_UNCONNECTED , \NLW_Mram_mem13_DIB<13>_UNCONNECTED , \NLW_Mram_mem13_DIB<12>_UNCONNECTED , \NLW_Mram_mem13_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<10>_UNCONNECTED , \NLW_Mram_mem13_DIB<9>_UNCONNECTED , \NLW_Mram_mem13_DIB<8>_UNCONNECTED , \NLW_Mram_mem13_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<6>_UNCONNECTED , \NLW_Mram_mem13_DIB<5>_UNCONNECTED , \NLW_Mram_mem13_DIB<4>_UNCONNECTED , \NLW_Mram_mem13_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<2>_UNCONNECTED , \NLW_Mram_mem13_DIB<1>_UNCONNECTED , \NLW_Mram_mem13_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem13_DOPA<3>_UNCONNECTED , \NLW_Mram_mem13_DOPA<2>_UNCONNECTED , \NLW_Mram_mem13_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem13_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem13_DIPB<3>_UNCONNECTED , \NLW_Mram_mem13_DIPB<2>_UNCONNECTED , \NLW_Mram_mem13_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem13_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem13_DOPB<3>_UNCONNECTED , \NLW_Mram_mem13_DOPB<2>_UNCONNECTED , \NLW_Mram_mem13_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem13_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem13_DOB<31>_UNCONNECTED , \NLW_Mram_mem13_DOB<30>_UNCONNECTED , \NLW_Mram_mem13_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<28>_UNCONNECTED , \NLW_Mram_mem13_DOB<27>_UNCONNECTED , \NLW_Mram_mem13_DOB<26>_UNCONNECTED , \NLW_Mram_mem13_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<24>_UNCONNECTED , \NLW_Mram_mem13_DOB<23>_UNCONNECTED , \NLW_Mram_mem13_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<21>_UNCONNECTED , \NLW_Mram_mem13_DOB<20>_UNCONNECTED , \NLW_Mram_mem13_DOB<19>_UNCONNECTED , \NLW_Mram_mem13_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<17>_UNCONNECTED , \NLW_Mram_mem13_DOB<16>_UNCONNECTED , \NLW_Mram_mem13_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<14>_UNCONNECTED , \NLW_Mram_mem13_DOB<13>_UNCONNECTED , \NLW_Mram_mem13_DOB<12>_UNCONNECTED , \NLW_Mram_mem13_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<10>_UNCONNECTED , \NLW_Mram_mem13_DOB<9>_UNCONNECTED , \NLW_Mram_mem13_DOB<8>_UNCONNECTED , \NLW_Mram_mem13_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<6>_UNCONNECTED , \NLW_Mram_mem13_DOB<5>_UNCONNECTED , \NLW_Mram_mem13_DOB<4>_UNCONNECTED , \NLW_Mram_mem13_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<2>_UNCONNECTED , \NLW_Mram_mem13_DOB<1>_UNCONNECTED , \NLW_Mram_mem13_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem13_WEB<3>_UNCONNECTED , \NLW_Mram_mem13_WEB<2>_UNCONNECTED , \NLW_Mram_mem13_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem13_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem13_DIA<31>_UNCONNECTED , \NLW_Mram_mem13_DIA<30>_UNCONNECTED , \NLW_Mram_mem13_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<28>_UNCONNECTED , \NLW_Mram_mem13_DIA<27>_UNCONNECTED , \NLW_Mram_mem13_DIA<26>_UNCONNECTED , \NLW_Mram_mem13_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<24>_UNCONNECTED , \NLW_Mram_mem13_DIA<23>_UNCONNECTED , \NLW_Mram_mem13_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<21>_UNCONNECTED , \NLW_Mram_mem13_DIA<20>_UNCONNECTED , \NLW_Mram_mem13_DIA<19>_UNCONNECTED , \NLW_Mram_mem13_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<17>_UNCONNECTED , \NLW_Mram_mem13_DIA<16>_UNCONNECTED , \NLW_Mram_mem13_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<14>_UNCONNECTED , \NLW_Mram_mem13_DIA<13>_UNCONNECTED , \NLW_Mram_mem13_DIA<12>_UNCONNECTED , \NLW_Mram_mem13_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<10>_UNCONNECTED , \NLW_Mram_mem13_DIA<9>_UNCONNECTED , \NLW_Mram_mem13_DIA<8>_UNCONNECTED , \NLW_Mram_mem13_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<6>_UNCONNECTED , \NLW_Mram_mem13_DIA<5>_UNCONNECTED , \NLW_Mram_mem13_DIA<4>_UNCONNECTED , \NLW_Mram_mem13_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h000000000000003939393939393932104D143FEA95403FEA9540004006310402 ),
    .INIT_01 ( 256'hA00CCF38C8E00C0DC0C0FCE00007C0ECC0C30F48004B000C084C111140870C00 ),
    .INIT_02 ( 256'h01B1B1B40295428147CD23203C00FC00C033006E80A082206C7A643000308150 ),
    .INIT_03 ( 256'h303303E001878608E04880200C81706CF00CC30D74C5E10C32D48315030C0033 ),
    .INIT_04 ( 256'h3B3C10C0053003C0735803C10C034C149DC534C22137250A2030CD23203222D0 ),
    .INIT_05 ( 256'h2E903802021B668336ACC3AED2C023FEC4CC04CC04818008201B1B04083CC340 ),
    .INIT_06 ( 256'h060A084C0ACC360AC2224282C20708E70A388246F246C2C50CE42A9540A32001 ),
    .INIT_07 ( 256'h80C0024082A0C44000800700300F88038A311E0880F09646003802A0A09F80F0 ),
    .INIT_08 ( 256'h80D00102C0038A1888C3024000000400800080D000238A3012D707C0800BC0C7 ),
    .INIT_09 ( 256'h350400800080F000238088C18030C002F30403B0D000238A301C3F0000000400 ),
    .INIT_0A ( 256'h182111712140023237800205C24506460632C608E080A1110083010180830831 ),
    .INIT_0B ( 256'h120E140E78EE380F32F3C0000EF0D50A102033BB40CC80E084A1019888BA333C ),
    .INIT_0C ( 256'hC1022802C18038CCA0710ACF7E332001B1B382D8CB51888A33AE3E309E2A1002 ),
    .INIT_0D ( 256'h0C00030000C0ACCC3000AC01030CC3004C02ECC03000C08D3836C444E8CA401E ),
    .INIT_0E ( 256'hC288084802333D0F333CE733308333C330C00003020802881B2E3B028C20030C ),
    .INIT_0F ( 256'h302082F03CE02C6E0B00113090CEC0333080133B00C382002121200FC2C631C0 ),
    .INIT_10 ( 256'hF2440E9C0900CFB322C4300C781430830F03D0000C3C02000A42254A08482301 ),
    .INIT_11 ( 256'h0BE70F0BC0CC3CF02F80889083431B1B1BC3CCFF200F25C3F03C98C4C7032FC0 ),
    .INIT_12 ( 256'hE0EE33C2836F9B0B08CC83E8002A2FBE3280A8BEF8CA03020B8D40CC3CBC32C0 ),
    .INIT_13 ( 256'h00800E08200F2028E00808CC0A32088226337B33DB337B33DB336E33FA33FA33 ),
    .INIT_14 ( 256'h1F1CD0DE403031B0F3003800000F100D00003A0FF1808E080800030B008400BA ),
    .INIT_15 ( 256'h312003F0D2034838CF0000000B1B988C7A3034E72243100E220BC0303330C033 ),
    .INIT_16 ( 256'hC034028E00C634D2C822364030280018C0B615CC0A00C6C00FBF10A56802800F ),
    .INIT_17 ( 256'hC0FC2DABE2C0AF13333F2C4CBCCC0E23378200F808EA550A04040202C6C00400 ),
    .INIT_18 ( 256'h01B1B1B400F32F2F0C133CCFC400329F0237F708A31C3E82908B4C03D20B738F ),
    .INIT_19 ( 256'h1AD082823120032DAF7E4F61CF5320048F84CCCC3A3F3023E3C8BC4309300184 ),
    .INIT_1A ( 256'h054545155545555108000AFC0F03BDC0E820F13C0063C2F3B2CF3C3BB0800280 ),
    .INIT_1B ( 256'h5005444054051000100150001000000001545115544555141551545515154110 ),
    .INIT_1C ( 256'h0005500554400550010504001010414101050005100054155414555015400054 ),
    .INIT_1D ( 256'h5114511044444551545110155455544501545550001444551540050005400114 ),
    .INIT_1E ( 256'h0005554555114451111445114515145105550455545415101550044405540154 ),
    .INIT_1F ( 256'h0000000050005000000001454505514405141511055145155551554145540014 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000155501555000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0555500AAFF5500AAFFFFAA00550055FFAAAAFF5500000000000000000000000 ),
    .INIT_23 ( 256'hAFFFFAA0055FFAA00555500AAFFAAFF55000055FFAAAAFF55000055FFAAFFAA0 ),
    .INIT_24 ( 256'h00000000000000000000000000000010000000000010055FFAAAAFF55005500A ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem12 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem12_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem12_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem12_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem12_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem12_DIPA<3>_UNCONNECTED , \NLW_Mram_mem12_DIPA<2>_UNCONNECTED , \NLW_Mram_mem12_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem12_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem12_DOA<31>_UNCONNECTED , \NLW_Mram_mem12_DOA<30>_UNCONNECTED , \NLW_Mram_mem12_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<28>_UNCONNECTED , \NLW_Mram_mem12_DOA<27>_UNCONNECTED , \NLW_Mram_mem12_DOA<26>_UNCONNECTED , \NLW_Mram_mem12_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<24>_UNCONNECTED , \NLW_Mram_mem12_DOA<23>_UNCONNECTED , \NLW_Mram_mem12_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<21>_UNCONNECTED , \NLW_Mram_mem12_DOA<20>_UNCONNECTED , \NLW_Mram_mem12_DOA<19>_UNCONNECTED , \NLW_Mram_mem12_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<17>_UNCONNECTED , \NLW_Mram_mem12_DOA<16>_UNCONNECTED , \NLW_Mram_mem12_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<14>_UNCONNECTED , \NLW_Mram_mem12_DOA<13>_UNCONNECTED , \NLW_Mram_mem12_DOA<12>_UNCONNECTED , \NLW_Mram_mem12_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<10>_UNCONNECTED , \NLW_Mram_mem12_DOA<9>_UNCONNECTED , \NLW_Mram_mem12_DOA<8>_UNCONNECTED , \NLW_Mram_mem12_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<6>_UNCONNECTED , \NLW_Mram_mem12_DOA<5>_UNCONNECTED , \NLW_Mram_mem12_DOA<4>_UNCONNECTED , \NLW_Mram_mem12_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[23], basesoc_rom_bus_dat_r[22]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem12_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem12_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem12_DIB<31>_UNCONNECTED , \NLW_Mram_mem12_DIB<30>_UNCONNECTED , \NLW_Mram_mem12_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<28>_UNCONNECTED , \NLW_Mram_mem12_DIB<27>_UNCONNECTED , \NLW_Mram_mem12_DIB<26>_UNCONNECTED , \NLW_Mram_mem12_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<24>_UNCONNECTED , \NLW_Mram_mem12_DIB<23>_UNCONNECTED , \NLW_Mram_mem12_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<21>_UNCONNECTED , \NLW_Mram_mem12_DIB<20>_UNCONNECTED , \NLW_Mram_mem12_DIB<19>_UNCONNECTED , \NLW_Mram_mem12_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<17>_UNCONNECTED , \NLW_Mram_mem12_DIB<16>_UNCONNECTED , \NLW_Mram_mem12_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<14>_UNCONNECTED , \NLW_Mram_mem12_DIB<13>_UNCONNECTED , \NLW_Mram_mem12_DIB<12>_UNCONNECTED , \NLW_Mram_mem12_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<10>_UNCONNECTED , \NLW_Mram_mem12_DIB<9>_UNCONNECTED , \NLW_Mram_mem12_DIB<8>_UNCONNECTED , \NLW_Mram_mem12_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<6>_UNCONNECTED , \NLW_Mram_mem12_DIB<5>_UNCONNECTED , \NLW_Mram_mem12_DIB<4>_UNCONNECTED , \NLW_Mram_mem12_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<2>_UNCONNECTED , \NLW_Mram_mem12_DIB<1>_UNCONNECTED , \NLW_Mram_mem12_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem12_DOPA<3>_UNCONNECTED , \NLW_Mram_mem12_DOPA<2>_UNCONNECTED , \NLW_Mram_mem12_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem12_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem12_DIPB<3>_UNCONNECTED , \NLW_Mram_mem12_DIPB<2>_UNCONNECTED , \NLW_Mram_mem12_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem12_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem12_DOPB<3>_UNCONNECTED , \NLW_Mram_mem12_DOPB<2>_UNCONNECTED , \NLW_Mram_mem12_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem12_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem12_DOB<31>_UNCONNECTED , \NLW_Mram_mem12_DOB<30>_UNCONNECTED , \NLW_Mram_mem12_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<28>_UNCONNECTED , \NLW_Mram_mem12_DOB<27>_UNCONNECTED , \NLW_Mram_mem12_DOB<26>_UNCONNECTED , \NLW_Mram_mem12_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<24>_UNCONNECTED , \NLW_Mram_mem12_DOB<23>_UNCONNECTED , \NLW_Mram_mem12_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<21>_UNCONNECTED , \NLW_Mram_mem12_DOB<20>_UNCONNECTED , \NLW_Mram_mem12_DOB<19>_UNCONNECTED , \NLW_Mram_mem12_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<17>_UNCONNECTED , \NLW_Mram_mem12_DOB<16>_UNCONNECTED , \NLW_Mram_mem12_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<14>_UNCONNECTED , \NLW_Mram_mem12_DOB<13>_UNCONNECTED , \NLW_Mram_mem12_DOB<12>_UNCONNECTED , \NLW_Mram_mem12_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<10>_UNCONNECTED , \NLW_Mram_mem12_DOB<9>_UNCONNECTED , \NLW_Mram_mem12_DOB<8>_UNCONNECTED , \NLW_Mram_mem12_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<6>_UNCONNECTED , \NLW_Mram_mem12_DOB<5>_UNCONNECTED , \NLW_Mram_mem12_DOB<4>_UNCONNECTED , \NLW_Mram_mem12_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<2>_UNCONNECTED , \NLW_Mram_mem12_DOB<1>_UNCONNECTED , \NLW_Mram_mem12_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem12_WEB<3>_UNCONNECTED , \NLW_Mram_mem12_WEB<2>_UNCONNECTED , \NLW_Mram_mem12_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem12_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem12_DIA<31>_UNCONNECTED , \NLW_Mram_mem12_DIA<30>_UNCONNECTED , \NLW_Mram_mem12_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<28>_UNCONNECTED , \NLW_Mram_mem12_DIA<27>_UNCONNECTED , \NLW_Mram_mem12_DIA<26>_UNCONNECTED , \NLW_Mram_mem12_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<24>_UNCONNECTED , \NLW_Mram_mem12_DIA<23>_UNCONNECTED , \NLW_Mram_mem12_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<21>_UNCONNECTED , \NLW_Mram_mem12_DIA<20>_UNCONNECTED , \NLW_Mram_mem12_DIA<19>_UNCONNECTED , \NLW_Mram_mem12_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<17>_UNCONNECTED , \NLW_Mram_mem12_DIA<16>_UNCONNECTED , \NLW_Mram_mem12_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<14>_UNCONNECTED , \NLW_Mram_mem12_DIA<13>_UNCONNECTED , \NLW_Mram_mem12_DIA<12>_UNCONNECTED , \NLW_Mram_mem12_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<10>_UNCONNECTED , \NLW_Mram_mem12_DIA<9>_UNCONNECTED , \NLW_Mram_mem12_DIA<8>_UNCONNECTED , \NLW_Mram_mem12_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<6>_UNCONNECTED , \NLW_Mram_mem12_DIA<5>_UNCONNECTED , \NLW_Mram_mem12_DIA<4>_UNCONNECTED , \NLW_Mram_mem12_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000103939393939393938880000011400 ),
    .INIT_01 ( 256'h44401E648880100100006DB00040840880C00B000008000C0090100200040C00 ),
    .INIT_02 ( 256'h000000000139391147990200340010010004000000444400000013220C02924E ),
    .INIT_03 ( 256'h0000000011030040040044000C2525257004C31C9004340421CC0054024C0004 ),
    .INIT_04 ( 256'h14760040047C4B40950A4B425001181454851182201224E460419B220003FBC4 ),
    .INIT_05 ( 256'h0280150002004063301C825DA1EC17F8E0C804C006500150100000100974A300 ),
    .INIT_06 ( 256'h04110450110C5411010101012104104409300104410441041044393932471400 ),
    .INIT_07 ( 256'hC350C1000100401000400400101D500104101C100D7035040160126CA13D8040 ),
    .INIT_08 ( 256'h4040010100010410405BE1000401100040004040004104101514546AC353C384 ),
    .INIT_09 ( 256'h1000004000404000410005400004010210100040400041041015358004011000 ),
    .INIT_0A ( 256'h0000017001400500140004000000000000000000000040010006400100040000 ),
    .INIT_0B ( 256'h2901400820806D0A63828000000024E440100017001080400000000000100004 ),
    .INIT_0C ( 256'h80194011051432FC3457435808AE04000004C9D35846001933085B4082221936 ),
    .INIT_0D ( 256'h4040035040500C8800040D01520002505C03F450600050CD00070400081C1000 ),
    .INIT_0E ( 256'h09840425C0122D01733CE57331D0015330C15005020502CC001C394105200009 ),
    .INIT_0F ( 256'h3000421524400000270800314068C236200203A308D6800094C13403000001C0 ),
    .INIT_10 ( 256'h3619101C08001F1307C0101C307014070B01D0201CA800000EF4192400492B40 ),
    .INIT_11 ( 256'h00C54E1040153910031105C5CC0000000081C81F2F036187F00DC6D1C3121FC0 ),
    .INIT_12 ( 256'hC0FC2BD0C2C23F0700E1038C00202B24200080AC908004020B5F0015393401C0 ),
    .INIT_13 ( 256'h01050200040000000010000002700C82180BB30BE23B813B203BBC0BF20BF10B ),
    .INIT_14 ( 256'h1F4CC0CC002056B0F4013200080940080000074E44C001081100150001054106 ),
    .INIT_15 ( 256'hB70003F6F0030030BB0000060000000000803000000305E0010B00303370C000 ),
    .INIT_16 ( 256'h00334905400004C00011B1903391400019B4864C644000060F5F4C452079001F ),
    .INIT_17 ( 256'h61013CA8F00008007438000CB9D30707E40000F80C24E4E447F400000003F403 ),
    .INIT_18 ( 256'h00000000C0340E3E1CC6648DDF0000300087512C92060E44445C2704DF014800 ),
    .INIT_19 ( 256'h0200011111100080EC044F6936011000175F50FD3A1E302063C89DF20120005F ),
    .INIT_1A ( 256'h2FCE8E2BFE4AEF915C400AF95994A4A46360E06D0000D0FBB4DE187B80000910 ),
    .INIT_1B ( 256'hBBEA8ABEA8659B1E9ACDDAACDAAAC00008A8E2AAB8AABE3AEFB3A8EF0A2A8FF3 ),
    .INIT_1C ( 256'h3F9B9FCAAE8FFBBFF0B0C2B70ACC2A308EA9CFFAABF2BAAAB8EEAA02AC0FBAE0 ),
    .INIT_1D ( 256'h322CA2F288E0BEA2A86EE83AE8AAA8EF82E8EBE8033CE8EA3BA03ACFFABFF2AE ),
    .INIT_1E ( 256'hFF2EEA8FAE33CCF3333AEE3AAA1EACAAABAAA8BABA7AAABAAEAA8AEEABAAAEAA ),
    .INIT_1F ( 256'h50000400040005055002028208CAEA8EBBA0AAAB2AA28E2BFAA3ABA98AA8FFEB ),
    .INIT_20 ( 256'h00000000000000000000000000000000000000000003FAAF1500F00000000555 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0AAAA00FF55AA00FF5555FF00AA00AA55FFFF55AA00000000000000000000000 ),
    .INIT_23 ( 256'hF5555FF00AA55FF00AAAA00FF55FF55AA0000AA55FFFF55AA0000AA55FF55FF0 ),
    .INIT_24 ( 256'h000000000000000000000000000000200000000000100AA55FFFF55AA00AA00F ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem11 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem11_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem11_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem11_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem11_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem11_DIPA<3>_UNCONNECTED , \NLW_Mram_mem11_DIPA<2>_UNCONNECTED , \NLW_Mram_mem11_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem11_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem11_DOA<31>_UNCONNECTED , \NLW_Mram_mem11_DOA<30>_UNCONNECTED , \NLW_Mram_mem11_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<28>_UNCONNECTED , \NLW_Mram_mem11_DOA<27>_UNCONNECTED , \NLW_Mram_mem11_DOA<26>_UNCONNECTED , \NLW_Mram_mem11_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<24>_UNCONNECTED , \NLW_Mram_mem11_DOA<23>_UNCONNECTED , \NLW_Mram_mem11_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<21>_UNCONNECTED , \NLW_Mram_mem11_DOA<20>_UNCONNECTED , \NLW_Mram_mem11_DOA<19>_UNCONNECTED , \NLW_Mram_mem11_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<17>_UNCONNECTED , \NLW_Mram_mem11_DOA<16>_UNCONNECTED , \NLW_Mram_mem11_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<14>_UNCONNECTED , \NLW_Mram_mem11_DOA<13>_UNCONNECTED , \NLW_Mram_mem11_DOA<12>_UNCONNECTED , \NLW_Mram_mem11_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<10>_UNCONNECTED , \NLW_Mram_mem11_DOA<9>_UNCONNECTED , \NLW_Mram_mem11_DOA<8>_UNCONNECTED , \NLW_Mram_mem11_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<6>_UNCONNECTED , \NLW_Mram_mem11_DOA<5>_UNCONNECTED , \NLW_Mram_mem11_DOA<4>_UNCONNECTED , \NLW_Mram_mem11_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[21], basesoc_rom_bus_dat_r[20]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem11_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem11_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem11_DIB<31>_UNCONNECTED , \NLW_Mram_mem11_DIB<30>_UNCONNECTED , \NLW_Mram_mem11_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<28>_UNCONNECTED , \NLW_Mram_mem11_DIB<27>_UNCONNECTED , \NLW_Mram_mem11_DIB<26>_UNCONNECTED , \NLW_Mram_mem11_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<24>_UNCONNECTED , \NLW_Mram_mem11_DIB<23>_UNCONNECTED , \NLW_Mram_mem11_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<21>_UNCONNECTED , \NLW_Mram_mem11_DIB<20>_UNCONNECTED , \NLW_Mram_mem11_DIB<19>_UNCONNECTED , \NLW_Mram_mem11_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<17>_UNCONNECTED , \NLW_Mram_mem11_DIB<16>_UNCONNECTED , \NLW_Mram_mem11_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<14>_UNCONNECTED , \NLW_Mram_mem11_DIB<13>_UNCONNECTED , \NLW_Mram_mem11_DIB<12>_UNCONNECTED , \NLW_Mram_mem11_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<10>_UNCONNECTED , \NLW_Mram_mem11_DIB<9>_UNCONNECTED , \NLW_Mram_mem11_DIB<8>_UNCONNECTED , \NLW_Mram_mem11_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<6>_UNCONNECTED , \NLW_Mram_mem11_DIB<5>_UNCONNECTED , \NLW_Mram_mem11_DIB<4>_UNCONNECTED , \NLW_Mram_mem11_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<2>_UNCONNECTED , \NLW_Mram_mem11_DIB<1>_UNCONNECTED , \NLW_Mram_mem11_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem11_DOPA<3>_UNCONNECTED , \NLW_Mram_mem11_DOPA<2>_UNCONNECTED , \NLW_Mram_mem11_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem11_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem11_DIPB<3>_UNCONNECTED , \NLW_Mram_mem11_DIPB<2>_UNCONNECTED , \NLW_Mram_mem11_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem11_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem11_DOPB<3>_UNCONNECTED , \NLW_Mram_mem11_DOPB<2>_UNCONNECTED , \NLW_Mram_mem11_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem11_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem11_DOB<31>_UNCONNECTED , \NLW_Mram_mem11_DOB<30>_UNCONNECTED , \NLW_Mram_mem11_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<28>_UNCONNECTED , \NLW_Mram_mem11_DOB<27>_UNCONNECTED , \NLW_Mram_mem11_DOB<26>_UNCONNECTED , \NLW_Mram_mem11_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<24>_UNCONNECTED , \NLW_Mram_mem11_DOB<23>_UNCONNECTED , \NLW_Mram_mem11_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<21>_UNCONNECTED , \NLW_Mram_mem11_DOB<20>_UNCONNECTED , \NLW_Mram_mem11_DOB<19>_UNCONNECTED , \NLW_Mram_mem11_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<17>_UNCONNECTED , \NLW_Mram_mem11_DOB<16>_UNCONNECTED , \NLW_Mram_mem11_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<14>_UNCONNECTED , \NLW_Mram_mem11_DOB<13>_UNCONNECTED , \NLW_Mram_mem11_DOB<12>_UNCONNECTED , \NLW_Mram_mem11_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<10>_UNCONNECTED , \NLW_Mram_mem11_DOB<9>_UNCONNECTED , \NLW_Mram_mem11_DOB<8>_UNCONNECTED , \NLW_Mram_mem11_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<6>_UNCONNECTED , \NLW_Mram_mem11_DOB<5>_UNCONNECTED , \NLW_Mram_mem11_DOB<4>_UNCONNECTED , \NLW_Mram_mem11_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<2>_UNCONNECTED , \NLW_Mram_mem11_DOB<1>_UNCONNECTED , \NLW_Mram_mem11_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem11_WEB<3>_UNCONNECTED , \NLW_Mram_mem11_WEB<2>_UNCONNECTED , \NLW_Mram_mem11_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem11_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem11_DIA<31>_UNCONNECTED , \NLW_Mram_mem11_DIA<30>_UNCONNECTED , \NLW_Mram_mem11_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<28>_UNCONNECTED , \NLW_Mram_mem11_DIA<27>_UNCONNECTED , \NLW_Mram_mem11_DIA<26>_UNCONNECTED , \NLW_Mram_mem11_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<24>_UNCONNECTED , \NLW_Mram_mem11_DIA<23>_UNCONNECTED , \NLW_Mram_mem11_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<21>_UNCONNECTED , \NLW_Mram_mem11_DIA<20>_UNCONNECTED , \NLW_Mram_mem11_DIA<19>_UNCONNECTED , \NLW_Mram_mem11_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<17>_UNCONNECTED , \NLW_Mram_mem11_DIA<16>_UNCONNECTED , \NLW_Mram_mem11_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<14>_UNCONNECTED , \NLW_Mram_mem11_DIA<13>_UNCONNECTED , \NLW_Mram_mem11_DIA<12>_UNCONNECTED , \NLW_Mram_mem11_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<10>_UNCONNECTED , \NLW_Mram_mem11_DIA<9>_UNCONNECTED , \NLW_Mram_mem11_DIA<8>_UNCONNECTED , \NLW_Mram_mem11_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<6>_UNCONNECTED , \NLW_Mram_mem11_DIA<5>_UNCONNECTED , \NLW_Mram_mem11_DIA<4>_UNCONNECTED , \NLW_Mram_mem11_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h00C43111515174500004D0454501401401405544100000000000000000000000 ),
    .INIT_02 ( 256'h0000000114000003DC4455514D150057454010004500C0100002615960508400 ),
    .INIT_03 ( 256'h1140001143624104100446500CFD655555544531B40555545319510101541140 ),
    .INIT_04 ( 256'h015510161A562280C855228385055554055515552015500020D3445551555555 ),
    .INIT_05 ( 256'h414540140000FC5513155115455151144D415D41500103045040000415555140 ),
    .INIT_06 ( 256'h0104410444453104504040404041041144554041104110410413C00000003540 ),
    .INIT_07 ( 256'h8A2DC0605340243454015D150838C45B1C4530054B195C414754016648000010 ),
    .INIT_08 ( 256'h02D1500B465B1C7114D5534541047454025402D196C71C4538B2E3E78A8F5702 ),
    .INIT_09 ( 256'h311254105402D156C7114E208542049404345402D156C71C45355A4541047454 ),
    .INIT_0A ( 256'h71C453C453D14F453F114C4110410441041041041114C453114D0453114D0045 ),
    .INIT_0B ( 256'h55134115965A000517511554545000001030003C040411D114F453F114FC453D ),
    .INIT_0C ( 256'h544004304CAD144540D6C0641511500000001530E8E504A88655428200000029 ),
    .INIT_0D ( 256'h5555455555D959541115555755454555D4155DD55050D4570500404105014100 ),
    .INIT_0E ( 256'h065D5D001435970555145D551351529550477455151D5154001557140D154515 ),
    .INIT_0F ( 256'h5514C03111C400029555556549D455651401565155950654000355054000475A ),
    .INIT_10 ( 256'h1577600E9C2836316C58169462565BA026284921242995956001400010D55545 ),
    .INIT_11 ( 256'h005000400000000001440D5D54400000004445685529575D51455D7546317545 ),
    .INIT_12 ( 256'h54555555455A444D55555054115517555145545D554501010565400000104045 ),
    .INIT_13 ( 256'h540C005440040550040001114014044134554555515545555155515545554555 ),
    .INIT_14 ( 256'h3555515550103555564554401505550540000C000000134530053700540DC00C ),
    .INIT_15 ( 256'h55041555504144D44544444D00006C200154545B919141050001501115545451 ),
    .INIT_16 ( 256'h8550100F50004D41543B233560000001377C4CD4000000155555544C00000155 ),
    .INIT_17 ( 256'h1581504454053056454071595510000550CE8019550000000D6E624000116E65 ),
    .INIT_18 ( 256'h0000000565045405555505045516855815517454385150EEEEE5155445211110 ),
    .INIT_19 ( 256'h010514033B7956884A4CD1CB5D57792524D5D557D5155151115455516385D5D5 ),
    .INIT_1A ( 256'h1141213C070F11C355444551551554555154515F000455555559145445155000 ),
    .INIT_1B ( 256'h4C4B2BC0B2BFF0AC3C03F800300000000DFA73145CC51707A1E1104014110CC0 ),
    .INIT_1C ( 256'hBF24EFC5A4EFC843F0020028000003C2000D2FFF33F3C43FEA38152250800048 ),
    .INIT_1D ( 256'h1300C01044827101D0FCD004104A52410150451000280C741C4207AFFDCFF314 ),
    .INIT_1E ( 256'hFF94124577000040001C4701CC0700C100920405401C09001130000004440803 ),
    .INIT_1F ( 256'h00000000000000500AAAA1C48B691108042265003F73C72013F27D006DDEFF14 ),
    .INIT_20 ( 256'h000000000000000000000000000000000000000000024E4424E4400000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h11E1EE1B44B4BB4E11E1EE1B44BB44B1EE1E11E4BB4000000000000000000000 ),
    .INIT_23 ( 256'hBB4B44B1EE1E11E4BB4B44B1EE11EE1B44B4BB4E11EB44B1EE1E11E4BB44BB4E ),
    .INIT_24 ( 256'h00000000000000000000000000000010000000000011EE1B44B4BB4E11EE11E4 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem10 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem10_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem10_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem10_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem10_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem10_DIPA<3>_UNCONNECTED , \NLW_Mram_mem10_DIPA<2>_UNCONNECTED , \NLW_Mram_mem10_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem10_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem10_DOA<31>_UNCONNECTED , \NLW_Mram_mem10_DOA<30>_UNCONNECTED , \NLW_Mram_mem10_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<28>_UNCONNECTED , \NLW_Mram_mem10_DOA<27>_UNCONNECTED , \NLW_Mram_mem10_DOA<26>_UNCONNECTED , \NLW_Mram_mem10_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<24>_UNCONNECTED , \NLW_Mram_mem10_DOA<23>_UNCONNECTED , \NLW_Mram_mem10_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<21>_UNCONNECTED , \NLW_Mram_mem10_DOA<20>_UNCONNECTED , \NLW_Mram_mem10_DOA<19>_UNCONNECTED , \NLW_Mram_mem10_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<17>_UNCONNECTED , \NLW_Mram_mem10_DOA<16>_UNCONNECTED , \NLW_Mram_mem10_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<14>_UNCONNECTED , \NLW_Mram_mem10_DOA<13>_UNCONNECTED , \NLW_Mram_mem10_DOA<12>_UNCONNECTED , \NLW_Mram_mem10_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<10>_UNCONNECTED , \NLW_Mram_mem10_DOA<9>_UNCONNECTED , \NLW_Mram_mem10_DOA<8>_UNCONNECTED , \NLW_Mram_mem10_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<6>_UNCONNECTED , \NLW_Mram_mem10_DOA<5>_UNCONNECTED , \NLW_Mram_mem10_DOA<4>_UNCONNECTED , \NLW_Mram_mem10_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[19], basesoc_rom_bus_dat_r[18]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem10_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem10_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem10_DIB<31>_UNCONNECTED , \NLW_Mram_mem10_DIB<30>_UNCONNECTED , \NLW_Mram_mem10_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<28>_UNCONNECTED , \NLW_Mram_mem10_DIB<27>_UNCONNECTED , \NLW_Mram_mem10_DIB<26>_UNCONNECTED , \NLW_Mram_mem10_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<24>_UNCONNECTED , \NLW_Mram_mem10_DIB<23>_UNCONNECTED , \NLW_Mram_mem10_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<21>_UNCONNECTED , \NLW_Mram_mem10_DIB<20>_UNCONNECTED , \NLW_Mram_mem10_DIB<19>_UNCONNECTED , \NLW_Mram_mem10_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<17>_UNCONNECTED , \NLW_Mram_mem10_DIB<16>_UNCONNECTED , \NLW_Mram_mem10_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<14>_UNCONNECTED , \NLW_Mram_mem10_DIB<13>_UNCONNECTED , \NLW_Mram_mem10_DIB<12>_UNCONNECTED , \NLW_Mram_mem10_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<10>_UNCONNECTED , \NLW_Mram_mem10_DIB<9>_UNCONNECTED , \NLW_Mram_mem10_DIB<8>_UNCONNECTED , \NLW_Mram_mem10_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<6>_UNCONNECTED , \NLW_Mram_mem10_DIB<5>_UNCONNECTED , \NLW_Mram_mem10_DIB<4>_UNCONNECTED , \NLW_Mram_mem10_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<2>_UNCONNECTED , \NLW_Mram_mem10_DIB<1>_UNCONNECTED , \NLW_Mram_mem10_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem10_DOPA<3>_UNCONNECTED , \NLW_Mram_mem10_DOPA<2>_UNCONNECTED , \NLW_Mram_mem10_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem10_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem10_DIPB<3>_UNCONNECTED , \NLW_Mram_mem10_DIPB<2>_UNCONNECTED , \NLW_Mram_mem10_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem10_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem10_DOPB<3>_UNCONNECTED , \NLW_Mram_mem10_DOPB<2>_UNCONNECTED , \NLW_Mram_mem10_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem10_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem10_DOB<31>_UNCONNECTED , \NLW_Mram_mem10_DOB<30>_UNCONNECTED , \NLW_Mram_mem10_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<28>_UNCONNECTED , \NLW_Mram_mem10_DOB<27>_UNCONNECTED , \NLW_Mram_mem10_DOB<26>_UNCONNECTED , \NLW_Mram_mem10_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<24>_UNCONNECTED , \NLW_Mram_mem10_DOB<23>_UNCONNECTED , \NLW_Mram_mem10_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<21>_UNCONNECTED , \NLW_Mram_mem10_DOB<20>_UNCONNECTED , \NLW_Mram_mem10_DOB<19>_UNCONNECTED , \NLW_Mram_mem10_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<17>_UNCONNECTED , \NLW_Mram_mem10_DOB<16>_UNCONNECTED , \NLW_Mram_mem10_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<14>_UNCONNECTED , \NLW_Mram_mem10_DOB<13>_UNCONNECTED , \NLW_Mram_mem10_DOB<12>_UNCONNECTED , \NLW_Mram_mem10_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<10>_UNCONNECTED , \NLW_Mram_mem10_DOB<9>_UNCONNECTED , \NLW_Mram_mem10_DOB<8>_UNCONNECTED , \NLW_Mram_mem10_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<6>_UNCONNECTED , \NLW_Mram_mem10_DOB<5>_UNCONNECTED , \NLW_Mram_mem10_DOB<4>_UNCONNECTED , \NLW_Mram_mem10_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<2>_UNCONNECTED , \NLW_Mram_mem10_DOB<1>_UNCONNECTED , \NLW_Mram_mem10_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem10_WEB<3>_UNCONNECTED , \NLW_Mram_mem10_WEB<2>_UNCONNECTED , \NLW_Mram_mem10_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem10_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem10_DIA<31>_UNCONNECTED , \NLW_Mram_mem10_DIA<30>_UNCONNECTED , \NLW_Mram_mem10_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<28>_UNCONNECTED , \NLW_Mram_mem10_DIA<27>_UNCONNECTED , \NLW_Mram_mem10_DIA<26>_UNCONNECTED , \NLW_Mram_mem10_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<24>_UNCONNECTED , \NLW_Mram_mem10_DIA<23>_UNCONNECTED , \NLW_Mram_mem10_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<21>_UNCONNECTED , \NLW_Mram_mem10_DIA<20>_UNCONNECTED , \NLW_Mram_mem10_DIA<19>_UNCONNECTED , \NLW_Mram_mem10_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<17>_UNCONNECTED , \NLW_Mram_mem10_DIA<16>_UNCONNECTED , \NLW_Mram_mem10_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<14>_UNCONNECTED , \NLW_Mram_mem10_DIA<13>_UNCONNECTED , \NLW_Mram_mem10_DIA<12>_UNCONNECTED , \NLW_Mram_mem10_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<10>_UNCONNECTED , \NLW_Mram_mem10_DIA<9>_UNCONNECTED , \NLW_Mram_mem10_DIA<8>_UNCONNECTED , \NLW_Mram_mem10_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<6>_UNCONNECTED , \NLW_Mram_mem10_DIA<5>_UNCONNECTED , \NLW_Mram_mem10_DIA<4>_UNCONNECTED , \NLW_Mram_mem10_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h00000000000001000000000000000444013C0000000000000001100415995500 ),
    .INIT_01 ( 256'h55C47333F5F374F44144F0CFCD51C01C0140FFCC1A8A0A20A8880A12AC8F2000 ),
    .INIT_02 ( 256'h0555555135555557CCCCF3330D3D44334F5111544D55C051555630F810004555 ),
    .INIT_03 ( 256'h33D1051357110000000001F40003C9E656FD9C30740FEBFDC304000003E93351 ),
    .INIT_04 ( 256'h03FF201005152180840111424403CBF40FFD3CBF203FF55561D3CCF7737EEEBF ),
    .INIT_05 ( 256'h140045154455FC0003003000000000000D000D0001514704015555041F6AB2C1 ),
    .INIT_06 ( 256'h0100410400453100404040404041040100554040104010410403D55551547445 ),
    .INIT_07 ( 256'h45170070C3003434F510CD3D4534C4D75D453540D7085C41073D4555D4000410 ),
    .INIT_08 ( 256'h11D3D4474DD75D7504FBB34F504C34F511F511D375D75D4134B3D0F04545DC02 ),
    .INIT_09 ( 256'h3111F501F511D375D7504D144F514C7D4134F511D335D75D413BB5CF504C34F5 ),
    .INIT_0A ( 256'h75D413C413D04F413F504C4010410041001041041104C413104F0413104D4141 ),
    .INIT_0B ( 256'hC513013FBEFA000F3EF33FFC401015555430103C041456D104F413F504FD413C ),
    .INIT_0C ( 256'hDC0155304C5C0D1305EEC0ED3F77F51555503F70ECE504589EFF56D24511003F ),
    .INIT_0D ( 256'h5EFD8FD6FDF17378312D7977DF4D4FD5D8359DDBE0D0DCD70111414451440515 ),
    .INIT_0E ( 256'h021C5D55557D1B0FDD2C9FDD23F35039B08774BE2F1FF3D4551743555F3F4F3F ),
    .INIT_0F ( 256'hEB24C47561C855568FFEFBD045CCFFD72800FD33FF5709545557F50545551705 ),
    .INIT_10 ( 256'h1FFD5516D06C7330DC3401403003C45123040B131C377F294557D55535FFB78F ),
    .INIT_11 ( 256'h151155555145555454455FFFD5C55555554C85544A15FF0F33C7FC0C03303CCF ),
    .INIT_12 ( 256'hBCDFEFD64550844EF7BF706C1175377DB545D4DDF6D505430DD7C14555545446 ),
    .INIT_13 ( 256'h455C14FC45DD17C154151477C1554CC33FAABFAABFEFFBEFEFEFFFAABFAABFAA ),
    .INIT_14 ( 256'h3FFBB3E5E030396A7C8FF8403F0D7F0FC0005D55555147DD75157315455CC45C ),
    .INIT_15 ( 256'hFD0C39B7D0C38CDCCFCCCCCE1555DD6554FCF8C7B370545C1141F0332FFCB8F2 ),
    .INIT_16 ( 256'h4955655F01551C000C37133591545154733C0CD01551557C3F3FC00C0055539B ),
    .INIT_17 ( 256'h6A06A044A84D75FF998177FFFE64000030038016555555555C1D120555401D10 ),
    .INIT_18 ( 256'h155555502F5DAC00800F030CBF0D40002AA2B12834C630DDDDDF03B102122224 ),
    .INIT_19 ( 256'h5441155737B66040800CF7C70F0374101CFFFA234F180173332CDBF0175300FF ),
    .INIT_1A ( 256'h1809E93EA68FA9A3D7CC4EE3FE2BBC6BE17573DF05512DF3A984085C01155554 ),
    .INIT_1B ( 256'h35C7E5987EFFF1B83C433404300040000886130104C041279C40DC3A0715CA22 ),
    .INIT_1C ( 256'h9537F546506547655205482D201481500F0565571152042C5230D6D153482024 ),
    .INIT_1D ( 256'h8028D290440ECCF1DC79A033DC551E4C019C36C0020004070300056555955200 ),
    .INIT_1E ( 256'h5591994411228862220C4132CD3B28F10A450471A48C32201D700C88075409E4 ),
    .INIT_1F ( 256'h000002AAA1555000000000C34D629340041E471223F0811BAFB17C4161FE5529 ),
    .INIT_20 ( 256'h00000000000000000000000000000000000000000001555A1555AAAAA5555000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h693C693396C93C66C396C3993C6396CC693C693396C000000000000000000000 ),
    .INIT_23 ( 256'h693C693396C93C66C396C3993C6396CC693C693396C93C66C396C3993C6396CC ),
    .INIT_24 ( 256'h000000000000000000000000000000000000000000193C66C396C3993C6396CC ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem9 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem9_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem9_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem9_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem9_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem9_DIPA<3>_UNCONNECTED , \NLW_Mram_mem9_DIPA<2>_UNCONNECTED , \NLW_Mram_mem9_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem9_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem9_DOA<31>_UNCONNECTED , \NLW_Mram_mem9_DOA<30>_UNCONNECTED , \NLW_Mram_mem9_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<28>_UNCONNECTED , \NLW_Mram_mem9_DOA<27>_UNCONNECTED , \NLW_Mram_mem9_DOA<26>_UNCONNECTED , \NLW_Mram_mem9_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<24>_UNCONNECTED , \NLW_Mram_mem9_DOA<23>_UNCONNECTED , \NLW_Mram_mem9_DOA<22>_UNCONNECTED , \NLW_Mram_mem9_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<20>_UNCONNECTED , \NLW_Mram_mem9_DOA<19>_UNCONNECTED , \NLW_Mram_mem9_DOA<18>_UNCONNECTED , \NLW_Mram_mem9_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<16>_UNCONNECTED , \NLW_Mram_mem9_DOA<15>_UNCONNECTED , \NLW_Mram_mem9_DOA<14>_UNCONNECTED , \NLW_Mram_mem9_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<12>_UNCONNECTED , \NLW_Mram_mem9_DOA<11>_UNCONNECTED , \NLW_Mram_mem9_DOA<10>_UNCONNECTED , \NLW_Mram_mem9_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<8>_UNCONNECTED , \NLW_Mram_mem9_DOA<7>_UNCONNECTED , \NLW_Mram_mem9_DOA<6>_UNCONNECTED , \NLW_Mram_mem9_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<4>_UNCONNECTED , \NLW_Mram_mem9_DOA<3>_UNCONNECTED , \NLW_Mram_mem9_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[17], 
basesoc_rom_bus_dat_r[16]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem9_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem9_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem9_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem9_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem9_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem9_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem9_DIB<31>_UNCONNECTED , \NLW_Mram_mem9_DIB<30>_UNCONNECTED , \NLW_Mram_mem9_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<28>_UNCONNECTED , \NLW_Mram_mem9_DIB<27>_UNCONNECTED , \NLW_Mram_mem9_DIB<26>_UNCONNECTED , \NLW_Mram_mem9_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<24>_UNCONNECTED , \NLW_Mram_mem9_DIB<23>_UNCONNECTED , \NLW_Mram_mem9_DIB<22>_UNCONNECTED , \NLW_Mram_mem9_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<20>_UNCONNECTED , \NLW_Mram_mem9_DIB<19>_UNCONNECTED , \NLW_Mram_mem9_DIB<18>_UNCONNECTED , \NLW_Mram_mem9_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<16>_UNCONNECTED , \NLW_Mram_mem9_DIB<15>_UNCONNECTED , \NLW_Mram_mem9_DIB<14>_UNCONNECTED , \NLW_Mram_mem9_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<12>_UNCONNECTED , \NLW_Mram_mem9_DIB<11>_UNCONNECTED , \NLW_Mram_mem9_DIB<10>_UNCONNECTED , \NLW_Mram_mem9_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<8>_UNCONNECTED , \NLW_Mram_mem9_DIB<7>_UNCONNECTED , \NLW_Mram_mem9_DIB<6>_UNCONNECTED , \NLW_Mram_mem9_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<4>_UNCONNECTED , \NLW_Mram_mem9_DIB<3>_UNCONNECTED , \NLW_Mram_mem9_DIB<2>_UNCONNECTED , \NLW_Mram_mem9_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem9_DOPA<3>_UNCONNECTED , \NLW_Mram_mem9_DOPA<2>_UNCONNECTED , \NLW_Mram_mem9_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem9_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem9_DIPB<3>_UNCONNECTED , \NLW_Mram_mem9_DIPB<2>_UNCONNECTED , \NLW_Mram_mem9_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem9_DOPB<3>_UNCONNECTED , \NLW_Mram_mem9_DOPB<2>_UNCONNECTED , \NLW_Mram_mem9_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem9_DOB<31>_UNCONNECTED , \NLW_Mram_mem9_DOB<30>_UNCONNECTED , \NLW_Mram_mem9_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<28>_UNCONNECTED , \NLW_Mram_mem9_DOB<27>_UNCONNECTED , \NLW_Mram_mem9_DOB<26>_UNCONNECTED , \NLW_Mram_mem9_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<24>_UNCONNECTED , \NLW_Mram_mem9_DOB<23>_UNCONNECTED , \NLW_Mram_mem9_DOB<22>_UNCONNECTED , \NLW_Mram_mem9_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<20>_UNCONNECTED , \NLW_Mram_mem9_DOB<19>_UNCONNECTED , \NLW_Mram_mem9_DOB<18>_UNCONNECTED , \NLW_Mram_mem9_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<16>_UNCONNECTED , \NLW_Mram_mem9_DOB<15>_UNCONNECTED , \NLW_Mram_mem9_DOB<14>_UNCONNECTED , \NLW_Mram_mem9_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<12>_UNCONNECTED , \NLW_Mram_mem9_DOB<11>_UNCONNECTED , \NLW_Mram_mem9_DOB<10>_UNCONNECTED , \NLW_Mram_mem9_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<8>_UNCONNECTED , \NLW_Mram_mem9_DOB<7>_UNCONNECTED , \NLW_Mram_mem9_DOB<6>_UNCONNECTED , \NLW_Mram_mem9_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<4>_UNCONNECTED , \NLW_Mram_mem9_DOB<3>_UNCONNECTED , \NLW_Mram_mem9_DOB<2>_UNCONNECTED , \NLW_Mram_mem9_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem9_WEB<3>_UNCONNECTED , \NLW_Mram_mem9_WEB<2>_UNCONNECTED , \NLW_Mram_mem9_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem9_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem9_DIA<31>_UNCONNECTED , \NLW_Mram_mem9_DIA<30>_UNCONNECTED , \NLW_Mram_mem9_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<28>_UNCONNECTED , \NLW_Mram_mem9_DIA<27>_UNCONNECTED , \NLW_Mram_mem9_DIA<26>_UNCONNECTED , \NLW_Mram_mem9_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<24>_UNCONNECTED , \NLW_Mram_mem9_DIA<23>_UNCONNECTED , \NLW_Mram_mem9_DIA<22>_UNCONNECTED , \NLW_Mram_mem9_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<20>_UNCONNECTED , \NLW_Mram_mem9_DIA<19>_UNCONNECTED , \NLW_Mram_mem9_DIA<18>_UNCONNECTED , \NLW_Mram_mem9_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<16>_UNCONNECTED , \NLW_Mram_mem9_DIA<15>_UNCONNECTED , \NLW_Mram_mem9_DIA<14>_UNCONNECTED , \NLW_Mram_mem9_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<12>_UNCONNECTED , \NLW_Mram_mem9_DIA<11>_UNCONNECTED , \NLW_Mram_mem9_DIA<10>_UNCONNECTED , \NLW_Mram_mem9_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<8>_UNCONNECTED , \NLW_Mram_mem9_DIA<7>_UNCONNECTED , \NLW_Mram_mem9_DIA<6>_UNCONNECTED , \NLW_Mram_mem9_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<4>_UNCONNECTED , \NLW_Mram_mem9_DIA<3>_UNCONNECTED , \NLW_Mram_mem9_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h00000000000009EAAAAAAAAAAAAAA2228000EAAAAAAAAAAAAAAB998200884000 ),
    .INIT_01 ( 256'h00C03222909530B00800E08A990081081808BF089A8A2A32E8880A0BA0803000 ),
    .INIT_02 ( 256'h2000000024000003EC88A6150C2C00AF0B0028000900C004000012AA00000400 ),
    .INIT_03 ( 256'h02C0200243008208200100E0003A820B5D088230B000AAA0A308020006A80300 ),
    .INIT_04 ( 256'h0282200820800200C4A82083400282840AA12828202A800020C388A6152AAA88 ),
    .INIT_05 ( 256'h808800002000FC0003000000000000000C000C3000040300088000002A842200 ),
    .INIT_06 ( 256'h5048100108103048040404040410412010288412000200000023C00004003020 ),
    .INIT_07 ( 256'h802B1024C3952131B0009C2C0030C1870C02700883080C101328403084000005 ),
    .INIT_08 ( 256'h00C6C00B198F0C3009C88301000071B000B002C663C30C027830E2E08083EC00 ),
    .INIT_09 ( 256'h7040B000B000C661C3009C200B00086C0031B002C663C30C02708201000071B0 ),
    .INIT_0A ( 256'h30C027C027C09F027F009C1004104010404410410409C027009E0027009C1002 ),
    .INIT_0B ( 256'hC003806EBAEA000A238E2AA8300500000130003C010102C409F027F009FC027C ),
    .INIT_0C ( 256'hE80800701CAC195605C3C0692C77258000002A70C0E001A049EE951200000002 ),
    .INIT_0D ( 256'hBA04282EACC063BA00A06AD3A2E822ACC2244ECBA818CA9F0200101208000040 ),
    .INIT_0E ( 256'h0C0C0E002030632886A87C8683AA082EC0033A10A60E3A8200125B080EA32A8A ),
    .INIT_0F ( 256'hE421E03021CA00003B86996400C8E1660000BE63858602850003818320000388 ),
    .INIT_10 ( 256'h6AFC2002182030309C242868C0AE84E020040E12140662221002000060EA602B ),
    .INIT_11 ( 256'h801000800800000200480EBEB8E00000000500282B2EAFAC811ABEBE8C32B204 ),
    .INIT_12 ( 256'h46C7214618F6801DE3AC59A04934B435B124D2D0D6C4001A20920800003080C8 ),
    .INIT_13 ( 256'h100C80A800080280000080228010288A3D215D2175ABD5ABD5ABD7215D215D21 ),
    .INIT_14 ( 256'h33838AC2282238883821B88226A82A2A92220C000008038830083380100CE00C ),
    .INIT_15 ( 256'hCD498983149888D889A8888E8000AC0002A81AAB62A1000A0020208027800002 ),
    .INIT_16 ( 256'h8210000FB8000C068C3323322400080033CC0CC10008002C0D33800C01000888 ),
    .INIT_17 ( 256'h230200884C0C30BCCAC030529B2000006080151E830000000C8E812000008E81 ),
    .INIT_18 ( 256'h800000006B08211082621241AB004AE0203138A03462A0DDDDDA01B004103330 ),
    .INIT_19 ( 256'h000820033B718840048CC2C71E8B380A10EBE9B301100132102412B0034AAAEB ),
    .INIT_1A ( 256'h0141551550455413E0E82A417C2BB02BE0306013200060C739C1080C80282002 ),
    .INIT_1B ( 256'h5415154151554140104414044050555545555145545155115541144505114510 ),
    .INIT_1C ( 256'h0054400455401554011544111054405145014001400145155411441110400544 ),
    .INIT_1D ( 256'h1154555044044551145555151445154151145455400054451554144001500155 ),
    .INIT_1E ( 256'h0055514555114451154545144501545515550455505414505110455414441515 ),
    .INIT_1F ( 256'h0000000050005000000001440544554105555551155145155551551445540055 ),
    .INIT_20 ( 256'h055AAFF0055FFAA5500FFAA5500FFAA5500FFAA5500155401554000000000000 ),
    .INIT_21 ( 256'hAFF0055AAFF5500FFAA5500FFAA5500FFAA5500FFAAAAFF0055AAFF0055AAFF0 ),
    .INIT_22 ( 256'hA0550AFFA0505FAAF5005FAAF5005FAAF5005FAAF500055AAFF0055AAFF0055A ),
    .INIT_23 ( 256'h0AFFA0550AFAF5005FAAF5005FAAF5005FAAF5005FA50AFFA0550AFFA0550AFF ),
    .INIT_24 ( 256'h0000000000000000000000000000001000000000001FA0550AFFA0550AFFA055 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem8 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem8_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem8_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem8_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem8_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem8_DIPA<3>_UNCONNECTED , \NLW_Mram_mem8_DIPA<2>_UNCONNECTED , \NLW_Mram_mem8_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem8_DOA<31>_UNCONNECTED , \NLW_Mram_mem8_DOA<30>_UNCONNECTED , \NLW_Mram_mem8_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<28>_UNCONNECTED , \NLW_Mram_mem8_DOA<27>_UNCONNECTED , \NLW_Mram_mem8_DOA<26>_UNCONNECTED , \NLW_Mram_mem8_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<24>_UNCONNECTED , \NLW_Mram_mem8_DOA<23>_UNCONNECTED , \NLW_Mram_mem8_DOA<22>_UNCONNECTED , \NLW_Mram_mem8_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<20>_UNCONNECTED , \NLW_Mram_mem8_DOA<19>_UNCONNECTED , \NLW_Mram_mem8_DOA<18>_UNCONNECTED , \NLW_Mram_mem8_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<16>_UNCONNECTED , \NLW_Mram_mem8_DOA<15>_UNCONNECTED , \NLW_Mram_mem8_DOA<14>_UNCONNECTED , \NLW_Mram_mem8_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<12>_UNCONNECTED , \NLW_Mram_mem8_DOA<11>_UNCONNECTED , \NLW_Mram_mem8_DOA<10>_UNCONNECTED , \NLW_Mram_mem8_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<8>_UNCONNECTED , \NLW_Mram_mem8_DOA<7>_UNCONNECTED , \NLW_Mram_mem8_DOA<6>_UNCONNECTED , \NLW_Mram_mem8_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<4>_UNCONNECTED , \NLW_Mram_mem8_DOA<3>_UNCONNECTED , \NLW_Mram_mem8_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[15], 
basesoc_rom_bus_dat_r[14]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem8_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem8_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem8_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem8_DIB<31>_UNCONNECTED , \NLW_Mram_mem8_DIB<30>_UNCONNECTED , \NLW_Mram_mem8_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<28>_UNCONNECTED , \NLW_Mram_mem8_DIB<27>_UNCONNECTED , \NLW_Mram_mem8_DIB<26>_UNCONNECTED , \NLW_Mram_mem8_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<24>_UNCONNECTED , \NLW_Mram_mem8_DIB<23>_UNCONNECTED , \NLW_Mram_mem8_DIB<22>_UNCONNECTED , \NLW_Mram_mem8_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<20>_UNCONNECTED , \NLW_Mram_mem8_DIB<19>_UNCONNECTED , \NLW_Mram_mem8_DIB<18>_UNCONNECTED , \NLW_Mram_mem8_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<16>_UNCONNECTED , \NLW_Mram_mem8_DIB<15>_UNCONNECTED , \NLW_Mram_mem8_DIB<14>_UNCONNECTED , \NLW_Mram_mem8_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<12>_UNCONNECTED , \NLW_Mram_mem8_DIB<11>_UNCONNECTED , \NLW_Mram_mem8_DIB<10>_UNCONNECTED , \NLW_Mram_mem8_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<8>_UNCONNECTED , \NLW_Mram_mem8_DIB<7>_UNCONNECTED , \NLW_Mram_mem8_DIB<6>_UNCONNECTED , \NLW_Mram_mem8_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<4>_UNCONNECTED , \NLW_Mram_mem8_DIB<3>_UNCONNECTED , \NLW_Mram_mem8_DIB<2>_UNCONNECTED , \NLW_Mram_mem8_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem8_DOPA<3>_UNCONNECTED , \NLW_Mram_mem8_DOPA<2>_UNCONNECTED , \NLW_Mram_mem8_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem8_DIPB<3>_UNCONNECTED , \NLW_Mram_mem8_DIPB<2>_UNCONNECTED , \NLW_Mram_mem8_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem8_DOPB<3>_UNCONNECTED , \NLW_Mram_mem8_DOPB<2>_UNCONNECTED , \NLW_Mram_mem8_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem8_DOB<31>_UNCONNECTED , \NLW_Mram_mem8_DOB<30>_UNCONNECTED , \NLW_Mram_mem8_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<28>_UNCONNECTED , \NLW_Mram_mem8_DOB<27>_UNCONNECTED , \NLW_Mram_mem8_DOB<26>_UNCONNECTED , \NLW_Mram_mem8_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<24>_UNCONNECTED , \NLW_Mram_mem8_DOB<23>_UNCONNECTED , \NLW_Mram_mem8_DOB<22>_UNCONNECTED , \NLW_Mram_mem8_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<20>_UNCONNECTED , \NLW_Mram_mem8_DOB<19>_UNCONNECTED , \NLW_Mram_mem8_DOB<18>_UNCONNECTED , \NLW_Mram_mem8_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<16>_UNCONNECTED , \NLW_Mram_mem8_DOB<15>_UNCONNECTED , \NLW_Mram_mem8_DOB<14>_UNCONNECTED , \NLW_Mram_mem8_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<12>_UNCONNECTED , \NLW_Mram_mem8_DOB<11>_UNCONNECTED , \NLW_Mram_mem8_DOB<10>_UNCONNECTED , \NLW_Mram_mem8_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<8>_UNCONNECTED , \NLW_Mram_mem8_DOB<7>_UNCONNECTED , \NLW_Mram_mem8_DOB<6>_UNCONNECTED , \NLW_Mram_mem8_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<4>_UNCONNECTED , \NLW_Mram_mem8_DOB<3>_UNCONNECTED , \NLW_Mram_mem8_DOB<2>_UNCONNECTED , \NLW_Mram_mem8_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem8_WEB<3>_UNCONNECTED , \NLW_Mram_mem8_WEB<2>_UNCONNECTED , \NLW_Mram_mem8_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem8_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem8_DIA<31>_UNCONNECTED , \NLW_Mram_mem8_DIA<30>_UNCONNECTED , \NLW_Mram_mem8_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<28>_UNCONNECTED , \NLW_Mram_mem8_DIA<27>_UNCONNECTED , \NLW_Mram_mem8_DIA<26>_UNCONNECTED , \NLW_Mram_mem8_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<24>_UNCONNECTED , \NLW_Mram_mem8_DIA<23>_UNCONNECTED , \NLW_Mram_mem8_DIA<22>_UNCONNECTED , \NLW_Mram_mem8_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<20>_UNCONNECTED , \NLW_Mram_mem8_DIA<19>_UNCONNECTED , \NLW_Mram_mem8_DIA<18>_UNCONNECTED , \NLW_Mram_mem8_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<16>_UNCONNECTED , \NLW_Mram_mem8_DIA<15>_UNCONNECTED , \NLW_Mram_mem8_DIA<14>_UNCONNECTED , \NLW_Mram_mem8_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<12>_UNCONNECTED , \NLW_Mram_mem8_DIA<11>_UNCONNECTED , \NLW_Mram_mem8_DIA<10>_UNCONNECTED , \NLW_Mram_mem8_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<8>_UNCONNECTED , \NLW_Mram_mem8_DIA<7>_UNCONNECTED , \NLW_Mram_mem8_DIA<6>_UNCONNECTED , \NLW_Mram_mem8_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<4>_UNCONNECTED , \NLW_Mram_mem8_DIA<3>_UNCONNECTED , \NLW_Mram_mem8_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h000000000000002AAAAAAAAAAAAAAAAA00202AAAAAAAAAAAAAA8880A0AA22800 ),
    .INIT_01 ( 256'hA8E3B2229991730900A3E08A8488B08B01023C8822080820A080080220082000 ),
    .INIT_02 ( 256'h02AAAAA8D2AAAAA3CC88A6514CC09003302400AA34A8C202AAA91881830C02AA ),
    .INIT_03 ( 256'h0D24028D2318082083206000C401100230800832B3044080832AA00031001024 ),
    .INIT_04 ( 256'h15218040C4028000D9488003903102045481102032920AAAB0CF88A651522282 ),
    .INIT_05 ( 256'h2A124A2203AAFCAA232A862A8AA2A2288CA2AC82A6A0B313402AAA12C40E1800 ),
    .INIT_06 ( 256'h04110010110034110101010101041044050085044D344D34D347EAAAA2A83202 ),
    .INIT_07 ( 256'h414001004300403002000CC08030D0430C40381003404D040300102001000040 ),
    .INIT_08 ( 256'h00C0080304030C3100C8133020003002004200C100C30C403134C4C04113C004 ),
    .INIT_09 ( 256'h340442004200C100C3100C400420001280300200C100C30C4038804420003002 ),
    .INIT_0A ( 256'h30C4038403900E403B100D0441041104110104104100C403100E0403500C0440 ),
    .INIT_0B ( 256'h00471019A69A008A20822AAA41006AAA80302568506080C000F403F100EC4038 ),
    .INIT_0C ( 256'hC082A0300C0C648940C0C4000922500AAAA11034C1EC10404659000010444011 ),
    .INIT_0D ( 256'h0100040100C150001011500300040400C010CCC40040C04F00220008A088802A ),
    .INIT_0E ( 256'h0C0C0CAA8230030400103C001301000000433040100C00402A3033828C040110 ),
    .INIT_0F ( 256'h0200C0B810C02AAA230D330010C4C301100030130C010400AAA3000702AA2700 ),
    .INIT_10 ( 256'h00FC0A60018031303C0C00C0D00C0C40110C0431380CC0003AA82AAA08C10607 ),
    .INIT_11 ( 256'h0A22AA28808AAA2028828C3C00C2AAAAAA04001000000F0C01003C0C0D303004 ),
    .INIT_12 ( 256'h0011870000F8000C5510400001652C6D214594B1B48508020821808AAA082000 ),
    .INIT_13 ( 256'h428C0B08480A2020A028088882B2088231870487048704870487018704870487 ),
    .INIT_14 ( 256'h3B2820E28421382A328738010E44084480002EAAA8808B003A00330A428CC0AC ),
    .INIT_15 ( 256'hAD492726949188788B98888E0AAA648AAA003969A08328AA220CA01223002022 ),
    .INIT_16 ( 256'h003A8A8F00AAAE850833233026A880AABBCC8CC92A80AA9E9FA3688C01AA8252 ),
    .INIT_17 ( 256'h84481000C084B830210230C020880000C000140C00AAAAAA8C0C0302AA900C03 ),
    .INIT_18 ( 256'h0AAAAAA0C4A2010002C000400301C8C408633284384890EEEEE403020C202208 ),
    .INIT_19 ( 256'h288002A3337159C00C0CC8CB3E0B200224C3C03300000100000000301AE018C3 ),
    .INIT_1A ( 256'h2A8BAB3AAA0EAA8350C400C3141F101F41F041F302A2944D2651100800000AA0 ),
    .INIT_1B ( 256'hE3FCAB3FCAD569BA9A4696A46A5A400001A8E3AAB8EAAE2AAFB2B8BA2E3B8EA3 ),
    .INIT_1C ( 256'hBFAE1F8AEBAFDAA7E09442AD0A542B1006AD6FFE3FE3AFAAB6AEAA83BA0FEEA0 ),
    .INIT_1D ( 256'hA2E8AEA388F7AAF3B8EBEF2BB8EFB9BFA3B89FEF833CB8AE27BE9F6FFE9FE3AA ),
    .INIT_1E ( 256'hFEFBFBCAAE2288A22EEAEE2AAA2AE8EFBAEAA8FAAB3ABEBAEBAA8BAEBAEEBEAD ),
    .INIT_1F ( 256'h5000040004000405500A0283C92EBA8FAFA7FABF2BA28E3BAAA2AB8EEBEAFF69 ),
    .INIT_20 ( 256'h1B1E4E4E4E41B1B1B1B4E4E4E4EB1B1B1B1E4E4E4E43FABF1503F00000000555 ),
    .INIT_21 ( 256'h4E4B1B1B1B14E4E4E4E1B1B1B1BE4E4E4E4B1B1B1B11B1B1B1B4E4E4E4EB1B1B ),
    .INIT_22 ( 256'h9396C6C6C6C93939393C6C6C6C6393939396C6C6C6C4E4E4E4E1B1B1B1BE4E4E ),
    .INIT_23 ( 256'h9396C6C6C6C93939393C6C6C6C6393939396C6C6C6C93939393C6C6C6C639393 ),
    .INIT_24 ( 256'h0000000000000000000000000000002FFFFFFFFFFFC93939393C6C6C6C639393 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem7 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem7_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem7_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem7_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem7_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem7_DIPA<3>_UNCONNECTED , \NLW_Mram_mem7_DIPA<2>_UNCONNECTED , \NLW_Mram_mem7_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem7_DOA<31>_UNCONNECTED , \NLW_Mram_mem7_DOA<30>_UNCONNECTED , \NLW_Mram_mem7_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<28>_UNCONNECTED , \NLW_Mram_mem7_DOA<27>_UNCONNECTED , \NLW_Mram_mem7_DOA<26>_UNCONNECTED , \NLW_Mram_mem7_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<24>_UNCONNECTED , \NLW_Mram_mem7_DOA<23>_UNCONNECTED , \NLW_Mram_mem7_DOA<22>_UNCONNECTED , \NLW_Mram_mem7_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<20>_UNCONNECTED , \NLW_Mram_mem7_DOA<19>_UNCONNECTED , \NLW_Mram_mem7_DOA<18>_UNCONNECTED , \NLW_Mram_mem7_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<16>_UNCONNECTED , \NLW_Mram_mem7_DOA<15>_UNCONNECTED , \NLW_Mram_mem7_DOA<14>_UNCONNECTED , \NLW_Mram_mem7_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<12>_UNCONNECTED , \NLW_Mram_mem7_DOA<11>_UNCONNECTED , \NLW_Mram_mem7_DOA<10>_UNCONNECTED , \NLW_Mram_mem7_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<8>_UNCONNECTED , \NLW_Mram_mem7_DOA<7>_UNCONNECTED , \NLW_Mram_mem7_DOA<6>_UNCONNECTED , \NLW_Mram_mem7_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<4>_UNCONNECTED , \NLW_Mram_mem7_DOA<3>_UNCONNECTED , \NLW_Mram_mem7_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[13], 
basesoc_rom_bus_dat_r[12]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem7_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem7_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem7_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem7_DIB<31>_UNCONNECTED , \NLW_Mram_mem7_DIB<30>_UNCONNECTED , \NLW_Mram_mem7_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<28>_UNCONNECTED , \NLW_Mram_mem7_DIB<27>_UNCONNECTED , \NLW_Mram_mem7_DIB<26>_UNCONNECTED , \NLW_Mram_mem7_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<24>_UNCONNECTED , \NLW_Mram_mem7_DIB<23>_UNCONNECTED , \NLW_Mram_mem7_DIB<22>_UNCONNECTED , \NLW_Mram_mem7_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<20>_UNCONNECTED , \NLW_Mram_mem7_DIB<19>_UNCONNECTED , \NLW_Mram_mem7_DIB<18>_UNCONNECTED , \NLW_Mram_mem7_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<16>_UNCONNECTED , \NLW_Mram_mem7_DIB<15>_UNCONNECTED , \NLW_Mram_mem7_DIB<14>_UNCONNECTED , \NLW_Mram_mem7_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<12>_UNCONNECTED , \NLW_Mram_mem7_DIB<11>_UNCONNECTED , \NLW_Mram_mem7_DIB<10>_UNCONNECTED , \NLW_Mram_mem7_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<8>_UNCONNECTED , \NLW_Mram_mem7_DIB<7>_UNCONNECTED , \NLW_Mram_mem7_DIB<6>_UNCONNECTED , \NLW_Mram_mem7_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<4>_UNCONNECTED , \NLW_Mram_mem7_DIB<3>_UNCONNECTED , \NLW_Mram_mem7_DIB<2>_UNCONNECTED , \NLW_Mram_mem7_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem7_DOPA<3>_UNCONNECTED , \NLW_Mram_mem7_DOPA<2>_UNCONNECTED , \NLW_Mram_mem7_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem7_DIPB<3>_UNCONNECTED , \NLW_Mram_mem7_DIPB<2>_UNCONNECTED , \NLW_Mram_mem7_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem7_DOPB<3>_UNCONNECTED , \NLW_Mram_mem7_DOPB<2>_UNCONNECTED , \NLW_Mram_mem7_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem7_DOB<31>_UNCONNECTED , \NLW_Mram_mem7_DOB<30>_UNCONNECTED , \NLW_Mram_mem7_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<28>_UNCONNECTED , \NLW_Mram_mem7_DOB<27>_UNCONNECTED , \NLW_Mram_mem7_DOB<26>_UNCONNECTED , \NLW_Mram_mem7_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<24>_UNCONNECTED , \NLW_Mram_mem7_DOB<23>_UNCONNECTED , \NLW_Mram_mem7_DOB<22>_UNCONNECTED , \NLW_Mram_mem7_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<20>_UNCONNECTED , \NLW_Mram_mem7_DOB<19>_UNCONNECTED , \NLW_Mram_mem7_DOB<18>_UNCONNECTED , \NLW_Mram_mem7_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<16>_UNCONNECTED , \NLW_Mram_mem7_DOB<15>_UNCONNECTED , \NLW_Mram_mem7_DOB<14>_UNCONNECTED , \NLW_Mram_mem7_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<12>_UNCONNECTED , \NLW_Mram_mem7_DOB<11>_UNCONNECTED , \NLW_Mram_mem7_DOB<10>_UNCONNECTED , \NLW_Mram_mem7_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<8>_UNCONNECTED , \NLW_Mram_mem7_DOB<7>_UNCONNECTED , \NLW_Mram_mem7_DOB<6>_UNCONNECTED , \NLW_Mram_mem7_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<4>_UNCONNECTED , \NLW_Mram_mem7_DOB<3>_UNCONNECTED , \NLW_Mram_mem7_DOB<2>_UNCONNECTED , \NLW_Mram_mem7_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem7_WEB<3>_UNCONNECTED , \NLW_Mram_mem7_WEB<2>_UNCONNECTED , \NLW_Mram_mem7_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem7_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem7_DIA<31>_UNCONNECTED , \NLW_Mram_mem7_DIA<30>_UNCONNECTED , \NLW_Mram_mem7_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<28>_UNCONNECTED , \NLW_Mram_mem7_DIA<27>_UNCONNECTED , \NLW_Mram_mem7_DIA<26>_UNCONNECTED , \NLW_Mram_mem7_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<24>_UNCONNECTED , \NLW_Mram_mem7_DIA<23>_UNCONNECTED , \NLW_Mram_mem7_DIA<22>_UNCONNECTED , \NLW_Mram_mem7_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<20>_UNCONNECTED , \NLW_Mram_mem7_DIA<19>_UNCONNECTED , \NLW_Mram_mem7_DIA<18>_UNCONNECTED , \NLW_Mram_mem7_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<16>_UNCONNECTED , \NLW_Mram_mem7_DIA<15>_UNCONNECTED , \NLW_Mram_mem7_DIA<14>_UNCONNECTED , \NLW_Mram_mem7_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<12>_UNCONNECTED , \NLW_Mram_mem7_DIA<11>_UNCONNECTED , \NLW_Mram_mem7_DIA<10>_UNCONNECTED , \NLW_Mram_mem7_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<8>_UNCONNECTED , \NLW_Mram_mem7_DIA<7>_UNCONNECTED , \NLW_Mram_mem7_DIA<6>_UNCONNECTED , \NLW_Mram_mem7_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<4>_UNCONNECTED , \NLW_Mram_mem7_DIA<3>_UNCONNECTED , \NLW_Mram_mem7_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'hFEAAA9555400003FFFEAAA955540000000003E943E943E943E94000000011000 ),
    .INIT_01 ( 256'hBC054546955545945005151A51411511534055550400000000000003000003FF ),
    .INIT_02 ( 256'h43EAA94146F05AF01151A555516545645951505051BC2816AA4741555A96A016 ),
    .INIT_03 ( 256'h56514017705251451585455591EE6541596555450539B555545299AAD6457591 ),
    .INIT_04 ( 256'h4245551572551A9688511A96855E55550D1565555434516BD414DD4455755415 ),
    .INIT_05 ( 256'h504581550194014A54529552952A54695116911690155045906A944541555555 ),
    .INIT_06 ( 256'hA144520584594144545454545451451150555451145114514510305AF4150501 ),
    .INIT_07 ( 256'hB9257856645F35459515916645410514618545445016F0515445462CA4FEA916 ),
    .INIT_08 ( 256'h15166454595461851510545951594599151915165518610548412127B88455E1 ),
    .INIT_09 ( 256'h415115159915165518615215695151564545991516591461C541555151514599 ),
    .INIT_0A ( 256'h45145418541150454061505114514451445451451515045411505854115151C5 ),
    .INIT_0B ( 256'h510041755555A9A055544FA1D4552BC151055001053550141504540615018541 ),
    .INIT_0C ( 256'h1546F44451211555550521A55555550AA9446C41200905A49965549A49111988 ),
    .INIT_0D ( 256'h56558B56551C55645505555454454B551C555119711114544551505511454151 ),
    .INIT_0E ( 256'h1591826B5701A4445515605514D153559154449735519154146654544115411D ),
    .INIT_0F ( 256'h5555010505242A5075575555451155556919557555559E96AD70651542A54C55 ),
    .INIT_10 ( 256'h9443A9115456C549526457916746155B476A6A9DDD5977AA56DD606B7C155445 ),
    .INIT_11 ( 256'h0451FA7D4007EB50114541111583FEAA94555549555944515565111517454555 ),
    .INIT_12 ( 256'h547555555D5969515555515551551555554554555555051041555007EB555055 ),
    .INIT_13 ( 256'h1541011504005C101854050551D7055244554515515545155155511555155515 ),
    .INIT_14 ( 256'h4951515955654841D54D9665554B554D540001FA5D0050154555040495410141 ),
    .INIT_15 ( 256'h45510145151355159959DD100A94D09A4715159467699D65760555353555D555 ),
    .INIT_16 ( 256'hAA55DAC050A540175544444959ADC095005121154140A53435155111A5DAC014 ),
    .INIT_17 ( 256'h59D5999D45554595575544551156558464EE7EA5A96BC16BC1615982A5096159 ),
    .INIT_18 ( 256'h0FEAA944D1555575515555565115875145554555499555222222111516674456 ),
    .INIT_19 ( 256'h150514504C499459D4D115181054456D65111164557555755555651154955711 ),
    .INIT_1A ( 256'h0020D00010403410554545555555555555555554425459555555557D45244050 ),
    .INIT_1B ( 256'h4C10B6410BFFF2FBF08B3F0880F080002C8E18554615413144430CF50380C110 ),
    .INIT_1C ( 256'hFFD42FCC7A7FEF9BF2208832208880E30600BFF10FF001E246596C02800287C0 ),
    .INIT_1D ( 256'h217435FA44A3C4000C4555100E050FFC010CE7150020E443984024BFF3EFF1DF ),
    .INIT_1E ( 256'hFFA011AFF1114411154C010C03007434156D0406C01000504000005410000304 ),
    .INIT_1F ( 256'h00000000000001500AAAA12964F057C9D6429C58A4FB06106433CC00303FFF9A ),
    .INIT_20 ( 256'hAAAAAAAAAAA5555555555555555000000000000000024E6424E6400000000000 ),
    .INIT_21 ( 256'hAAAAAAAAAAA55555555555555550000000000000000FFFFFFFFFFFFFFFFAAAAA ),
    .INIT_22 ( 256'h500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFFFFFFFFFFFFFFFAAAAA ),
    .INIT_23 ( 256'h500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5 ),
    .INIT_24 ( 256'h000000000000000000000000000000300000000000FFFAA5500FFAA5500FFAA5 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem6 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem6_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem6_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem6_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem6_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem6_DIPA<3>_UNCONNECTED , \NLW_Mram_mem6_DIPA<2>_UNCONNECTED , \NLW_Mram_mem6_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem6_DOA<31>_UNCONNECTED , \NLW_Mram_mem6_DOA<30>_UNCONNECTED , \NLW_Mram_mem6_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<28>_UNCONNECTED , \NLW_Mram_mem6_DOA<27>_UNCONNECTED , \NLW_Mram_mem6_DOA<26>_UNCONNECTED , \NLW_Mram_mem6_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<24>_UNCONNECTED , \NLW_Mram_mem6_DOA<23>_UNCONNECTED , \NLW_Mram_mem6_DOA<22>_UNCONNECTED , \NLW_Mram_mem6_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<20>_UNCONNECTED , \NLW_Mram_mem6_DOA<19>_UNCONNECTED , \NLW_Mram_mem6_DOA<18>_UNCONNECTED , \NLW_Mram_mem6_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<16>_UNCONNECTED , \NLW_Mram_mem6_DOA<15>_UNCONNECTED , \NLW_Mram_mem6_DOA<14>_UNCONNECTED , \NLW_Mram_mem6_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<12>_UNCONNECTED , \NLW_Mram_mem6_DOA<11>_UNCONNECTED , \NLW_Mram_mem6_DOA<10>_UNCONNECTED , \NLW_Mram_mem6_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<8>_UNCONNECTED , \NLW_Mram_mem6_DOA<7>_UNCONNECTED , \NLW_Mram_mem6_DOA<6>_UNCONNECTED , \NLW_Mram_mem6_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<4>_UNCONNECTED , \NLW_Mram_mem6_DOA<3>_UNCONNECTED , \NLW_Mram_mem6_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[11], 
basesoc_rom_bus_dat_r[10]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem6_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem6_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem6_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem6_DIB<31>_UNCONNECTED , \NLW_Mram_mem6_DIB<30>_UNCONNECTED , \NLW_Mram_mem6_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<28>_UNCONNECTED , \NLW_Mram_mem6_DIB<27>_UNCONNECTED , \NLW_Mram_mem6_DIB<26>_UNCONNECTED , \NLW_Mram_mem6_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<24>_UNCONNECTED , \NLW_Mram_mem6_DIB<23>_UNCONNECTED , \NLW_Mram_mem6_DIB<22>_UNCONNECTED , \NLW_Mram_mem6_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<20>_UNCONNECTED , \NLW_Mram_mem6_DIB<19>_UNCONNECTED , \NLW_Mram_mem6_DIB<18>_UNCONNECTED , \NLW_Mram_mem6_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<16>_UNCONNECTED , \NLW_Mram_mem6_DIB<15>_UNCONNECTED , \NLW_Mram_mem6_DIB<14>_UNCONNECTED , \NLW_Mram_mem6_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<12>_UNCONNECTED , \NLW_Mram_mem6_DIB<11>_UNCONNECTED , \NLW_Mram_mem6_DIB<10>_UNCONNECTED , \NLW_Mram_mem6_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<8>_UNCONNECTED , \NLW_Mram_mem6_DIB<7>_UNCONNECTED , \NLW_Mram_mem6_DIB<6>_UNCONNECTED , \NLW_Mram_mem6_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<4>_UNCONNECTED , \NLW_Mram_mem6_DIB<3>_UNCONNECTED , \NLW_Mram_mem6_DIB<2>_UNCONNECTED , \NLW_Mram_mem6_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem6_DOPA<3>_UNCONNECTED , \NLW_Mram_mem6_DOPA<2>_UNCONNECTED , \NLW_Mram_mem6_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem6_DIPB<3>_UNCONNECTED , \NLW_Mram_mem6_DIPB<2>_UNCONNECTED , \NLW_Mram_mem6_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem6_DOPB<3>_UNCONNECTED , \NLW_Mram_mem6_DOPB<2>_UNCONNECTED , \NLW_Mram_mem6_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem6_DOB<31>_UNCONNECTED , \NLW_Mram_mem6_DOB<30>_UNCONNECTED , \NLW_Mram_mem6_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<28>_UNCONNECTED , \NLW_Mram_mem6_DOB<27>_UNCONNECTED , \NLW_Mram_mem6_DOB<26>_UNCONNECTED , \NLW_Mram_mem6_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<24>_UNCONNECTED , \NLW_Mram_mem6_DOB<23>_UNCONNECTED , \NLW_Mram_mem6_DOB<22>_UNCONNECTED , \NLW_Mram_mem6_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<20>_UNCONNECTED , \NLW_Mram_mem6_DOB<19>_UNCONNECTED , \NLW_Mram_mem6_DOB<18>_UNCONNECTED , \NLW_Mram_mem6_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<16>_UNCONNECTED , \NLW_Mram_mem6_DOB<15>_UNCONNECTED , \NLW_Mram_mem6_DOB<14>_UNCONNECTED , \NLW_Mram_mem6_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<12>_UNCONNECTED , \NLW_Mram_mem6_DOB<11>_UNCONNECTED , \NLW_Mram_mem6_DOB<10>_UNCONNECTED , \NLW_Mram_mem6_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<8>_UNCONNECTED , \NLW_Mram_mem6_DOB<7>_UNCONNECTED , \NLW_Mram_mem6_DOB<6>_UNCONNECTED , \NLW_Mram_mem6_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<4>_UNCONNECTED , \NLW_Mram_mem6_DOB<3>_UNCONNECTED , \NLW_Mram_mem6_DOB<2>_UNCONNECTED , \NLW_Mram_mem6_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem6_WEB<3>_UNCONNECTED , \NLW_Mram_mem6_WEB<2>_UNCONNECTED , \NLW_Mram_mem6_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem6_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem6_DIA<31>_UNCONNECTED , \NLW_Mram_mem6_DIA<30>_UNCONNECTED , \NLW_Mram_mem6_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<28>_UNCONNECTED , \NLW_Mram_mem6_DIA<27>_UNCONNECTED , \NLW_Mram_mem6_DIA<26>_UNCONNECTED , \NLW_Mram_mem6_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<24>_UNCONNECTED , \NLW_Mram_mem6_DIA<23>_UNCONNECTED , \NLW_Mram_mem6_DIA<22>_UNCONNECTED , \NLW_Mram_mem6_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<20>_UNCONNECTED , \NLW_Mram_mem6_DIA<19>_UNCONNECTED , \NLW_Mram_mem6_DIA<18>_UNCONNECTED , \NLW_Mram_mem6_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<16>_UNCONNECTED , \NLW_Mram_mem6_DIA<15>_UNCONNECTED , \NLW_Mram_mem6_DIA<14>_UNCONNECTED , \NLW_Mram_mem6_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<12>_UNCONNECTED , \NLW_Mram_mem6_DIA<11>_UNCONNECTED , \NLW_Mram_mem6_DIA<10>_UNCONNECTED , \NLW_Mram_mem6_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<8>_UNCONNECTED , \NLW_Mram_mem6_DIA<7>_UNCONNECTED , \NLW_Mram_mem6_DIA<6>_UNCONNECTED , \NLW_Mram_mem6_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<4>_UNCONNECTED , \NLW_Mram_mem6_DIA<3>_UNCONNECTED , \NLW_Mram_mem6_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h43E943E943E9413E943E943E943E9511014FA222222222222221910518628900 ),
    .INIT_01 ( 256'h890544EE3BBFC53C610507B8BB911F11F0403FFF02A282882A3A06948FA3CBE9 ),
    .INIT_02 ( 256'h843E94016E222224113B823FC16CC64C533181005B891457A5002077CE815088 ),
    .INIT_03 ( 256'hBEF18416E46151451444017C4B20E9C2924A6FC4050B3B6AFC4228BD00CACF71 ),
    .INIT_04 ( 256'hC0CFAE1649071991488119514590C2BF032FCC2B3C0CB888BD14B3247FCE4636 ),
    .INIT_05 ( 256'h40440A5045400128EC4A3ECA38A482E3B11E211E20A11445816940464B4AA6F6 ),
    .INIT_06 ( 256'hA14452050450C144545454545451451150571451145114514510222220894404 ),
    .INIT_07 ( 256'h9615D4551C640505B319314FC583050C510141C430042051580FC4888C435017 ),
    .INIT_08 ( 256'h1914DC64538C51461532AC53F163C53719371914E3145185444111301444F751 ),
    .INIT_09 ( 256'h4151B719371914E3146151161B3168CCC585371914E710518543AABBF16BC537 ),
    .INIT_0A ( 256'h4410541054215085406150511451445144145145141508542150F85421515185 ),
    .INIT_0B ( 256'hF800016FFFFF94B8EF3EC883901108889505A001052594161508540615018541 ),
    .INIT_0C ( 256'h3F42854451910F331C0E11AAFFFFFF1E940448C1242D05909BEF7CDBCB22044C ),
    .INIT_0D ( 256'h7AFB03DEFB385FCC6E0E5DECD0C383DF186E931AE1B11834465251510A490540 ),
    .INIT_0E ( 256'h0881410A90430CC8FB2FA0FB0CF0E27A21BC4CAE2B73B1B44064C482131BC00F ),
    .INIT_0F ( 256'hFE6E05096E10650003EC22FC450BFBFCC7143FEFEFEC798D28846F1986504816 ),
    .INIT_10 ( 256'h2C019301749540CC330C5C43AE003E26E2C322F479F4C07A38AB2208C11F7CC3 ),
    .INIT_11 ( 256'h10428822910A22A441021303158543E940709B66D462C0733CCB003B3AC5CCF3 ),
    .INIT_12 ( 256'hB86FFFDE617283E1FEFFE0E5B157177FBBC55C5DFEEF0952C9F5F10A2299845A ),
    .INIT_13 ( 256'h1211112F891CC8B108211106F29043B0CFEABEEABEFFFBFFEFBFFFEABEEABEEA ),
    .INIT_14 ( 256'h8BF3F0F36B4BC04D3DC33C4A4FC37BC3BC0042888991101CC25A401092100501 ),
    .INIT_15 ( 256'hCFE309873E32EF17B3FB3B3019403195003FBEAC6EC4488CC2457F0727FFABBE ),
    .INIT_16 ( 256'h512282101150003022C44C440623914000511100C891500C2F3FE33150A21098 ),
    .INIT_17 ( 256'hA22A211169B3C13FAE7AC4FC8BB85B402C330368A68888889012544650281254 ),
    .INIT_18 ( 256'h143E940423EF0004E3AFC22CB038490A8AAA82E3478ACE11111000AF3894AAA8 ),
    .INIT_19 ( 256'h410502244C822A621A620B24203C0586DA3032880CCACCEFCE338B02EC450130 ),
    .INIT_1A ( 256'h01E2862D500B7400D4C1C5FFFFAA7F6AE955FFFC050408F0E948EAC344142224 ),
    .INIT_1B ( 256'h240B0D44B130F347F0CF3F0CC0F0C000275BDA1636859D30176228840AA28C00 ),
    .INIT_1C ( 256'h5554B5400555781D5339CC1B30ECC0F10900D552D553801D7170402030824208 ),
    .INIT_1D ( 256'h1104810A002A85A328362F162A8029E3F128B4CFC00054CABF2831D550F5515F ),
    .INIT_1E ( 256'h5506002FBD0100800C058D14880204F205100030D2DC2C70F230C71C3C882D1B ),
    .INIT_1F ( 256'h000002AAA1555000000001A7A72C82C01018012A8AB8450657703E38A7AD55E7 ),
    .INIT_20 ( 256'hAAA55550000FFFFAAAA55550000FFFFAAAA555500000001500015AAAA5555000 ),
    .INIT_21 ( 256'hFFF00005555AAAAFFFF00005555AAAAFFFF00005555FFFFAAAA55550000FFFFA ),
    .INIT_22 ( 256'h5050505050550505050505050505050505050505050AAAAFFFF00005555AAAAF ),
    .INIT_23 ( 256'hAFAFAFAFAFAAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF050505050505050505050 ),
    .INIT_24 ( 256'h00000000000000000000000000000010320BC0300DAFAFAFAFAFAFAFAFAFAFAF ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem5 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem5_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem5_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem5_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem5_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem5_DIPA<3>_UNCONNECTED , \NLW_Mram_mem5_DIPA<2>_UNCONNECTED , \NLW_Mram_mem5_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem5_DOA<31>_UNCONNECTED , \NLW_Mram_mem5_DOA<30>_UNCONNECTED , \NLW_Mram_mem5_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<28>_UNCONNECTED , \NLW_Mram_mem5_DOA<27>_UNCONNECTED , \NLW_Mram_mem5_DOA<26>_UNCONNECTED , \NLW_Mram_mem5_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<24>_UNCONNECTED , \NLW_Mram_mem5_DOA<23>_UNCONNECTED , \NLW_Mram_mem5_DOA<22>_UNCONNECTED , \NLW_Mram_mem5_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<20>_UNCONNECTED , \NLW_Mram_mem5_DOA<19>_UNCONNECTED , \NLW_Mram_mem5_DOA<18>_UNCONNECTED , \NLW_Mram_mem5_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<16>_UNCONNECTED , \NLW_Mram_mem5_DOA<15>_UNCONNECTED , \NLW_Mram_mem5_DOA<14>_UNCONNECTED , \NLW_Mram_mem5_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<12>_UNCONNECTED , \NLW_Mram_mem5_DOA<11>_UNCONNECTED , \NLW_Mram_mem5_DOA<10>_UNCONNECTED , \NLW_Mram_mem5_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<8>_UNCONNECTED , \NLW_Mram_mem5_DOA<7>_UNCONNECTED , \NLW_Mram_mem5_DOA<6>_UNCONNECTED , \NLW_Mram_mem5_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<4>_UNCONNECTED , \NLW_Mram_mem5_DOA<3>_UNCONNECTED , \NLW_Mram_mem5_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[9], 
basesoc_rom_bus_dat_r[8]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem5_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem5_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem5_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem5_DIB<31>_UNCONNECTED , \NLW_Mram_mem5_DIB<30>_UNCONNECTED , \NLW_Mram_mem5_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<28>_UNCONNECTED , \NLW_Mram_mem5_DIB<27>_UNCONNECTED , \NLW_Mram_mem5_DIB<26>_UNCONNECTED , \NLW_Mram_mem5_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<24>_UNCONNECTED , \NLW_Mram_mem5_DIB<23>_UNCONNECTED , \NLW_Mram_mem5_DIB<22>_UNCONNECTED , \NLW_Mram_mem5_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<20>_UNCONNECTED , \NLW_Mram_mem5_DIB<19>_UNCONNECTED , \NLW_Mram_mem5_DIB<18>_UNCONNECTED , \NLW_Mram_mem5_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<16>_UNCONNECTED , \NLW_Mram_mem5_DIB<15>_UNCONNECTED , \NLW_Mram_mem5_DIB<14>_UNCONNECTED , \NLW_Mram_mem5_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<12>_UNCONNECTED , \NLW_Mram_mem5_DIB<11>_UNCONNECTED , \NLW_Mram_mem5_DIB<10>_UNCONNECTED , \NLW_Mram_mem5_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<8>_UNCONNECTED , \NLW_Mram_mem5_DIB<7>_UNCONNECTED , \NLW_Mram_mem5_DIB<6>_UNCONNECTED , \NLW_Mram_mem5_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<4>_UNCONNECTED , \NLW_Mram_mem5_DIB<3>_UNCONNECTED , \NLW_Mram_mem5_DIB<2>_UNCONNECTED , \NLW_Mram_mem5_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem5_DOPA<3>_UNCONNECTED , \NLW_Mram_mem5_DOPA<2>_UNCONNECTED , \NLW_Mram_mem5_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem5_DIPB<3>_UNCONNECTED , \NLW_Mram_mem5_DIPB<2>_UNCONNECTED , \NLW_Mram_mem5_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem5_DOPB<3>_UNCONNECTED , \NLW_Mram_mem5_DOPB<2>_UNCONNECTED , \NLW_Mram_mem5_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem5_DOB<31>_UNCONNECTED , \NLW_Mram_mem5_DOB<30>_UNCONNECTED , \NLW_Mram_mem5_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<28>_UNCONNECTED , \NLW_Mram_mem5_DOB<27>_UNCONNECTED , \NLW_Mram_mem5_DOB<26>_UNCONNECTED , \NLW_Mram_mem5_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<24>_UNCONNECTED , \NLW_Mram_mem5_DOB<23>_UNCONNECTED , \NLW_Mram_mem5_DOB<22>_UNCONNECTED , \NLW_Mram_mem5_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<20>_UNCONNECTED , \NLW_Mram_mem5_DOB<19>_UNCONNECTED , \NLW_Mram_mem5_DOB<18>_UNCONNECTED , \NLW_Mram_mem5_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<16>_UNCONNECTED , \NLW_Mram_mem5_DOB<15>_UNCONNECTED , \NLW_Mram_mem5_DOB<14>_UNCONNECTED , \NLW_Mram_mem5_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<12>_UNCONNECTED , \NLW_Mram_mem5_DOB<11>_UNCONNECTED , \NLW_Mram_mem5_DOB<10>_UNCONNECTED , \NLW_Mram_mem5_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<8>_UNCONNECTED , \NLW_Mram_mem5_DOB<7>_UNCONNECTED , \NLW_Mram_mem5_DOB<6>_UNCONNECTED , \NLW_Mram_mem5_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<4>_UNCONNECTED , \NLW_Mram_mem5_DOB<3>_UNCONNECTED , \NLW_Mram_mem5_DOB<2>_UNCONNECTED , \NLW_Mram_mem5_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem5_WEB<3>_UNCONNECTED , \NLW_Mram_mem5_WEB<2>_UNCONNECTED , \NLW_Mram_mem5_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem5_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem5_DIA<31>_UNCONNECTED , \NLW_Mram_mem5_DIA<30>_UNCONNECTED , \NLW_Mram_mem5_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<28>_UNCONNECTED , \NLW_Mram_mem5_DIA<27>_UNCONNECTED , \NLW_Mram_mem5_DIA<26>_UNCONNECTED , \NLW_Mram_mem5_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<24>_UNCONNECTED , \NLW_Mram_mem5_DIA<23>_UNCONNECTED , \NLW_Mram_mem5_DIA<22>_UNCONNECTED , \NLW_Mram_mem5_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<20>_UNCONNECTED , \NLW_Mram_mem5_DIA<19>_UNCONNECTED , \NLW_Mram_mem5_DIA<18>_UNCONNECTED , \NLW_Mram_mem5_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<16>_UNCONNECTED , \NLW_Mram_mem5_DIA<15>_UNCONNECTED , \NLW_Mram_mem5_DIA<14>_UNCONNECTED , \NLW_Mram_mem5_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<12>_UNCONNECTED , \NLW_Mram_mem5_DIA<11>_UNCONNECTED , \NLW_Mram_mem5_DIA<10>_UNCONNECTED , \NLW_Mram_mem5_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<8>_UNCONNECTED , \NLW_Mram_mem5_DIA<7>_UNCONNECTED , \NLW_Mram_mem5_DIA<6>_UNCONNECTED , \NLW_Mram_mem5_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<4>_UNCONNECTED , \NLW_Mram_mem5_DIA<3>_UNCONNECTED , \NLW_Mram_mem5_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h22222222222224A22222222222222080AC00800000000000000000A80A2C8001 ),
    .INIT_01 ( 256'h0070B0000008106B84B0C0002604024027056A0A46A292892A0A728380A00A22 ),
    .INIT_02 ( 256'h1222222C18000001CC000008241AB819062E248B0600490088A33EA222020400 ),
    .INIT_03 ( 256'h01AE12C1813C2CB2CA30F0AA0E3BB2028A02A0B0106CEA8AA3000A22238A182E ),
    .INIT_04 ( 256'h3F802AC81C92EA08B3E0E088B2078482FE20B8480BF88000084100000838880A ),
    .INIT_05 ( 256'h083270801022FC008B000000000008802C080C080C0001B0C42222B01E90022A ),
    .INIT_06 ( 256'h2C330DF07304BC3323232323230C30CC872A0B0CC30CC30C30CFC00008001212 ),
    .INIT_07 ( 256'h6BE2AB204912C01062E0641AB212704B0C72B0B021C3D70C810A31D4CB2288C0 ),
    .INIT_08 ( 256'hE041AB81064B0CB1CA43A1048C861062E0EAE04192C32C729B1C6C606BB1AAAC ),
    .INIT_09 ( 256'h9C2CEAC2E2E04192C31CA4C8CE2C84B8B2106AE04192C32C7290B88C8C861062 ),
    .INIT_0A ( 256'hB0C729C729DCA7729F1CA70CC30C330C33030C30C1CA7729DCA42729DCA48C72 ),
    .INIT_0B ( 256'hA5DDB41A28A22280000000024380C00000722FFCF0C02141CA7729F1CA7C729C ),
    .INIT_0C ( 256'h4AB0001304ECCA2208426C62282222422223159C4B407067028A8920B8ECC291 ),
    .INIT_0D ( 256'h83285E2B8A4F0A8912710AA1A4161EA24D19264EB444456B382C040A84B09028 ),
    .INIT_0E ( 256'h442C1E000010019C885A948859A5872A246111C15826C469223183200644935A ),
    .INIT_0F ( 256'hA82250B0124108887A91A608324CA40B30406A929029060A0001384610882F88 ),
    .INIT_10 ( 256'hC85CA2C0A30A1398E619292259854A68919225A9A421A60880020000804A2896 ),
    .INIT_11 ( 256'h421C000204B00081087006162A5222222205A21A810C85A489B216A627929226 ),
    .INIT_12 ( 256'h013A0002A4848A24A8A885A884024020AA10090082A8700490A084B000A201A2 ),
    .INIT_13 ( 256'h400448DA70428FE4870040B1AC0012249880080020AA822A822AA20028002800 ),
    .INIT_14 ( 256'h92A2A5A6208A100068946A82989E289E89112C0002040B08B08813424004D02C ),
    .INIT_15 ( 256'h8A224C8222272A42002222244222E408A02A424B0B980008881028704280C4A0 ),
    .INIT_16 ( 256'hA480000784882C2104B30B3208020420B30C0CE0800488B83822A20C280004C8 ),
    .INIT_17 ( 256'h2440124492A6306A09A231015628201051A020A689000000048C299088908C29 ),
    .INIT_18 ( 256'h422222205E8A8118A240126BA16910A4983818AE90E23044444D496225899988 ),
    .INIT_19 ( 256'h20B2E0011910438CE30642613489388006616019899889989826BA1493029861 ),
    .INIT_1A ( 256'h1555551155445551A11490A0082A202AA800A80110820C80A800AA1632C11001 ),
    .INIT_1B ( 256'h5014150140404005000140000110293904555504554115145541544515554550 ),
    .INIT_1C ( 256'h0015400555400550010104041010414105050005500155514101454015000550 ),
    .INIT_1D ( 256'h5155555554054451545455115555555151544455000054555154040005400155 ),
    .INIT_1E ( 256'h0001155555515455555405151554545415441555141015405540455015501555 ),
    .INIT_1F ( 256'h2000000040004000200001555545114145541155115545511451455544540014 ),
    .INIT_20 ( 256'h5AF05AF05AFAF05AF05AF05AF05FA50FA50FA50FA50155401554000000000000 ),
    .INIT_21 ( 256'hF05AF05AF0505AF05AF05AF05AF50FA50FA50FA50FA50FA50FA50FA50FA05AF0 ),
    .INIT_22 ( 256'h777222222222222222277777777DDDDDDDD88888888FA50FA50FA50FA50AF05A ),
    .INIT_23 ( 256'h777222222222222222277777777DDDDDDDD8888888888888888DDDDDDDD77777 ),
    .INIT_24 ( 256'h0000000000000000000000000000002C100D001004488888888DDDDDDDD77777 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem4 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem4_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem4_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem4_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem4_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem4_DIPA<3>_UNCONNECTED , \NLW_Mram_mem4_DIPA<2>_UNCONNECTED , \NLW_Mram_mem4_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem4_DOA<31>_UNCONNECTED , \NLW_Mram_mem4_DOA<30>_UNCONNECTED , \NLW_Mram_mem4_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<28>_UNCONNECTED , \NLW_Mram_mem4_DOA<27>_UNCONNECTED , \NLW_Mram_mem4_DOA<26>_UNCONNECTED , \NLW_Mram_mem4_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<24>_UNCONNECTED , \NLW_Mram_mem4_DOA<23>_UNCONNECTED , \NLW_Mram_mem4_DOA<22>_UNCONNECTED , \NLW_Mram_mem4_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<20>_UNCONNECTED , \NLW_Mram_mem4_DOA<19>_UNCONNECTED , \NLW_Mram_mem4_DOA<18>_UNCONNECTED , \NLW_Mram_mem4_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<16>_UNCONNECTED , \NLW_Mram_mem4_DOA<15>_UNCONNECTED , \NLW_Mram_mem4_DOA<14>_UNCONNECTED , \NLW_Mram_mem4_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<12>_UNCONNECTED , \NLW_Mram_mem4_DOA<11>_UNCONNECTED , \NLW_Mram_mem4_DOA<10>_UNCONNECTED , \NLW_Mram_mem4_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<8>_UNCONNECTED , \NLW_Mram_mem4_DOA<7>_UNCONNECTED , \NLW_Mram_mem4_DOA<6>_UNCONNECTED , \NLW_Mram_mem4_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<4>_UNCONNECTED , \NLW_Mram_mem4_DOA<3>_UNCONNECTED , \NLW_Mram_mem4_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[7], 
basesoc_rom_bus_dat_r[6]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem4_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem4_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem4_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem4_DIB<31>_UNCONNECTED , \NLW_Mram_mem4_DIB<30>_UNCONNECTED , \NLW_Mram_mem4_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<28>_UNCONNECTED , \NLW_Mram_mem4_DIB<27>_UNCONNECTED , \NLW_Mram_mem4_DIB<26>_UNCONNECTED , \NLW_Mram_mem4_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<24>_UNCONNECTED , \NLW_Mram_mem4_DIB<23>_UNCONNECTED , \NLW_Mram_mem4_DIB<22>_UNCONNECTED , \NLW_Mram_mem4_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<20>_UNCONNECTED , \NLW_Mram_mem4_DIB<19>_UNCONNECTED , \NLW_Mram_mem4_DIB<18>_UNCONNECTED , \NLW_Mram_mem4_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<16>_UNCONNECTED , \NLW_Mram_mem4_DIB<15>_UNCONNECTED , \NLW_Mram_mem4_DIB<14>_UNCONNECTED , \NLW_Mram_mem4_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<12>_UNCONNECTED , \NLW_Mram_mem4_DIB<11>_UNCONNECTED , \NLW_Mram_mem4_DIB<10>_UNCONNECTED , \NLW_Mram_mem4_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<8>_UNCONNECTED , \NLW_Mram_mem4_DIB<7>_UNCONNECTED , \NLW_Mram_mem4_DIB<6>_UNCONNECTED , \NLW_Mram_mem4_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<4>_UNCONNECTED , \NLW_Mram_mem4_DIB<3>_UNCONNECTED , \NLW_Mram_mem4_DIB<2>_UNCONNECTED , \NLW_Mram_mem4_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem4_DOPA<3>_UNCONNECTED , \NLW_Mram_mem4_DOPA<2>_UNCONNECTED , \NLW_Mram_mem4_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem4_DIPB<3>_UNCONNECTED , \NLW_Mram_mem4_DIPB<2>_UNCONNECTED , \NLW_Mram_mem4_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem4_DOPB<3>_UNCONNECTED , \NLW_Mram_mem4_DOPB<2>_UNCONNECTED , \NLW_Mram_mem4_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem4_DOB<31>_UNCONNECTED , \NLW_Mram_mem4_DOB<30>_UNCONNECTED , \NLW_Mram_mem4_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<28>_UNCONNECTED , \NLW_Mram_mem4_DOB<27>_UNCONNECTED , \NLW_Mram_mem4_DOB<26>_UNCONNECTED , \NLW_Mram_mem4_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<24>_UNCONNECTED , \NLW_Mram_mem4_DOB<23>_UNCONNECTED , \NLW_Mram_mem4_DOB<22>_UNCONNECTED , \NLW_Mram_mem4_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<20>_UNCONNECTED , \NLW_Mram_mem4_DOB<19>_UNCONNECTED , \NLW_Mram_mem4_DOB<18>_UNCONNECTED , \NLW_Mram_mem4_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<16>_UNCONNECTED , \NLW_Mram_mem4_DOB<15>_UNCONNECTED , \NLW_Mram_mem4_DOB<14>_UNCONNECTED , \NLW_Mram_mem4_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<12>_UNCONNECTED , \NLW_Mram_mem4_DOB<11>_UNCONNECTED , \NLW_Mram_mem4_DOB<10>_UNCONNECTED , \NLW_Mram_mem4_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<8>_UNCONNECTED , \NLW_Mram_mem4_DOB<7>_UNCONNECTED , \NLW_Mram_mem4_DOB<6>_UNCONNECTED , \NLW_Mram_mem4_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<4>_UNCONNECTED , \NLW_Mram_mem4_DOB<3>_UNCONNECTED , \NLW_Mram_mem4_DOB<2>_UNCONNECTED , \NLW_Mram_mem4_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem4_WEB<3>_UNCONNECTED , \NLW_Mram_mem4_WEB<2>_UNCONNECTED , \NLW_Mram_mem4_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem4_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem4_DIA<31>_UNCONNECTED , \NLW_Mram_mem4_DIA<30>_UNCONNECTED , \NLW_Mram_mem4_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<28>_UNCONNECTED , \NLW_Mram_mem4_DIA<27>_UNCONNECTED , \NLW_Mram_mem4_DIA<26>_UNCONNECTED , \NLW_Mram_mem4_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<24>_UNCONNECTED , \NLW_Mram_mem4_DIA<23>_UNCONNECTED , \NLW_Mram_mem4_DIA<22>_UNCONNECTED , \NLW_Mram_mem4_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<20>_UNCONNECTED , \NLW_Mram_mem4_DIA<19>_UNCONNECTED , \NLW_Mram_mem4_DIA<18>_UNCONNECTED , \NLW_Mram_mem4_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<16>_UNCONNECTED , \NLW_Mram_mem4_DIA<15>_UNCONNECTED , \NLW_Mram_mem4_DIA<14>_UNCONNECTED , \NLW_Mram_mem4_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<12>_UNCONNECTED , \NLW_Mram_mem4_DIA<11>_UNCONNECTED , \NLW_Mram_mem4_DIA<10>_UNCONNECTED , \NLW_Mram_mem4_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<8>_UNCONNECTED , \NLW_Mram_mem4_DIA<7>_UNCONNECTED , \NLW_Mram_mem4_DIA<6>_UNCONNECTED , \NLW_Mram_mem4_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<4>_UNCONNECTED , \NLW_Mram_mem4_DIA<3>_UNCONNECTED , \NLW_Mram_mem4_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h5555555555555800000000000000000079E52AAAAAAAAAAAAAA88870100A2902 ),
    .INIT_01 ( 256'hA9A72666999D67825927A59AB899B79B7A5A9D33885969460595A15665594555 ),
    .INIT_02 ( 256'h64000009E2AAAAA69999A65D59E125627849590278A9965C00026B35175DDAAA ),
    .INIT_03 ( 256'h5E09649E266959659767A535D966656BD01DD366A799A51D366AA5557E6D6449 ),
    .INIT_04 ( 256'hEA6DD797E96C9D57EE9B9D5FE57A585FA997E5857EA65AAABD9E99A65D666694 ),
    .INIT_05 ( 256'h42E4AA466700A9AA666A9E6A9AA6A66999B6A9B6AAADB667B9400067E96CDD57 ),
    .INIT_06 ( 256'hF9E67AA7A67969E67E5E5E5E5E79E7997A753E799E799E79E79AAAAAAEA964A4 ),
    .INIT_07 ( 256'h9694F65D966F9767849589E12569A79259A5E966DA96AA79766D26AAA255799F ),
    .INIT_08 ( 256'h959E125678925966979AD678495927849584959E249659A5E66999BF96665359 ),
    .INIT_09 ( 256'hE9D9849584959E249669799598495922256784959E249659A5E92F5849592784 ),
    .INIT_0A ( 256'h659A5E9A5EA97AA5EA697A799E79E679E6DE79E79E97AA5EA97A7A5EA97979A5 ),
    .INIT_0B ( 256'h3AAA69ED34D055DA679E6AAB865FAAAA97A54AA9A7A7969E97AA5EA697A9A5E9 ),
    .INIT_0C ( 256'h972EA5E67999B4CD50A4999C5D33509000066A299AA5A79A575D4245A6AA9566 ),
    .INIT_0D ( 256'h4E51AA52519A5CCE65A65D065A29EA519A62799869899A86E5CA7971092925C0 ),
    .INIT_0E ( 256'h9BD969AA966B3E6A73A56A73A69A7AD339966686A3598B9E40661E9699B86AA9 ),
    .INIT_0F ( 256'h3057A72964964002A5665931E59959326595932564D25953AAA66499E4004A55 ),
    .INIT_10 ( 256'hB6A950A94E95666599667659A66AB59666657A56595659555AA96AAAD99D3669 ),
    .INIT_11 ( 256'h906AAA69992AAA6641A699A98DA4000000DADDE57E5B6ADBD66DA9899A676F59 ),
    .INIT_12 ( 256'hD26D35D1FB5B5D7B54DD4ADDD975BF7D7D65D6FDF5F5A97AEB7D392AAA5B6675 ),
    .INIT_13 ( 256'h869993A3A990CA890AE991223A966BBAED35F435F435F435F435CD35F435F435 ),
    .INIT_14 ( 256'hE948CA481FEF6AE09429917FE4EA51E93E664AAAA999129D6A5566908699A509 ),
    .INIT_15 ( 256'h65DBA9659DBA3393993BBBBA9000891002B793824E2D69A0EE6F0FA4A1778B4C ),
    .INIT_16 ( 256'hD95A9A9A49008A9ED96666656EA999022AF9999B6A990026A5B5499957AA9A96 ),
    .INIT_17 ( 256'h98996599611929932614664EA8915566A6557F595EAAAAAA9BF956640027F956 ),
    .INIT_18 ( 256'h9000000EA824766F58976D965A9661596365661967992599999A9A849A566641 ),
    .INIT_19 ( 256'h432596A66A65925996599996AA726554599A98EE7E6F7667E5D9EDAB6265619A ),
    .INIT_1A ( 256'h3B3FA93BAC4EFB125E696FFD5F55FDD5F577F57E6404DB5DF7577D69E5966AA6 ),
    .INIT_1B ( 256'h2BEEAABEEB6A69E5AA476AA4699A7045A2E08FAAA3EAA83AAA23F8EB3EEF8EB2 ),
    .INIT_1C ( 256'hBFEFAF8AAB2F9AD7E2D84AB12B54A95285A46FF69FE2BFBBEBAEE863B18FFA98 ),
    .INIT_1D ( 256'h42AFABAF38F2BFA2F89FAA3BFBABFBAAA2F8EAAAAAB0F0BE6AA8DB6FF61FE2E8 ),
    .INIT_1E ( 256'hFEFAAB2A8AF2ECBFFBFAAA2BBA2EACFAAEAEBAEBBBBAAAEAAEEA8FBAABAAAAA8 ),
    .INIT_1F ( 256'h600004001400140560080320EAEABA0EEAA3EAACBA8A09BABE92EA9B6AA2FE61 ),
    .INIT_20 ( 256'h77788888888DDDDDDDD2222222277777777888888883EABF1403F00000000555 ),
    .INIT_21 ( 256'h77788888888DDDDDDDD222222227777777788888888DDDDDDDD2222222277777 ),
    .INIT_22 ( 256'hE1B1B4EE4B1E4B11B4E4E1BB1E4E4B11B4E4E1BB1E4DDDDDDDD2222222277777 ),
    .INIT_23 ( 256'h4B1B1E44E1B4E1BB1E4E4B11B4E4E1BB1E4E4B11B4EB1E44E1B1B4EE4B1B1E44 ),
    .INIT_24 ( 256'h0000000000000000000000000000002FCDFEBFCFF131B4EE4B1B1E44E1B1B4EE ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem3 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem3_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem3_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem3_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem3_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem3_DIPA<3>_UNCONNECTED , \NLW_Mram_mem3_DIPA<2>_UNCONNECTED , \NLW_Mram_mem3_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem3_DOA<31>_UNCONNECTED , \NLW_Mram_mem3_DOA<30>_UNCONNECTED , \NLW_Mram_mem3_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<28>_UNCONNECTED , \NLW_Mram_mem3_DOA<27>_UNCONNECTED , \NLW_Mram_mem3_DOA<26>_UNCONNECTED , \NLW_Mram_mem3_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<24>_UNCONNECTED , \NLW_Mram_mem3_DOA<23>_UNCONNECTED , \NLW_Mram_mem3_DOA<22>_UNCONNECTED , \NLW_Mram_mem3_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<20>_UNCONNECTED , \NLW_Mram_mem3_DOA<19>_UNCONNECTED , \NLW_Mram_mem3_DOA<18>_UNCONNECTED , \NLW_Mram_mem3_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<16>_UNCONNECTED , \NLW_Mram_mem3_DOA<15>_UNCONNECTED , \NLW_Mram_mem3_DOA<14>_UNCONNECTED , \NLW_Mram_mem3_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<12>_UNCONNECTED , \NLW_Mram_mem3_DOA<11>_UNCONNECTED , \NLW_Mram_mem3_DOA<10>_UNCONNECTED , \NLW_Mram_mem3_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<8>_UNCONNECTED , \NLW_Mram_mem3_DOA<7>_UNCONNECTED , \NLW_Mram_mem3_DOA<6>_UNCONNECTED , \NLW_Mram_mem3_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<4>_UNCONNECTED , \NLW_Mram_mem3_DOA<3>_UNCONNECTED , \NLW_Mram_mem3_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[5], 
basesoc_rom_bus_dat_r[4]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem3_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem3_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem3_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem3_DIB<31>_UNCONNECTED , \NLW_Mram_mem3_DIB<30>_UNCONNECTED , \NLW_Mram_mem3_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<28>_UNCONNECTED , \NLW_Mram_mem3_DIB<27>_UNCONNECTED , \NLW_Mram_mem3_DIB<26>_UNCONNECTED , \NLW_Mram_mem3_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<24>_UNCONNECTED , \NLW_Mram_mem3_DIB<23>_UNCONNECTED , \NLW_Mram_mem3_DIB<22>_UNCONNECTED , \NLW_Mram_mem3_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<20>_UNCONNECTED , \NLW_Mram_mem3_DIB<19>_UNCONNECTED , \NLW_Mram_mem3_DIB<18>_UNCONNECTED , \NLW_Mram_mem3_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<16>_UNCONNECTED , \NLW_Mram_mem3_DIB<15>_UNCONNECTED , \NLW_Mram_mem3_DIB<14>_UNCONNECTED , \NLW_Mram_mem3_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<12>_UNCONNECTED , \NLW_Mram_mem3_DIB<11>_UNCONNECTED , \NLW_Mram_mem3_DIB<10>_UNCONNECTED , \NLW_Mram_mem3_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<8>_UNCONNECTED , \NLW_Mram_mem3_DIB<7>_UNCONNECTED , \NLW_Mram_mem3_DIB<6>_UNCONNECTED , \NLW_Mram_mem3_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<4>_UNCONNECTED , \NLW_Mram_mem3_DIB<3>_UNCONNECTED , \NLW_Mram_mem3_DIB<2>_UNCONNECTED , \NLW_Mram_mem3_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem3_DOPA<3>_UNCONNECTED , \NLW_Mram_mem3_DOPA<2>_UNCONNECTED , \NLW_Mram_mem3_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem3_DIPB<3>_UNCONNECTED , \NLW_Mram_mem3_DIPB<2>_UNCONNECTED , \NLW_Mram_mem3_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem3_DOPB<3>_UNCONNECTED , \NLW_Mram_mem3_DOPB<2>_UNCONNECTED , \NLW_Mram_mem3_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem3_DOB<31>_UNCONNECTED , \NLW_Mram_mem3_DOB<30>_UNCONNECTED , \NLW_Mram_mem3_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<28>_UNCONNECTED , \NLW_Mram_mem3_DOB<27>_UNCONNECTED , \NLW_Mram_mem3_DOB<26>_UNCONNECTED , \NLW_Mram_mem3_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<24>_UNCONNECTED , \NLW_Mram_mem3_DOB<23>_UNCONNECTED , \NLW_Mram_mem3_DOB<22>_UNCONNECTED , \NLW_Mram_mem3_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<20>_UNCONNECTED , \NLW_Mram_mem3_DOB<19>_UNCONNECTED , \NLW_Mram_mem3_DOB<18>_UNCONNECTED , \NLW_Mram_mem3_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<16>_UNCONNECTED , \NLW_Mram_mem3_DOB<15>_UNCONNECTED , \NLW_Mram_mem3_DOB<14>_UNCONNECTED , \NLW_Mram_mem3_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<12>_UNCONNECTED , \NLW_Mram_mem3_DOB<11>_UNCONNECTED , \NLW_Mram_mem3_DOB<10>_UNCONNECTED , \NLW_Mram_mem3_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<8>_UNCONNECTED , \NLW_Mram_mem3_DOB<7>_UNCONNECTED , \NLW_Mram_mem3_DOB<6>_UNCONNECTED , \NLW_Mram_mem3_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<4>_UNCONNECTED , \NLW_Mram_mem3_DOB<3>_UNCONNECTED , \NLW_Mram_mem3_DOB<2>_UNCONNECTED , \NLW_Mram_mem3_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem3_WEB<3>_UNCONNECTED , \NLW_Mram_mem3_WEB<2>_UNCONNECTED , \NLW_Mram_mem3_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem3_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem3_DIA<31>_UNCONNECTED , \NLW_Mram_mem3_DIA<30>_UNCONNECTED , \NLW_Mram_mem3_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<28>_UNCONNECTED , \NLW_Mram_mem3_DIA<27>_UNCONNECTED , \NLW_Mram_mem3_DIA<26>_UNCONNECTED , \NLW_Mram_mem3_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<24>_UNCONNECTED , \NLW_Mram_mem3_DIA<23>_UNCONNECTED , \NLW_Mram_mem3_DIA<22>_UNCONNECTED , \NLW_Mram_mem3_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<20>_UNCONNECTED , \NLW_Mram_mem3_DIA<19>_UNCONNECTED , \NLW_Mram_mem3_DIA<18>_UNCONNECTED , \NLW_Mram_mem3_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<16>_UNCONNECTED , \NLW_Mram_mem3_DIA<15>_UNCONNECTED , \NLW_Mram_mem3_DIA<14>_UNCONNECTED , \NLW_Mram_mem3_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<12>_UNCONNECTED , \NLW_Mram_mem3_DIA<11>_UNCONNECTED , \NLW_Mram_mem3_DIA<10>_UNCONNECTED , \NLW_Mram_mem3_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<8>_UNCONNECTED , \NLW_Mram_mem3_DIA<7>_UNCONNECTED , \NLW_Mram_mem3_DIA<6>_UNCONNECTED , \NLW_Mram_mem3_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<4>_UNCONNECTED , \NLW_Mram_mem3_DIA<3>_UNCONNECTED , \NLW_Mram_mem3_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h000000000000068000000000000008881C418000000000000002221A80848003 ),
    .INIT_01 ( 256'h00F13000000431030431C000100C11C114070011601050618101F84401106000 ),
    .INIT_02 ( 256'h1000000C40000003CC0000040C403003100C04031000C30400000C0001040000 ),
    .INIT_03 ( 256'h040C10C4030C0C30C1313000400000000000003031C00000030000001400000C ),
    .INIT_04 ( 256'h7C0041C14000C4017700C40570100005F001400017C0000014C7000004000000 ),
    .INIT_05 ( 256'h003030001000FC0003000400000000000C100C100C0413310400003140000401 ),
    .INIT_06 ( 256'h5C731CF133103C7317070707071C71CC1300171CC71CC71C71CFC00004003010 ),
    .INIT_07 ( 256'h00C013040305C13100C00C403030F1030C30703003C00F1C13003000030010C5 ),
    .INIT_08 ( 256'hC0C4030310030C30C1C003100C003100C000C0C400C30C30733CCCC00030000C ),
    .INIT_09 ( 256'h7C4C00C000C0C400C30C1CC0000C0000303100C0C400C30C307000000C003100 ),
    .INIT_0A ( 256'h30C307C307CC1F307F0C1F1CC71C731C73471C71C4C1F307CC1C1307CC1C1C30 ),
    .INIT_0B ( 256'h00CF3C4000000040010400010305C00001F00FFCF1C101C4C1F307F0C1FC307C ),
    .INIT_0C ( 256'h013400731C0CC00000C0CC00000000400003003CC3C0F1030000000030CCC000 ),
    .INIT_0D ( 256'h0000100000C000010040000300101000C1000CC00404C103704C1C1000303040 ),
    .INIT_0E ( 256'hC00C0C000030031000400C00430404000C033100400C0401000003000C401040 ),
    .INIT_0F ( 256'h0001D03000C100000000000030C0000000C00000000000010003004010000300 ),
    .INIT_10 ( 256'h003000C0030030300C0300000000000000000000000000000000000040C00010 ),
    .INIT_11 ( 256'h400C00000430000100300C0C00100000000000000000030C00000C0000303000 ),
    .INIT_12 ( 256'h010000001000001C0000040044004100041001040010F0145010143000010310 ),
    .INIT_13 ( 256'h000C40413040410C034040101C00111470000000000000000000000000000000 ),
    .INIT_14 ( 256'h7000040005453000001000154050005015110C000004030030003340000CD00C ),
    .INIT_15 ( 256'h00414000041411C10011111C40000C00000101030404000044100540C0010104 ),
    .INIT_16 ( 256'h0000000F04000C040033033004000400331C0CC1000400000000000C01000400 ),
    .INIT_17 ( 256'h0000000000003000000030000000003003001500000000000C0C001000000C00 ),
    .INIT_18 ( 256'h40000000000000000000000000C0300010003000300000CCCCC0C00000000000 ),
    .INIT_19 ( 256'h0030C00333300000000CC0C30C03300000C0C003000000000000000C030000C0 ),
    .INIT_1A ( 256'h95149891972445C3001010000000000000010007100000000000000030C00001 ),
    .INIT_1B ( 256'hC0280B0280FFC20F30ABF80A83309393B0AB704C1C13178551D14A4492148141 ),
    .INIT_1C ( 256'hFF01CFEB0CFF280BF1AF840E128842290008BFFBEFF3D9514201080200081380 ),
    .INIT_1D ( 256'hB2C19C919802730948E7758148704901F34A4C4F71084ED2F13EEABFFB2FFB7F ),
    .INIT_1E ( 256'hFF813557070110444C24073D19C4C00432C01911040003404180C05030503773 ),
    .INIT_1F ( 256'h00000000000001500AAAA135B93326E3815213B1C1850D4310D903CC3863FCBE ),
    .INIT_20 ( 256'h055AAFF0055FFAA5500FFAA5500FFAA5500FFAA5500139241392400000000000 ),
    .INIT_21 ( 256'hAFF0055AAFF5500FFAA5500FFAA5500FFAA5500FFAAAAFF0055AAFF0055AAFF0 ),
    .INIT_22 ( 256'hBE11EB41EB4E14BE14BB41EB41E4BE14BE11EB41EB40055AAFF0055AAFF0055A ),
    .INIT_23 ( 256'hBE11EB41EB4E14BE14BB41EB41E4BE14BE11EB41EB4E14BE14BB41EB41E4BE14 ),
    .INIT_24 ( 256'h0000000000000000000000000000001D6450555557FE14BE14BB41EB41E4BE14 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem2 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem2_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem2_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem2_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem2_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem2_DIPA<3>_UNCONNECTED , \NLW_Mram_mem2_DIPA<2>_UNCONNECTED , \NLW_Mram_mem2_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem2_DOA<31>_UNCONNECTED , \NLW_Mram_mem2_DOA<30>_UNCONNECTED , \NLW_Mram_mem2_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<28>_UNCONNECTED , \NLW_Mram_mem2_DOA<27>_UNCONNECTED , \NLW_Mram_mem2_DOA<26>_UNCONNECTED , \NLW_Mram_mem2_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<24>_UNCONNECTED , \NLW_Mram_mem2_DOA<23>_UNCONNECTED , \NLW_Mram_mem2_DOA<22>_UNCONNECTED , \NLW_Mram_mem2_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<20>_UNCONNECTED , \NLW_Mram_mem2_DOA<19>_UNCONNECTED , \NLW_Mram_mem2_DOA<18>_UNCONNECTED , \NLW_Mram_mem2_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<16>_UNCONNECTED , \NLW_Mram_mem2_DOA<15>_UNCONNECTED , \NLW_Mram_mem2_DOA<14>_UNCONNECTED , \NLW_Mram_mem2_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<12>_UNCONNECTED , \NLW_Mram_mem2_DOA<11>_UNCONNECTED , \NLW_Mram_mem2_DOA<10>_UNCONNECTED , \NLW_Mram_mem2_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<8>_UNCONNECTED , \NLW_Mram_mem2_DOA<7>_UNCONNECTED , \NLW_Mram_mem2_DOA<6>_UNCONNECTED , \NLW_Mram_mem2_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<4>_UNCONNECTED , \NLW_Mram_mem2_DOA<3>_UNCONNECTED , \NLW_Mram_mem2_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[3], 
basesoc_rom_bus_dat_r[2]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem2_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem2_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem2_DIB<31>_UNCONNECTED , \NLW_Mram_mem2_DIB<30>_UNCONNECTED , \NLW_Mram_mem2_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<28>_UNCONNECTED , \NLW_Mram_mem2_DIB<27>_UNCONNECTED , \NLW_Mram_mem2_DIB<26>_UNCONNECTED , \NLW_Mram_mem2_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<24>_UNCONNECTED , \NLW_Mram_mem2_DIB<23>_UNCONNECTED , \NLW_Mram_mem2_DIB<22>_UNCONNECTED , \NLW_Mram_mem2_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<20>_UNCONNECTED , \NLW_Mram_mem2_DIB<19>_UNCONNECTED , \NLW_Mram_mem2_DIB<18>_UNCONNECTED , \NLW_Mram_mem2_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<16>_UNCONNECTED , \NLW_Mram_mem2_DIB<15>_UNCONNECTED , \NLW_Mram_mem2_DIB<14>_UNCONNECTED , \NLW_Mram_mem2_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<12>_UNCONNECTED , \NLW_Mram_mem2_DIB<11>_UNCONNECTED , \NLW_Mram_mem2_DIB<10>_UNCONNECTED , \NLW_Mram_mem2_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<8>_UNCONNECTED , \NLW_Mram_mem2_DIB<7>_UNCONNECTED , \NLW_Mram_mem2_DIB<6>_UNCONNECTED , \NLW_Mram_mem2_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<4>_UNCONNECTED , \NLW_Mram_mem2_DIB<3>_UNCONNECTED , \NLW_Mram_mem2_DIB<2>_UNCONNECTED , \NLW_Mram_mem2_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem2_DOPA<3>_UNCONNECTED , \NLW_Mram_mem2_DOPA<2>_UNCONNECTED , \NLW_Mram_mem2_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem2_DIPB<3>_UNCONNECTED , \NLW_Mram_mem2_DIPB<2>_UNCONNECTED , \NLW_Mram_mem2_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem2_DOPB<3>_UNCONNECTED , \NLW_Mram_mem2_DOPB<2>_UNCONNECTED , \NLW_Mram_mem2_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem2_DOB<31>_UNCONNECTED , \NLW_Mram_mem2_DOB<30>_UNCONNECTED , \NLW_Mram_mem2_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<28>_UNCONNECTED , \NLW_Mram_mem2_DOB<27>_UNCONNECTED , \NLW_Mram_mem2_DOB<26>_UNCONNECTED , \NLW_Mram_mem2_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<24>_UNCONNECTED , \NLW_Mram_mem2_DOB<23>_UNCONNECTED , \NLW_Mram_mem2_DOB<22>_UNCONNECTED , \NLW_Mram_mem2_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<20>_UNCONNECTED , \NLW_Mram_mem2_DOB<19>_UNCONNECTED , \NLW_Mram_mem2_DOB<18>_UNCONNECTED , \NLW_Mram_mem2_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<16>_UNCONNECTED , \NLW_Mram_mem2_DOB<15>_UNCONNECTED , \NLW_Mram_mem2_DOB<14>_UNCONNECTED , \NLW_Mram_mem2_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<12>_UNCONNECTED , \NLW_Mram_mem2_DOB<11>_UNCONNECTED , \NLW_Mram_mem2_DOB<10>_UNCONNECTED , \NLW_Mram_mem2_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<8>_UNCONNECTED , \NLW_Mram_mem2_DOB<7>_UNCONNECTED , \NLW_Mram_mem2_DOB<6>_UNCONNECTED , \NLW_Mram_mem2_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<4>_UNCONNECTED , \NLW_Mram_mem2_DOB<3>_UNCONNECTED , \NLW_Mram_mem2_DOB<2>_UNCONNECTED , \NLW_Mram_mem2_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem2_WEB<3>_UNCONNECTED , \NLW_Mram_mem2_WEB<2>_UNCONNECTED , \NLW_Mram_mem2_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem2_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem2_DIA<31>_UNCONNECTED , \NLW_Mram_mem2_DIA<30>_UNCONNECTED , \NLW_Mram_mem2_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<28>_UNCONNECTED , \NLW_Mram_mem2_DIA<27>_UNCONNECTED , \NLW_Mram_mem2_DIA<26>_UNCONNECTED , \NLW_Mram_mem2_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<24>_UNCONNECTED , \NLW_Mram_mem2_DIA<23>_UNCONNECTED , \NLW_Mram_mem2_DIA<22>_UNCONNECTED , \NLW_Mram_mem2_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<20>_UNCONNECTED , \NLW_Mram_mem2_DIA<19>_UNCONNECTED , \NLW_Mram_mem2_DIA<18>_UNCONNECTED , \NLW_Mram_mem2_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<16>_UNCONNECTED , \NLW_Mram_mem2_DIA<15>_UNCONNECTED , \NLW_Mram_mem2_DIA<14>_UNCONNECTED , \NLW_Mram_mem2_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<12>_UNCONNECTED , \NLW_Mram_mem2_DIA<11>_UNCONNECTED , \NLW_Mram_mem2_DIA<10>_UNCONNECTED , \NLW_Mram_mem2_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<8>_UNCONNECTED , \NLW_Mram_mem2_DIA<7>_UNCONNECTED , \NLW_Mram_mem2_DIA<6>_UNCONNECTED , \NLW_Mram_mem2_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<4>_UNCONNECTED , \NLW_Mram_mem2_DIA<3>_UNCONNECTED , \NLW_Mram_mem2_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03 ),
    .INIT_01 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_02 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_03 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_04 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_05 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_06 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_07 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_08 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_09 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_0A ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_0B ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_0C ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_0D ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_0E ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_0F ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_10 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_11 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_12 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_13 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_14 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_15 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_16 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_17 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_18 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_19 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_1A ( 256'hB27250830DE0F373FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_1B ( 256'h1204172040FFC30F30ECF00EC330C00024975E40579005A16951264389C24C31 ),
    .INIT_1C ( 256'h553445665A55350D50B5C00302FC03B8080FD55EF551C143000107C03F085F70 ),
    .INIT_1D ( 256'h00DC2E2C442C68FA24B47AA1272724F050264055610866896154B7D55FF55B5E ),
    .INIT_1E ( 256'h55033D4A75B0CC3FFFD4050C0210DCE4398005D40B0037009C40430017001147 ),
    .INIT_1F ( 256'h000002AA8155400000000073BCE515230D6C3169B261CCE30C490BFF249954F3 ),
    .INIT_20 ( 256'h1B1E4E4E4E41B1B1B1B4E4E4E4EB1B1B1B1E4E4E4E43FFC03FFC0AAAA5555000 ),
    .INIT_21 ( 256'h1B1E4E4E4E41B1B1B1B4E4E4E4EB1B1B1B1E4E4E4E41B1B1B1B4E4E4E4EB1B1B ),
    .INIT_22 ( 256'hD887722DD887722DD887722DD887722DD887722DD881B1B1B1B4E4E4E4EB1B1B ),
    .INIT_23 ( 256'hD887722DD887722DD887722DD887722DD887722DD887722DD887722DD887722D ),
    .INIT_24 ( 256'h00000000000000000000000000000020000000000007722DD887722DD887722D ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem1 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem1_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem1_DIPA<3>_UNCONNECTED , \NLW_Mram_mem1_DIPA<2>_UNCONNECTED , \NLW_Mram_mem1_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem1_DOA<31>_UNCONNECTED , \NLW_Mram_mem1_DOA<30>_UNCONNECTED , \NLW_Mram_mem1_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<28>_UNCONNECTED , \NLW_Mram_mem1_DOA<27>_UNCONNECTED , \NLW_Mram_mem1_DOA<26>_UNCONNECTED , \NLW_Mram_mem1_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<24>_UNCONNECTED , \NLW_Mram_mem1_DOA<23>_UNCONNECTED , \NLW_Mram_mem1_DOA<22>_UNCONNECTED , \NLW_Mram_mem1_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<20>_UNCONNECTED , \NLW_Mram_mem1_DOA<19>_UNCONNECTED , \NLW_Mram_mem1_DOA<18>_UNCONNECTED , \NLW_Mram_mem1_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<16>_UNCONNECTED , \NLW_Mram_mem1_DOA<15>_UNCONNECTED , \NLW_Mram_mem1_DOA<14>_UNCONNECTED , \NLW_Mram_mem1_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<12>_UNCONNECTED , \NLW_Mram_mem1_DOA<11>_UNCONNECTED , \NLW_Mram_mem1_DOA<10>_UNCONNECTED , \NLW_Mram_mem1_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<8>_UNCONNECTED , \NLW_Mram_mem1_DOA<7>_UNCONNECTED , \NLW_Mram_mem1_DOA<6>_UNCONNECTED , \NLW_Mram_mem1_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<4>_UNCONNECTED , \NLW_Mram_mem1_DOA<3>_UNCONNECTED , \NLW_Mram_mem1_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[1], 
basesoc_rom_bus_dat_r[0]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_mem1_DIB<26>_UNCONNECTED , \NLW_Mram_mem1_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_mem1_DIB<23>_UNCONNECTED , \NLW_Mram_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_mem1_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<20>_UNCONNECTED , \NLW_Mram_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_mem1_DIB<14>_UNCONNECTED , \NLW_Mram_mem1_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_mem1_DIB<11>_UNCONNECTED , \NLW_Mram_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_mem1_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<8>_UNCONNECTED , \NLW_Mram_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_mem1_DIB<2>_UNCONNECTED , \NLW_Mram_mem1_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_mem1_DOPA<2>_UNCONNECTED , \NLW_Mram_mem1_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_mem1_DOB<26>_UNCONNECTED , \NLW_Mram_mem1_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_mem1_DOB<23>_UNCONNECTED , \NLW_Mram_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_mem1_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<20>_UNCONNECTED , \NLW_Mram_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_mem1_DOB<14>_UNCONNECTED , \NLW_Mram_mem1_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_mem1_DOB<11>_UNCONNECTED , \NLW_Mram_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_mem1_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<8>_UNCONNECTED , \NLW_Mram_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_mem1_DOB<2>_UNCONNECTED , \NLW_Mram_mem1_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem1_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem1_DIA<31>_UNCONNECTED , \NLW_Mram_mem1_DIA<30>_UNCONNECTED , \NLW_Mram_mem1_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<28>_UNCONNECTED , \NLW_Mram_mem1_DIA<27>_UNCONNECTED , \NLW_Mram_mem1_DIA<26>_UNCONNECTED , \NLW_Mram_mem1_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<24>_UNCONNECTED , \NLW_Mram_mem1_DIA<23>_UNCONNECTED , \NLW_Mram_mem1_DIA<22>_UNCONNECTED , \NLW_Mram_mem1_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<20>_UNCONNECTED , \NLW_Mram_mem1_DIA<19>_UNCONNECTED , \NLW_Mram_mem1_DIA<18>_UNCONNECTED , \NLW_Mram_mem1_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<16>_UNCONNECTED , \NLW_Mram_mem1_DIA<15>_UNCONNECTED , \NLW_Mram_mem1_DIA<14>_UNCONNECTED , \NLW_Mram_mem1_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<12>_UNCONNECTED , \NLW_Mram_mem1_DIA<11>_UNCONNECTED , \NLW_Mram_mem1_DIA<10>_UNCONNECTED , \NLW_Mram_mem1_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<8>_UNCONNECTED , \NLW_Mram_mem1_DIA<7>_UNCONNECTED , \NLW_Mram_mem1_DIA<6>_UNCONNECTED , \NLW_Mram_mem1_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<4>_UNCONNECTED , \NLW_Mram_mem1_DIA<3>_UNCONNECTED , \NLW_Mram_mem1_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  SRLC16E #(
    .INIT ( 16'h0007 ))
  Mshreg_half_rate_phy_rddata_sr_1_BRB0 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(phase_sel_258),
    .Q(Mshreg_half_rate_phy_rddata_sr_1_BRB0_9268),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB0_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b1 ))
  half_rate_phy_rddata_sr_1_BRB01 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_1_BRB0_9268),
    .Q(half_rate_phy_rddata_sr_1_BRB01_9269)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_r_drive_dq_3 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(\half_rate_phy_r_drive_dq[0] ),
    .Q(Mshreg_half_rate_phy_r_drive_dq_3_9270),
    .Q15(NLW_Mshreg_half_rate_phy_r_drive_dq_3_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  half_rate_phy_r_drive_dq_3 (
    .C(sdram_half_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_r_drive_dq_3_9270),
    .Q(\half_rate_phy_r_drive_dq[3] )
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_r_dfi_wrdata_en_5 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(basesoc_sdram_tfawcon_ready),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(half_rate_phy_wrdata_en_d_393),
    .Q(Mshreg_half_rate_phy_r_dfi_wrdata_en_5_9271),
    .Q15(NLW_Mshreg_half_rate_phy_r_dfi_wrdata_en_5_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  half_rate_phy_r_dfi_wrdata_en_5 (
    .C(sdram_half_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_r_dfi_wrdata_en_5_9271),
    .Q(half_rate_phy_r_dfi_wrdata_en[5])
  );
  SRLC16E #(
    .INIT ( 16'h0007 ))
  Mshreg_half_rate_phy_rddata_sr_1_BRB1 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_storage_full[0]),
    .Q(Mshreg_half_rate_phy_rddata_sr_1_BRB1_9272),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB1_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b1 ))
  half_rate_phy_rddata_sr_1_BRB11 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_1_BRB1_9272),
    .Q(half_rate_phy_rddata_sr_1_BRB11_9273)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_1_BRB2 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_dfi_p1_rddata_en_1178),
    .Q(Mshreg_half_rate_phy_rddata_sr_1_BRB2_9274),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB2_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_1_BRB2 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_1_BRB2_9274),
    .Q(half_rate_phy_rddata_sr_1_BRB2_9063)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_1_BRB3 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_dfi_p0_rddata_en_1160),
    .Q(Mshreg_half_rate_phy_rddata_sr_1_BRB3_9275),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB3_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_1_BRB3 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_1_BRB3_9275),
    .Q(half_rate_phy_rddata_sr_1_BRB3_9064)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_3_BRB12 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_csrbankarray_csrbank4_sel_basesoc_csrbankarray_interface4_bank_bus_we_AND_680_o),
    .Q(Mshreg_half_rate_phy_rddata_sr_3_BRB12_9276),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB12_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_3_BRB12 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_3_BRB12_9276),
    .Q(half_rate_phy_rddata_sr_3_BRB12_9067)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB4 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6800),
    .Q(Mshreg_new_master_rdata_valid2_BRB4_9277),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB4_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB4 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB4_9277),
    .Q(new_master_rdata_valid2_BRB4_9068)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB10 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine6_row_hit),
    .Q(Mshreg_new_master_rdata_valid2_BRB10_9278),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB10_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB10 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB10_9278),
    .Q(new_master_rdata_valid2_BRB10_9069)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB11 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1927),
    .Q(Mshreg_new_master_rdata_valid2_BRB11_9279),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB11_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB11 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB11_9279),
    .Q(new_master_rdata_valid2_BRB11_9070)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB12 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1926),
    .Q(Mshreg_new_master_rdata_valid2_BRB12_9280),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB12_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB12 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB12_9280),
    .Q(new_master_rdata_valid2_BRB12_9071)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB13 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine6_row_opened_2313),
    .Q(Mshreg_new_master_rdata_valid2_BRB13_9281),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB13_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB13 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB13_9281),
    .Q(new_master_rdata_valid2_BRB13_9072)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB14 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine6_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid2_BRB14_9282),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB14_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB14 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB14_9282),
    .Q(new_master_rdata_valid2_BRB14_9073)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB1 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6543),
    .Q(Mshreg_new_master_rdata_valid2_BRB1_9283),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB1_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB1 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB1_9283),
    .Q(new_master_rdata_valid2_BRB1_9074)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB15 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine4_row_hit),
    .Q(Mshreg_new_master_rdata_valid2_BRB15_9284),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB15_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB15 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB15_9284),
    .Q(new_master_rdata_valid2_BRB15_9075)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB16 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1835),
    .Q(Mshreg_new_master_rdata_valid2_BRB16_9285),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB16_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB16 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB16_9285),
    .Q(new_master_rdata_valid2_BRB16_9076)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB17 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1834),
    .Q(Mshreg_new_master_rdata_valid2_BRB17_9286),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB17_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB17 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB17_9286),
    .Q(new_master_rdata_valid2_BRB17_9077)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB2 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6778),
    .Q(Mshreg_new_master_rdata_valid2_BRB2_9287),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB2_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB2 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB2_9287),
    .Q(new_master_rdata_valid2_BRB2_9080)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB18 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine4_row_opened_2303),
    .Q(Mshreg_new_master_rdata_valid2_BRB18_9288),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB18_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB18 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB18_9288),
    .Q(new_master_rdata_valid2_BRB18_9078)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB19 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine4_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid2_BRB19_9289),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB19_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB19 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB19_9289),
    .Q(new_master_rdata_valid2_BRB19_9079)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB20 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine0_row_hit),
    .Q(Mshreg_new_master_rdata_valid2_BRB20_9290),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB20_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB20 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB20_9290),
    .Q(new_master_rdata_valid2_BRB20_9081)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB21 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1651),
    .Q(Mshreg_new_master_rdata_valid2_BRB21_9291),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB21_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB21 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB21_9291),
    .Q(new_master_rdata_valid2_BRB21_9082)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB22 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1650),
    .Q(Mshreg_new_master_rdata_valid2_BRB22_9292),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB22_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB22 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB22_9292),
    .Q(new_master_rdata_valid2_BRB22_9083)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB23 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine0_row_opened_2283),
    .Q(Mshreg_new_master_rdata_valid2_BRB23_9293),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB23_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB23 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB23_9293),
    .Q(new_master_rdata_valid2_BRB23_9084)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB24 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid2_BRB24_9294),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB24_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB24 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB24_9294),
    .Q(new_master_rdata_valid2_BRB24_9085)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB3 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6785),
    .Q(Mshreg_new_master_rdata_valid2_BRB3_9295),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB3_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB3 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB3_9295),
    .Q(new_master_rdata_valid2_BRB3_9086)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB25 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine1_row_hit),
    .Q(Mshreg_new_master_rdata_valid2_BRB25_9296),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB25_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB25 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB25_9296),
    .Q(new_master_rdata_valid2_BRB25_9087)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB26 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1697),
    .Q(Mshreg_new_master_rdata_valid2_BRB26_9297),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB26_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB26 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB26_9297),
    .Q(new_master_rdata_valid2_BRB26_9088)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB27 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1696),
    .Q(Mshreg_new_master_rdata_valid2_BRB27_9298),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB27_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB27 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB27_9298),
    .Q(new_master_rdata_valid2_BRB27_9089)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB28 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine1_row_opened_2288),
    .Q(Mshreg_new_master_rdata_valid2_BRB28_9299),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB28_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB28 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB28_9299),
    .Q(new_master_rdata_valid2_BRB28_9090)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB29 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid2_BRB29_9300),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB29_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB29 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB29_9300),
    .Q(new_master_rdata_valid2_BRB29_9091)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB7 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_phaseinjector2_command_storage_full[5]),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB7_9301),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB7_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB7 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB7_9301),
    .Q(half_rate_phy_rddata_sr_2_BRB7_9093)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB8 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_phaseinjector3_command_issue_re),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB8_9302),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB8_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB8 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB8_9302),
    .Q(half_rate_phy_rddata_sr_2_BRB8_9094)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB9 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_phaseinjector3_command_storage_full[5]),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB9_9303),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB9_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB9 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB9_9303),
    .Q(half_rate_phy_rddata_sr_2_BRB9_9095)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB31 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1743),
    .Q(Mshreg_new_master_rdata_valid1_BRB31_9304),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB31_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB31 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB31_9304),
    .Q(new_master_rdata_valid1_BRB31_9098)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB5 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n7039),
    .Q(Mshreg_new_master_rdata_valid1_BRB5_9305),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB5_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB5 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB5_9305),
    .Q(new_master_rdata_valid1_BRB5_9096)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB30 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine2_row_hit),
    .Q(Mshreg_new_master_rdata_valid1_BRB30_9306),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB30_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB30 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB30_9306),
    .Q(new_master_rdata_valid1_BRB30_9097)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB32 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1742),
    .Q(Mshreg_new_master_rdata_valid1_BRB32_9307),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB32_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB32 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB32_9307),
    .Q(new_master_rdata_valid1_BRB32_9099)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB33 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine2_row_opened_2293),
    .Q(Mshreg_new_master_rdata_valid1_BRB33_9308),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB33_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB33 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB33_9308),
    .Q(new_master_rdata_valid1_BRB33_9100)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB34 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid1_BRB34_9309),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB34_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB34 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB34_9309),
    .Q(new_master_rdata_valid1_BRB34_9101)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB6 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n7200),
    .Q(Mshreg_new_master_rdata_valid1_BRB6_9310),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB6_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB6 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB6_9310),
    .Q(new_master_rdata_valid1_BRB6_9102)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB35 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine5_row_hit),
    .Q(Mshreg_new_master_rdata_valid1_BRB35_9311),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB35_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB35 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB35_9311),
    .Q(new_master_rdata_valid1_BRB35_9103)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB36 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1881),
    .Q(Mshreg_new_master_rdata_valid1_BRB36_9312),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB36_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB36 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB36_9312),
    .Q(new_master_rdata_valid1_BRB36_9104)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB37 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1880),
    .Q(Mshreg_new_master_rdata_valid1_BRB37_9313),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB37_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB37 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB37_9313),
    .Q(new_master_rdata_valid1_BRB37_9105)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB38 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine5_row_opened_2308),
    .Q(Mshreg_new_master_rdata_valid1_BRB38_9314),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB38_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB38 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB38_9314),
    .Q(new_master_rdata_valid1_BRB38_9106)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB39 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine5_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid1_BRB39_9315),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB39_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB39 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB39_9315),
    .Q(new_master_rdata_valid1_BRB39_9107)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB7 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6814),
    .Q(Mshreg_new_master_rdata_valid1_BRB7_9316),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB7_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB7 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB7_9316),
    .Q(new_master_rdata_valid1_BRB7_9108)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB40 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine3_row_hit),
    .Q(Mshreg_new_master_rdata_valid1_BRB40_9317),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB40_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB40 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB40_9317),
    .Q(new_master_rdata_valid1_BRB40_9109)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB41 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1789),
    .Q(Mshreg_new_master_rdata_valid1_BRB41_9318),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB41_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB41 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB41_9318),
    .Q(new_master_rdata_valid1_BRB41_9110)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB42 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1788),
    .Q(Mshreg_new_master_rdata_valid1_BRB42_9319),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB42_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB42 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB42_9319),
    .Q(new_master_rdata_valid1_BRB42_9111)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB43 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine3_row_opened_2298),
    .Q(Mshreg_new_master_rdata_valid1_BRB43_9320),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB43_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB43 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB43_9320),
    .Q(new_master_rdata_valid1_BRB43_9112)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB45 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine7_row_hit),
    .Q(Mshreg_new_master_rdata_valid1_BRB45_9321),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB45_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB45 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB45_9321),
    .Q(new_master_rdata_valid1_BRB45_9115)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB44 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid1_BRB44_9322),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB44_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB44 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB44_9322),
    .Q(new_master_rdata_valid1_BRB44_9113)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB8 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6935),
    .Q(Mshreg_new_master_rdata_valid1_BRB8_9323),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB8_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB8 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB8_9323),
    .Q(new_master_rdata_valid1_BRB8_9114)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB46 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1973),
    .Q(Mshreg_new_master_rdata_valid1_BRB46_9324),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB46_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB46 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB46_9324),
    .Q(new_master_rdata_valid1_BRB46_9116)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB47 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1972),
    .Q(Mshreg_new_master_rdata_valid1_BRB47_9325),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB47_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB47 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB47_9325),
    .Q(new_master_rdata_valid1_BRB47_9117)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB48 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine7_row_opened_2318),
    .Q(Mshreg_new_master_rdata_valid1_BRB48_9326),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB48_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB48 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB48_9326),
    .Q(new_master_rdata_valid1_BRB48_9118)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB49 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine7_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid1_BRB49_9327),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB49_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB49 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB49_9327),
    .Q(new_master_rdata_valid1_BRB49_9119)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB5 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(phase_sel_258),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB5_9328),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB5_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB5 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB5_9328),
    .Q(half_rate_phy_rddata_sr_2_BRB5_9120)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB10 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(_n11548),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB10_9329),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB10_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB10 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB10_9329),
    .Q(half_rate_phy_rddata_sr_2_BRB10_9121)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB11 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_phaseinjector0_command_storage_full[5]),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB11_9330),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB11_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB11 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB11_9330),
    .Q(half_rate_phy_rddata_sr_2_BRB11_9122)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB13 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_phaseinjector1_command_issue_re),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB13_9331),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB13_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB13 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB13_9331),
    .Q(half_rate_phy_rddata_sr_2_BRB13_9124)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB14 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_phaseinjector1_command_storage_full[5]),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB14_9332),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB14_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB14 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB14_9332),
    .Q(half_rate_phy_rddata_sr_2_BRB14_9125)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_3_BRB4 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(\basesoc_interface_adr[0] ),
    .Q(Mshreg_half_rate_phy_rddata_sr_3_BRB4_9333),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB4_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_3_BRB4 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_3_BRB4_9333),
    .Q(half_rate_phy_rddata_sr_3_BRB4_9126)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_3_BRB15 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(\basesoc_interface_adr[2] ),
    .Q(Mshreg_half_rate_phy_rddata_sr_3_BRB15_9334),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB15_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_3_BRB15 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_3_BRB15_9334),
    .Q(half_rate_phy_rddata_sr_3_BRB15_9127)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_3_BRB16 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re_SW0_FRB_7730),
    .Q(Mshreg_half_rate_phy_rddata_sr_3_BRB16_9335),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB16_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_3_BRB16 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_3_BRB16_9335),
    .Q(half_rate_phy_rddata_sr_3_BRB16_9128)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_3_BRB18 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(\basesoc_interface_adr[3] ),
    .Q(Mshreg_half_rate_phy_rddata_sr_3_BRB18_9336),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB18_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_3_BRB18 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_3_BRB18_9336),
    .Q(half_rate_phy_rddata_sr_3_BRB18_9129)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_3_BRB19 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(\basesoc_interface_adr[4] ),
    .Q(Mshreg_half_rate_phy_rddata_sr_3_BRB19_9337),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB19_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_3_BRB19 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_3_BRB19_9337),
    .Q(half_rate_phy_rddata_sr_3_BRB19_9130)
  );
  FDSE   sys2x_rst_shift1 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(sys2x_rst),
    .Q(sys2x_rst_shift1_9338)
  );
  FDSE   sys2x_rst_shift2 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(sys2x_rst_shift1_9338),
    .S(sys2x_rst),
    .Q(sys2x_rst_shift2_9339)
  );
  FDSE   sys2x_rst_shift3 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(sys2x_rst_shift2_9339),
    .S(sys2x_rst),
    .Q(sys2x_rst_shift3_9340)
  );
  FDSE   sys2x_rst_shift4 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(sys2x_rst_shift3_9340),
    .S(sys2x_rst),
    .Q(sys2x_rst_shift4_9341)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  half_rate_phy_rddata_sr_1_BRB011 (
    .I0(half_rate_phy_rddata_sr_1_BRB01_9269),
    .I1(sys2x_rst_shift4_9341),
    .O(half_rate_phy_rddata_sr_1_BRB011_9342)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  half_rate_phy_rddata_sr_1_BRB0 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(half_rate_phy_rddata_sr_1_BRB011_9342),
    .S(sys2x_rst),
    .Q(half_rate_phy_rddata_sr_1_BRB0_9061)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  half_rate_phy_rddata_sr_1_BRB111 (
    .I0(half_rate_phy_rddata_sr_1_BRB11_9273),
    .I1(sys2x_rst_shift4_9341),
    .O(half_rate_phy_rddata_sr_1_BRB111_9343)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  half_rate_phy_rddata_sr_1_BRB1 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(half_rate_phy_rddata_sr_1_BRB111_9343),
    .S(sys2x_rst),
    .Q(half_rate_phy_rddata_sr_1_BRB1_9062)
  );
endmodule


`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

