Fitter report for adc
Thu Feb 09 10:47:16 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Other Routing Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing Summary
 35. Estimated Delay Added for Hold Timing Details
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Thu Feb 09 10:47:16 2017      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; adc                                        ;
; Top-level Entity Name              ; top                                        ;
; Family                             ; Cyclone IV E                               ;
; Device                             ; EP4CE6E22C8                                ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 745 / 6,272 ( 12 % )                       ;
;     Total combinational functions  ; 738 / 6,272 ( 12 % )                       ;
;     Dedicated logic registers      ; 122 / 6,272 ( 2 % )                        ;
; Total registers                    ; 122                                        ;
; Total pins                         ; 16 / 92 ( 17 % )                           ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0 / 276,480 ( 0 % )                        ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                             ;
; Total PLLs                         ; 0 / 2 ( 0 % )                              ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE6E22C8                           ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.36        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  36.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; cs_n     ; Missing drive strength and slew rate ;
; adc_clk  ; Missing drive strength and slew rate ;
; sel[0]   ; Missing drive strength and slew rate ;
; sel[1]   ; Missing drive strength and slew rate ;
; sel[2]   ; Missing drive strength and slew rate ;
; seg[0]   ; Missing drive strength and slew rate ;
; seg[1]   ; Missing drive strength and slew rate ;
; seg[2]   ; Missing drive strength and slew rate ;
; seg[3]   ; Missing drive strength and slew rate ;
; seg[4]   ; Missing drive strength and slew rate ;
; seg[5]   ; Missing drive strength and slew rate ;
; seg[6]   ; Missing drive strength and slew rate ;
; seg[7]   ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 905 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 905 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 895     ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/ZXOPEN2017/class/adc/output_files/adc.pin.


+--------------------------------------------------------------------+
; Fitter Resource Usage Summary                                      ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Total logic elements                        ; 745 / 6,272 ( 12 % ) ;
;     -- Combinational with no register       ; 623                  ;
;     -- Register only                        ; 7                    ;
;     -- Combinational with a register        ; 115                  ;
;                                             ;                      ;
; Logic element usage by number of LUT inputs ;                      ;
;     -- 4 input functions                    ; 173                  ;
;     -- 3 input functions                    ; 174                  ;
;     -- <=2 input functions                  ; 391                  ;
;     -- Register only                        ; 7                    ;
;                                             ;                      ;
; Logic elements by mode                      ;                      ;
;     -- normal mode                          ; 486                  ;
;     -- arithmetic mode                      ; 252                  ;
;                                             ;                      ;
; Total registers*                            ; 122 / 6,684 ( 2 % )  ;
;     -- Dedicated logic registers            ; 122 / 6,272 ( 2 % )  ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )      ;
;                                             ;                      ;
; Total LABs:  partially or completely used   ; 55 / 392 ( 14 % )    ;
; Virtual pins                                ; 0                    ;
; I/O pins                                    ; 16 / 92 ( 17 % )     ;
;     -- Clock pins                           ; 1 / 3 ( 33 % )       ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )        ;
;                                             ;                      ;
; Global signals                              ; 2                    ;
; M9Ks                                        ; 0 / 30 ( 0 % )       ;
; Total block memory bits                     ; 0 / 276,480 ( 0 % )  ;
; Total block memory implementation bits      ; 0 / 276,480 ( 0 % )  ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )       ;
; PLLs                                        ; 0 / 2 ( 0 % )        ;
; Global clocks                               ; 2 / 10 ( 20 % )      ;
; JTAGs                                       ; 0 / 1 ( 0 % )        ;
; CRC blocks                                  ; 0 / 1 ( 0 % )        ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )        ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )        ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%         ;
; Peak interconnect usage (total/H/V)         ; 4% / 3% / 4%         ;
; Maximum fan-out                             ; 129                  ;
; Highest non-global fan-out                  ; 129                  ;
; Total fan-out                               ; 2418                 ;
; Average fan-out                             ; 2.66                 ;
+---------------------------------------------+----------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 745 / 6272 ( 12 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 623                 ; 0                              ;
;     -- Register only                        ; 7                   ; 0                              ;
;     -- Combinational with a register        ; 115                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 173                 ; 0                              ;
;     -- 3 input functions                    ; 174                 ; 0                              ;
;     -- <=2 input functions                  ; 391                 ; 0                              ;
;     -- Register only                        ; 7                   ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 486                 ; 0                              ;
;     -- arithmetic mode                      ; 252                 ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 122                 ; 0                              ;
;     -- Dedicated logic registers            ; 122 / 6272 ( 2 % )  ; 0 / 6272 ( 0 % )               ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 55 / 392 ( 14 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 16                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )      ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 0                   ; 0                              ;
; Total RAM block bits                        ; 0                   ; 0                              ;
; Clock control block                         ; 2 / 12 ( 16 % )     ; 0 / 12 ( 0 % )                 ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 0                   ; 0                              ;
;     -- Registered Input Connections         ; 0                   ; 0                              ;
;     -- Output Connections                   ; 0                   ; 0                              ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 2413                ; 5                              ;
;     -- Registered Connections               ; 565                 ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 0                   ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 3                   ; 0                              ;
;     -- Output Ports                         ; 13                  ; 0                              ;
;     -- Bidir Ports                          ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                  ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; adc_in ; 87    ; 5        ; 34           ; 10           ; 7            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; clk    ; 23    ; 1        ; 0            ; 11           ; 7            ; 109                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rst_n  ; 69    ; 4        ; 30           ; 0            ; 0            ; 129                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; adc_clk ; 99    ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cs_n    ; 98    ; 6        ; 34           ; 17           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[0]  ; 127   ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[1]  ; 128   ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[2]  ; 124   ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[3]  ; 121   ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[4]  ; 120   ; 7        ; 23           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[5]  ; 126   ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[6]  ; 129   ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[7]  ; 125   ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sel[0]  ; 114   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sel[1]  ; 115   ; 7        ; 28           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sel[2]  ; 119   ; 7        ; 23           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 87       ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; adc_in                  ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 98       ; DIFFIO_R4n, INIT_DONE       ; Use as regular IO        ; cs_n                    ; Dual Purpose Pin          ;
; 99       ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO        ; adc_clk                 ; Dual Purpose Pin          ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 5 / 11 ( 45 % ) ; 2.5V          ; --           ;
; 2        ; 0 / 8 ( 0 % )   ; 2.5V          ; --           ;
; 3        ; 0 / 11 ( 0 % )  ; 2.5V          ; --           ;
; 4        ; 1 / 14 ( 7 % )  ; 2.5V          ; --           ;
; 5        ; 1 / 13 ( 8 % )  ; 2.5V          ; --           ;
; 6        ; 3 / 10 ( 30 % ) ; 2.5V          ; --           ;
; 7        ; 9 / 13 ( 69 % ) ; 2.5V          ; --           ;
; 8        ; 2 / 12 ( 17 % ) ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 50       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 52       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 53       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 54       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 55       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 66       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 97         ; 4        ; rst_n                                                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 84       ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 85       ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 121        ; 5        ; adc_in                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; cs_n                                                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 99       ; 137        ; 6        ; adc_clk                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 157        ; 7        ; sel[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ; 158        ; 7        ; sel[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; sel[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 120      ; 164        ; 7        ; seg[4]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 121      ; 165        ; 7        ; seg[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; seg[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 125      ; 174        ; 7        ; seg[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 126      ; 175        ; 7        ; seg[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 127      ; 176        ; 7        ; seg[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 128      ; 177        ; 8        ; seg[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 129      ; 178        ; 8        ; seg[6]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 136      ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 137      ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 143      ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                    ; Library Name ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                      ; 745 (0)     ; 122 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 16   ; 0            ; 623 (0)      ; 7 (0)             ; 115 (0)          ; |top                                                                                                                   ;              ;
;    |adc:adc|                              ; 111 (111)   ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (61)      ; 5 (5)             ; 45 (45)          ; |top|adc:adc                                                                                                           ;              ;
;    |post_seg7:post_seg7|                  ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |top|post_seg7:post_seg7                                                                                               ;              ;
;    |pre_seg7:pre_seg7|                    ; 569 (50)    ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 528 (12)     ; 0 (0)             ; 41 (37)          ; |top|pre_seg7:pre_seg7                                                                                                 ;              ;
;       |lpm_divide:Div0|                   ; 108 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 107 (0)      ; 0 (0)             ; 1 (0)            ; |top|pre_seg7:pre_seg7|lpm_divide:Div0                                                                                 ;              ;
;          |lpm_divide_uim:auto_generated|  ; 108 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 107 (0)      ; 0 (0)             ; 1 (0)            ; |top|pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated                                                   ;              ;
;             |sign_div_unsign_mlh:divider| ; 108 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 107 (0)      ; 0 (0)             ; 1 (0)            ; |top|pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider                       ;              ;
;                |alt_u_div_07f:divider|    ; 108 (108)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 107 (107)    ; 0 (0)             ; 1 (1)            ; |top|pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider ;              ;
;       |lpm_divide:Div1|                   ; 113 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 113 (0)      ; 0 (0)             ; 0 (0)            ; |top|pre_seg7:pre_seg7|lpm_divide:Div1                                                                                 ;              ;
;          |lpm_divide_1jm:auto_generated|  ; 113 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 113 (0)      ; 0 (0)             ; 0 (0)            ; |top|pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated                                                   ;              ;
;             |sign_div_unsign_plh:divider| ; 113 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 113 (0)      ; 0 (0)             ; 0 (0)            ; |top|pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider                       ;              ;
;                |alt_u_div_67f:divider|    ; 113 (113)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 113 (113)    ; 0 (0)             ; 0 (0)            ; |top|pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider ;              ;
;       |lpm_divide:Div2|                   ; 61 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (0)       ; 0 (0)             ; 0 (0)            ; |top|pre_seg7:pre_seg7|lpm_divide:Div2                                                                                 ;              ;
;          |lpm_divide_bkm:auto_generated|  ; 61 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (0)       ; 0 (0)             ; 0 (0)            ; |top|pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated                                                   ;              ;
;             |sign_div_unsign_3nh:divider| ; 61 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (0)       ; 0 (0)             ; 0 (0)            ; |top|pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider                       ;              ;
;                |alt_u_div_q9f:divider|    ; 61 (61)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (61)      ; 0 (0)             ; 0 (0)            ; |top|pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider ;              ;
;       |lpm_divide:Mod0|                   ; 109 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 109 (0)      ; 0 (0)             ; 0 (0)            ; |top|pre_seg7:pre_seg7|lpm_divide:Mod0                                                                                 ;              ;
;          |lpm_divide_1bm:auto_generated|  ; 109 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 109 (0)      ; 0 (0)             ; 0 (0)            ; |top|pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated                                                   ;              ;
;             |sign_div_unsign_mlh:divider| ; 109 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 109 (0)      ; 0 (0)             ; 0 (0)            ; |top|pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider                       ;              ;
;                |alt_u_div_07f:divider|    ; 109 (109)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 109 (109)    ; 0 (0)             ; 0 (0)            ; |top|pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider ;              ;
;       |lpm_divide:Mod1|                   ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |top|pre_seg7:pre_seg7|lpm_divide:Mod1                                                                                 ;              ;
;          |lpm_divide_1bm:auto_generated|  ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |top|pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated                                                   ;              ;
;             |sign_div_unsign_mlh:divider| ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |top|pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider                       ;              ;
;                |alt_u_div_07f:divider|    ; 72 (72)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (72)      ; 0 (0)             ; 0 (0)            ; |top|pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider ;              ;
;       |lpm_divide:Mod2|                   ; 38 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (0)       ; 0 (0)             ; 0 (0)            ; |top|pre_seg7:pre_seg7|lpm_divide:Mod2                                                                                 ;              ;
;          |lpm_divide_1bm:auto_generated|  ; 38 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (0)       ; 0 (0)             ; 0 (0)            ; |top|pre_seg7:pre_seg7|lpm_divide:Mod2|lpm_divide_1bm:auto_generated                                                   ;              ;
;             |sign_div_unsign_mlh:divider| ; 38 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (0)       ; 0 (0)             ; 0 (0)            ; |top|pre_seg7:pre_seg7|lpm_divide:Mod2|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider                       ;              ;
;                |alt_u_div_07f:divider|    ; 38 (38)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 0 (0)             ; 0 (0)            ; |top|pre_seg7:pre_seg7|lpm_divide:Mod2|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider ;              ;
;       |lpm_mult:Mult0|                    ; 19 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 3 (0)            ; |top|pre_seg7:pre_seg7|lpm_mult:Mult0                                                                                  ;              ;
;          |multcore:mult_core|             ; 19 (19)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 3 (3)            ; |top|pre_seg7:pre_seg7|lpm_mult:Mult0|multcore:mult_core                                                               ;              ;
;    |seg7:seg7|                            ; 60 (60)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 2 (2)             ; 32 (32)          ; |top|seg7:seg7                                                                                                         ;              ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                     ;
+---------+----------+---------------+---------------+-----------------------+-----+------+
; Name    ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------+----------+---------------+---------------+-----------------------+-----+------+
; cs_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; adc_clk ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rst_n   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; clk     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; adc_in  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
+---------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                      ;
+---------------------------------------+-------------------+---------+
; Source Pin / Fanout                   ; Pad To Core Index ; Setting ;
+---------------------------------------+-------------------+---------+
; rst_n                                 ;                   ;         ;
;      - adc:adc|adc_clk                ; 0                 ; 6       ;
;      - seg7:seg7|sel[0]               ; 0                 ; 6       ;
;      - seg7:seg7|sel[1]               ; 0                 ; 6       ;
;      - seg7:seg7|sel[2]               ; 0                 ; 6       ;
;      - seg7:seg7|data_temp[3]         ; 0                 ; 6       ;
;      - seg7:seg7|data_temp[2]         ; 0                 ; 6       ;
;      - seg7:seg7|data_temp[1]         ; 0                 ; 6       ;
;      - seg7:seg7|data_temp[0]         ; 0                 ; 6       ;
;      - adc:adc|count[0]               ; 0                 ; 6       ;
;      - adc:adc|count[1]               ; 0                 ; 6       ;
;      - adc:adc|count[2]               ; 0                 ; 6       ;
;      - adc:adc|count[3]               ; 0                 ; 6       ;
;      - adc:adc|count[4]               ; 0                 ; 6       ;
;      - adc:adc|count[5]               ; 0                 ; 6       ;
;      - adc:adc|count[6]               ; 0                 ; 6       ;
;      - adc:adc|count[7]               ; 0                 ; 6       ;
;      - adc:adc|count[8]               ; 0                 ; 6       ;
;      - adc:adc|count[9]               ; 0                 ; 6       ;
;      - adc:adc|count[10]              ; 0                 ; 6       ;
;      - adc:adc|count[11]              ; 0                 ; 6       ;
;      - adc:adc|count[12]              ; 0                 ; 6       ;
;      - adc:adc|count[13]              ; 0                 ; 6       ;
;      - adc:adc|count[14]              ; 0                 ; 6       ;
;      - adc:adc|count[15]              ; 0                 ; 6       ;
;      - adc:adc|count[16]              ; 0                 ; 6       ;
;      - adc:adc|count[17]              ; 0                 ; 6       ;
;      - adc:adc|count[18]              ; 0                 ; 6       ;
;      - adc:adc|count[19]              ; 0                 ; 6       ;
;      - adc:adc|count[20]              ; 0                 ; 6       ;
;      - adc:adc|count[21]              ; 0                 ; 6       ;
;      - adc:adc|count[22]              ; 0                 ; 6       ;
;      - adc:adc|count[23]              ; 0                 ; 6       ;
;      - adc:adc|count[24]              ; 0                 ; 6       ;
;      - adc:adc|count[25]              ; 0                 ; 6       ;
;      - adc:adc|count[26]              ; 0                 ; 6       ;
;      - adc:adc|count[27]              ; 0                 ; 6       ;
;      - adc:adc|count[28]              ; 0                 ; 6       ;
;      - adc:adc|count[29]              ; 0                 ; 6       ;
;      - adc:adc|count[30]              ; 0                 ; 6       ;
;      - adc:adc|count[31]              ; 0                 ; 6       ;
;      - seg7:seg7|count[0]             ; 0                 ; 6       ;
;      - seg7:seg7|count[1]             ; 0                 ; 6       ;
;      - seg7:seg7|count[2]             ; 0                 ; 6       ;
;      - seg7:seg7|count[3]             ; 0                 ; 6       ;
;      - seg7:seg7|count[4]             ; 0                 ; 6       ;
;      - seg7:seg7|count[5]             ; 0                 ; 6       ;
;      - seg7:seg7|count[6]             ; 0                 ; 6       ;
;      - seg7:seg7|count[7]             ; 0                 ; 6       ;
;      - seg7:seg7|count[8]             ; 0                 ; 6       ;
;      - seg7:seg7|count[9]             ; 0                 ; 6       ;
;      - seg7:seg7|count[10]            ; 0                 ; 6       ;
;      - seg7:seg7|count[11]            ; 0                 ; 6       ;
;      - seg7:seg7|count[12]            ; 0                 ; 6       ;
;      - seg7:seg7|count[13]            ; 0                 ; 6       ;
;      - seg7:seg7|count[14]            ; 0                 ; 6       ;
;      - seg7:seg7|count[15]            ; 0                 ; 6       ;
;      - seg7:seg7|count[16]            ; 0                 ; 6       ;
;      - seg7:seg7|count[17]            ; 0                 ; 6       ;
;      - seg7:seg7|count[18]            ; 0                 ; 6       ;
;      - seg7:seg7|count[19]            ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|cnt100ms[0]  ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|cnt100ms[1]  ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|cnt100ms[2]  ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|cnt100ms[3]  ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|cnt100ms[4]  ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|cnt100ms[5]  ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|cnt100ms[6]  ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|cnt100ms[7]  ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|cnt100ms[8]  ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|cnt100ms[9]  ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|cnt100ms[10] ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|cnt100ms[11] ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|cnt100ms[12] ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|cnt100ms[13] ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|cnt100ms[14] ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|cnt100ms[15] ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|cnt100ms[16] ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|cnt100ms[17] ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|cnt100ms[18] ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|cnt100ms[19] ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|cnt100ms[20] ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|cnt100ms[21] ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|cnt100ms[22] ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|cnt100ms[23] ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|cnt100ms[24] ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|cnt100ms[25] ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|data[0]      ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|data[1]      ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|data[2]      ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|data[3]      ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|data[7]      ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|data[4]      ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|data[10]     ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|data[5]      ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|data[8]      ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|data[11]     ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|data[9]      ; 0                 ; 6       ;
;      - pre_seg7:pre_seg7|data[6]      ; 0                 ; 6       ;
;      - adc:adc|cs_n                   ; 0                 ; 6       ;
;      - post_seg7:post_seg7|seg[0]~0   ; 0                 ; 6       ;
;      - post_seg7:post_seg7|seg[1]~1   ; 0                 ; 6       ;
;      - post_seg7:post_seg7|seg[2]~2   ; 0                 ; 6       ;
;      - post_seg7:post_seg7|seg[3]~3   ; 0                 ; 6       ;
;      - post_seg7:post_seg7|seg[4]~4   ; 0                 ; 6       ;
;      - post_seg7:post_seg7|seg[5]~5   ; 0                 ; 6       ;
;      - post_seg7:post_seg7|seg[6]~6   ; 0                 ; 6       ;
;      - seg7:seg7|state.010            ; 0                 ; 6       ;
;      - seg7:seg7|state.100            ; 0                 ; 6       ;
;      - seg7:seg7|state.000            ; 0                 ; 6       ;
;      - seg7:seg7|clk_1k               ; 0                 ; 6       ;
;      - seg7:seg7|state.011            ; 0                 ; 6       ;
;      - seg7:seg7|state.101            ; 0                 ; 6       ;
;      - seg7:seg7|state.001            ; 0                 ; 6       ;
;      - adc:adc|data[5]                ; 0                 ; 6       ;
;      - adc:adc|data[7]                ; 0                 ; 6       ;
;      - adc:adc|data[6]                ; 0                 ; 6       ;
;      - adc:adc|data[4]                ; 0                 ; 6       ;
;      - adc:adc|data[3]                ; 0                 ; 6       ;
;      - adc:adc|data[2]                ; 0                 ; 6       ;
;      - adc:adc|data[1]                ; 0                 ; 6       ;
;      - adc:adc|data[0]                ; 0                 ; 6       ;
;      - adc:adc|temp[5]                ; 0                 ; 6       ;
;      - adc:adc|temp[7]                ; 0                 ; 6       ;
;      - adc:adc|temp[6]                ; 0                 ; 6       ;
;      - adc:adc|temp[4]                ; 0                 ; 6       ;
;      - adc:adc|temp[3]                ; 0                 ; 6       ;
;      - adc:adc|temp[2]                ; 0                 ; 6       ;
;      - adc:adc|temp[1]                ; 0                 ; 6       ;
;      - adc:adc|temp[0]                ; 0                 ; 6       ;
; clk                                   ;                   ;         ;
; adc_in                                ;                   ;         ;
;      - adc:adc|temp[5]~0              ; 1                 ; 6       ;
;      - adc:adc|temp[7]~1              ; 1                 ; 6       ;
;      - adc:adc|temp[6]~2              ; 1                 ; 6       ;
;      - adc:adc|temp[4]~3              ; 1                 ; 6       ;
;      - adc:adc|temp[3]~4              ; 1                 ; 6       ;
;      - adc:adc|temp[2]~5              ; 1                 ; 6       ;
;      - adc:adc|temp[1]~6              ; 1                 ; 6       ;
;      - adc:adc|temp[0]~7              ; 1                 ; 6       ;
+---------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                          ;
+-------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                          ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; adc:adc|Equal16~2             ; LCCOMB_X17_Y12_N12 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:adc|LessThan0~9           ; LCCOMB_X16_Y14_N16 ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clk                           ; PIN_23             ; 109     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; pre_seg7:pre_seg7|LessThan0~8 ; LCCOMB_X12_Y10_N14 ; 38      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; rst_n                         ; PIN_69             ; 129     ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; seg7:seg7|LessThan0~6         ; LCCOMB_X30_Y13_N8  ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; seg7:seg7|clk_1k              ; FF_X30_Y12_N25     ; 13      ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
+-------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                              ;
+------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name             ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk              ; PIN_23         ; 109     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; seg7:seg7|clk_1k ; FF_X30_Y12_N25 ; 13      ; 2                                    ; Global Clock         ; GCLK9            ; --                        ;
+------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                           ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; rst_n~input                                                                                                                                    ; 129     ;
; pre_seg7:pre_seg7|LessThan0~8                                                                                                                  ; 38      ;
; adc:adc|LessThan0~9                                                                                                                            ; 32      ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_9_result_int[10]~14  ; 25      ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_9_result_int[8]~12   ; 22      ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_8_result_int[8]~12   ; 22      ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_7_result_int[8]~12   ; 22      ;
; seg7:seg7|LessThan0~6                                                                                                                          ; 21      ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_6_result_int[7]~10   ; 20      ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_10_result_int[11]~16 ; 17      ;
; pre_seg7:pre_seg7|data[3]                                                                                                                      ; 15      ;
; pre_seg7:pre_seg7|data[4]                                                                                                                      ; 15      ;
; pre_seg7:pre_seg7|data[5]                                                                                                                      ; 15      ;
; pre_seg7:pre_seg7|data[6]                                                                                                                      ; 15      ;
; adc:adc|count[3]                                                                                                                               ; 15      ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_8_result_int[5]~8    ; 14      ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_7_result_int[5]~8    ; 14      ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_10_result_int[8]~12  ; 14      ;
; pre_seg7:pre_seg7|data[7]                                                                                                                      ; 14      ;
; pre_seg7:pre_seg7|data[8]                                                                                                                      ; 14      ;
; adc:adc|count[0]                                                                                                                               ; 14      ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[5]~8    ; 13      ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_6_result_int[5]~8    ; 13      ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_5_result_int[5]~8    ; 13      ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_4_result_int[5]~8    ; 13      ;
; adc:adc|count[5]                                                                                                                               ; 13      ;
; adc:adc|count[7]                                                                                                                               ; 13      ;
; adc:adc|count[8]                                                                                                                               ; 13      ;
; adc:adc|data[4]                                                                                                                                ; 12      ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_3_result_int[4]~6    ; 12      ;
; pre_seg7:pre_seg7|data[9]                                                                                                                      ; 12      ;
; pre_seg7:pre_seg7|data[10]                                                                                                                     ; 12      ;
; adc:adc|count[6]                                                                                                                               ; 12      ;
; adc:adc|count[2]                                                                                                                               ; 12      ;
; adc:adc|count[4]                                                                                                                               ; 12      ;
; adc:adc|data[5]                                                                                                                                ; 11      ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_6_result_int[5]~8    ; 11      ;
; pre_seg7:pre_seg7|lpm_divide:Mod2|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[5]~8    ; 11      ;
; adc:adc|count[1]                                                                                                                               ; 11      ;
; adc:adc|data[6]                                                                                                                                ; 10      ;
; adc:adc|Equal16~2                                                                                                                              ; 10      ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[5]~8    ; 10      ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_8_result_int[5]~8    ; 10      ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_7_result_int[5]~8    ; 10      ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_6_result_int[5]~8    ; 10      ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_5_result_int[5]~8    ; 10      ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_4_result_int[5]~8    ; 10      ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_3_result_int[4]~6    ; 10      ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[5]~8    ; 10      ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_8_result_int[5]~8    ; 10      ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_7_result_int[5]~8    ; 10      ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_10_result_int[5]~8   ; 10      ;
; adc:adc|data[0]                                                                                                                                ; 9       ;
; adc:adc|data[1]                                                                                                                                ; 9       ;
; adc:adc|data[7]                                                                                                                                ; 9       ;
; adc:adc|Equal0~4                                                                                                                               ; 9       ;
; seg7:seg7|sel[2]                                                                                                                               ; 9       ;
; seg7:seg7|sel[1]                                                                                                                               ; 9       ;
; pre_seg7:pre_seg7|data[2]                                                                                                                      ; 9       ;
; adc_in~input                                                                                                                                   ; 8       ;
; adc:adc|data[2]                                                                                                                                ; 8       ;
; seg7:seg7|data_temp[0]~0                                                                                                                       ; 8       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_10_result_int[5]~8   ; 8       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_10_result_int[5]~8   ; 8       ;
; pre_seg7:pre_seg7|lpm_divide:Mod2|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_10_result_int[5]~8   ; 8       ;
; pre_seg7:pre_seg7|data[11]                                                                                                                     ; 8       ;
; adc:adc|data[3]                                                                                                                                ; 7       ;
; seg7:seg7|data_temp[0]~1                                                                                                                       ; 7       ;
; seg7:seg7|state.100                                                                                                                            ; 7       ;
; seg7:seg7|state.010                                                                                                                            ; 7       ;
; seg7:seg7|data_temp[3]                                                                                                                         ; 7       ;
; seg7:seg7|data_temp[2]                                                                                                                         ; 7       ;
; seg7:seg7|data_temp[1]                                                                                                                         ; 7       ;
; seg7:seg7|data_temp[0]                                                                                                                         ; 7       ;
; seg7:seg7|state.101                                                                                                                            ; 6       ;
; pre_seg7:pre_seg7|data[1]                                                                                                                      ; 5       ;
; seg7:seg7|state.011                                                                                                                            ; 4       ;
; pre_seg7:pre_seg7|lpm_divide:Mod2|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_11_result_int[5]~10  ; 4       ;
; adc:adc|count[9]                                                                                                                               ; 4       ;
; adc:adc|count[10]                                                                                                                              ; 4       ;
; adc:adc|Equal10~2                                                                                                                              ; 3       ;
; adc:adc|Equal3~0                                                                                                                               ; 3       ;
; adc:adc|Equal16~1                                                                                                                              ; 3       ;
; adc:adc|LessThan0~4                                                                                                                            ; 3       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_11_result_int[5]~8   ; 3       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_11_result_int[5]~8   ; 3       ;
; adc:adc|count[31]                                                                                                                              ; 3       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[52]~104             ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[47]~103             ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[52]~140             ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[47]~139             ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[42]~138             ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[37]~137             ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[32]~136             ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[27]~135             ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[22]~134             ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[51]~102             ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[36]~99              ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[37]~98              ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[47]~138             ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[42]~137             ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[37]~136             ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[32]~135             ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[27]~134             ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[22]~133             ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod2|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[51]~43              ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod2|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[52]~42              ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[74]~152             ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[66]~151             ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[67]~150             ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[59]~149             ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[60]~148             ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[61]~147             ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[42]~94              ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[75]~141             ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[76]~140             ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[77]~139             ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[68]~137             ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[69]~136             ; 2       ;
; adc:adc|Equal0~10                                                                                                                              ; 2       ;
; adc:adc|temp[0]                                                                                                                                ; 2       ;
; adc:adc|temp[1]                                                                                                                                ; 2       ;
; adc:adc|temp[2]                                                                                                                                ; 2       ;
; adc:adc|temp[3]                                                                                                                                ; 2       ;
; adc:adc|temp[4]                                                                                                                                ; 2       ;
; adc:adc|temp[6]                                                                                                                                ; 2       ;
; adc:adc|temp[7]                                                                                                                                ; 2       ;
; adc:adc|temp[5]                                                                                                                                ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[51]~125             ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[51]~124             ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[52]~123             ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[51]~91              ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[52]~90              ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[50]~88              ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[50]~87              ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod2|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[50]~36              ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod2|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[50]~35              ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod2|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[51]~34              ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod2|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[52]~33              ; 2       ;
; seg7:seg7|state.000                                                                                                                            ; 2       ;
; adc:adc|WideNor0~4                                                                                                                             ; 2       ;
; adc:adc|Equal17~0                                                                                                                              ; 2       ;
; adc:adc|WideNor0~3                                                                                                                             ; 2       ;
; adc:adc|Selector0~2                                                                                                                            ; 2       ;
; adc:adc|Equal5~0                                                                                                                               ; 2       ;
; adc:adc|Equal0~7                                                                                                                               ; 2       ;
; adc:adc|Equal11~1                                                                                                                              ; 2       ;
; adc:adc|Equal13~1                                                                                                                              ; 2       ;
; adc:adc|Equal13~0                                                                                                                              ; 2       ;
; adc:adc|Equal7~2                                                                                                                               ; 2       ;
; adc:adc|Equal15~0                                                                                                                              ; 2       ;
; adc:adc|Equal9~1                                                                                                                               ; 2       ;
; adc:adc|Equal9~0                                                                                                                               ; 2       ;
; adc:adc|Equal3~2                                                                                                                               ; 2       ;
; adc:adc|Equal3~1                                                                                                                               ; 2       ;
; adc:adc|Equal1~2                                                                                                                               ; 2       ;
; adc:adc|Equal1~1                                                                                                                               ; 2       ;
; adc:adc|Equal1~0                                                                                                                               ; 2       ;
; adc:adc|Equal2~1                                                                                                                               ; 2       ;
; adc:adc|Equal2~0                                                                                                                               ; 2       ;
; adc:adc|Equal8~0                                                                                                                               ; 2       ;
; adc:adc|LessThan0~6                                                                                                                            ; 2       ;
; adc:adc|LessThan0~5                                                                                                                            ; 2       ;
; seg7:seg7|sel[0]                                                                                                                               ; 2       ;
; adc:adc|adc_clk                                                                                                                                ; 2       ;
; adc:adc|cs_n                                                                                                                                   ; 2       ;
; pre_seg7:pre_seg7|cnt100ms[25]                                                                                                                 ; 2       ;
; pre_seg7:pre_seg7|cnt100ms[24]                                                                                                                 ; 2       ;
; pre_seg7:pre_seg7|cnt100ms[23]                                                                                                                 ; 2       ;
; pre_seg7:pre_seg7|cnt100ms[22]                                                                                                                 ; 2       ;
; pre_seg7:pre_seg7|cnt100ms[21]                                                                                                                 ; 2       ;
; pre_seg7:pre_seg7|cnt100ms[20]                                                                                                                 ; 2       ;
; pre_seg7:pre_seg7|cnt100ms[14]                                                                                                                 ; 2       ;
; pre_seg7:pre_seg7|cnt100ms[13]                                                                                                                 ; 2       ;
; pre_seg7:pre_seg7|cnt100ms[12]                                                                                                                 ; 2       ;
; pre_seg7:pre_seg7|cnt100ms[11]                                                                                                                 ; 2       ;
; pre_seg7:pre_seg7|cnt100ms[10]                                                                                                                 ; 2       ;
; pre_seg7:pre_seg7|cnt100ms[9]                                                                                                                  ; 2       ;
; pre_seg7:pre_seg7|cnt100ms[8]                                                                                                                  ; 2       ;
; pre_seg7:pre_seg7|cnt100ms[7]                                                                                                                  ; 2       ;
; pre_seg7:pre_seg7|cnt100ms[6]                                                                                                                  ; 2       ;
; pre_seg7:pre_seg7|cnt100ms[5]                                                                                                                  ; 2       ;
; pre_seg7:pre_seg7|cnt100ms[4]                                                                                                                  ; 2       ;
; pre_seg7:pre_seg7|cnt100ms[3]                                                                                                                  ; 2       ;
; pre_seg7:pre_seg7|cnt100ms[2]                                                                                                                  ; 2       ;
; pre_seg7:pre_seg7|cnt100ms[1]                                                                                                                  ; 2       ;
; pre_seg7:pre_seg7|cnt100ms[0]                                                                                                                  ; 2       ;
; pre_seg7:pre_seg7|cnt100ms[17]                                                                                                                 ; 2       ;
; pre_seg7:pre_seg7|cnt100ms[15]                                                                                                                 ; 2       ;
; pre_seg7:pre_seg7|cnt100ms[16]                                                                                                                 ; 2       ;
; pre_seg7:pre_seg7|cnt100ms[19]                                                                                                                 ; 2       ;
; pre_seg7:pre_seg7|cnt100ms[18]                                                                                                                 ; 2       ;
; seg7:seg7|count[19]                                                                                                                            ; 2       ;
; seg7:seg7|count[14]                                                                                                                            ; 2       ;
; seg7:seg7|count[13]                                                                                                                            ; 2       ;
; seg7:seg7|count[8]                                                                                                                             ; 2       ;
; seg7:seg7|count[7]                                                                                                                             ; 2       ;
; seg7:seg7|count[6]                                                                                                                             ; 2       ;
; seg7:seg7|count[5]                                                                                                                             ; 2       ;
; seg7:seg7|count[4]                                                                                                                             ; 2       ;
; seg7:seg7|count[3]                                                                                                                             ; 2       ;
; seg7:seg7|count[2]                                                                                                                             ; 2       ;
; seg7:seg7|count[1]                                                                                                                             ; 2       ;
; seg7:seg7|count[0]                                                                                                                             ; 2       ;
; seg7:seg7|count[12]                                                                                                                            ; 2       ;
; seg7:seg7|count[11]                                                                                                                            ; 2       ;
; seg7:seg7|count[10]                                                                                                                            ; 2       ;
; seg7:seg7|count[9]                                                                                                                             ; 2       ;
; seg7:seg7|count[18]                                                                                                                            ; 2       ;
; seg7:seg7|count[17]                                                                                                                            ; 2       ;
; seg7:seg7|count[16]                                                                                                                            ; 2       ;
; seg7:seg7|count[15]                                                                                                                            ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[2]~2    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[1]~0    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_8_result_int[2]~2    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_8_result_int[1]~0    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_7_result_int[2]~2    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_7_result_int[1]~0    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_6_result_int[2]~2    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_6_result_int[1]~0    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_5_result_int[2]~2    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_5_result_int[1]~0    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_4_result_int[2]~2    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_4_result_int[1]~0    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_3_result_int[2]~2    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_3_result_int[1]~0    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[2]~2    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[1]~0    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_8_result_int[2]~2    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_8_result_int[1]~0    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_7_result_int[2]~2    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_7_result_int[1]~0    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_6_result_int[0]~10   ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_6_result_int[2]~2    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_6_result_int[1]~0    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_9_result_int[8]~10   ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_9_result_int[7]~8    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_9_result_int[6]~6    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_9_result_int[5]~4    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_9_result_int[4]~2    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_9_result_int[3]~0    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[2]~2    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[1]~0    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_8_result_int[2]~2    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_8_result_int[1]~0    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_7_result_int[2]~2    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_7_result_int[1]~0    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_6_result_int[2]~2    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_6_result_int[1]~0    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_5_result_int[2]~2    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_5_result_int[1]~0    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_4_result_int[2]~2    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_4_result_int[1]~0    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_3_result_int[2]~2    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_3_result_int[1]~0    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod2|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[0]~10   ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod2|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[2]~2    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Mod2|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[1]~0    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_11_result_int[8]~12  ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_9_result_int[1]~14   ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_9_result_int[5]~6    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_9_result_int[4]~4    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_9_result_int[3]~2    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_9_result_int[2]~0    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_8_result_int[1]~14   ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_8_result_int[5]~6    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_8_result_int[4]~4    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_8_result_int[3]~2    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_8_result_int[2]~0    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_7_result_int[1]~14   ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_7_result_int[5]~6    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_7_result_int[4]~4    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_7_result_int[3]~2    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_7_result_int[2]~0    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_6_result_int[5]~6    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_6_result_int[4]~4    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_6_result_int[3]~2    ; 2       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_6_result_int[2]~0    ; 2       ;
; adc:adc|count[30]                                                                                                                              ; 2       ;
; adc:adc|count[29]                                                                                                                              ; 2       ;
; adc:adc|count[28]                                                                                                                              ; 2       ;
; adc:adc|count[27]                                                                                                                              ; 2       ;
; adc:adc|count[26]                                                                                                                              ; 2       ;
; adc:adc|count[25]                                                                                                                              ; 2       ;
; adc:adc|count[24]                                                                                                                              ; 2       ;
; adc:adc|count[23]                                                                                                                              ; 2       ;
; adc:adc|count[22]                                                                                                                              ; 2       ;
; adc:adc|count[21]                                                                                                                              ; 2       ;
; adc:adc|count[20]                                                                                                                              ; 2       ;
; adc:adc|count[19]                                                                                                                              ; 2       ;
; adc:adc|count[18]                                                                                                                              ; 2       ;
; adc:adc|count[17]                                                                                                                              ; 2       ;
; adc:adc|count[16]                                                                                                                              ; 2       ;
; adc:adc|count[15]                                                                                                                              ; 2       ;
; adc:adc|count[14]                                                                                                                              ; 2       ;
; adc:adc|count[13]                                                                                                                              ; 2       ;
; adc:adc|count[12]                                                                                                                              ; 2       ;
; adc:adc|count[11]                                                                                                                              ; 2       ;
; seg7:seg7|state.001~0                                                                                                                          ; 1       ;
; seg7:seg7|state.000~0                                                                                                                          ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[23]~133             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[46]~101             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[41]~100             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[38]~97              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[114]~81             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[115]~80             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[116]~79             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[117]~78             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[118]~77             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[119]~76             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[52]~139             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[23]~132             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod2|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[53]~41              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[82]~153             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[62]~146             ; 1       ;
; seg7:seg7|Selector1~6                                                                                                                          ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[53]~132             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[48]~131             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[43]~130             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[38]~129             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[33]~128             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[28]~127             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[53]~96              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[48]~95              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[43]~93              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[53]~131             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[48]~130             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[43]~129             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[38]~128             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[33]~127             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[28]~126             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[83]~145             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[84]~144             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[85]~143             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[86]~142             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[78]~138             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[70]~135             ; 1       ;
; adc:adc|Equal0~11                                                                                                                              ; 1       ;
; adc:adc|temp[0]~7                                                                                                                              ; 1       ;
; adc:adc|temp[1]~6                                                                                                                              ; 1       ;
; adc:adc|temp[2]~5                                                                                                                              ; 1       ;
; adc:adc|temp[3]~4                                                                                                                              ; 1       ;
; adc:adc|temp[4]~3                                                                                                                              ; 1       ;
; adc:adc|temp[6]~2                                                                                                                              ; 1       ;
; adc:adc|temp[7]~1                                                                                                                              ; 1       ;
; adc:adc|temp[5]~0                                                                                                                              ; 1       ;
; pre_seg7:pre_seg7|LessThan0~7                                                                                                                  ; 1       ;
; pre_seg7:pre_seg7|LessThan0~6                                                                                                                  ; 1       ;
; pre_seg7:pre_seg7|LessThan0~5                                                                                                                  ; 1       ;
; pre_seg7:pre_seg7|LessThan0~4                                                                                                                  ; 1       ;
; pre_seg7:pre_seg7|LessThan0~3                                                                                                                  ; 1       ;
; pre_seg7:pre_seg7|LessThan0~2                                                                                                                  ; 1       ;
; pre_seg7:pre_seg7|LessThan0~1                                                                                                                  ; 1       ;
; pre_seg7:pre_seg7|LessThan0~0                                                                                                                  ; 1       ;
; pre_seg7:pre_seg7|lpm_mult:Mult0|multcore:mult_core|romout[0][7]~12                                                                            ; 1       ;
; pre_seg7:pre_seg7|lpm_mult:Mult0|multcore:mult_core|romout[0][8]                                                                               ; 1       ;
; pre_seg7:pre_seg7|lpm_mult:Mult0|multcore:mult_core|romout[0][9]                                                                               ; 1       ;
; pre_seg7:pre_seg7|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~11                                                                           ; 1       ;
; pre_seg7:pre_seg7|lpm_mult:Mult0|multcore:mult_core|romout[0][11]~10                                                                           ; 1       ;
; pre_seg7:pre_seg7|lpm_mult:Mult0|multcore:mult_core|romout[1][7]~9                                                                             ; 1       ;
; pre_seg7:pre_seg7|lpm_mult:Mult0|multcore:mult_core|romout[0][12]~8                                                                            ; 1       ;
; pre_seg7:pre_seg7|lpm_mult:Mult0|multcore:mult_core|romout[1][8]~7                                                                             ; 1       ;
; pre_seg7:pre_seg7|lpm_mult:Mult0|multcore:mult_core|romout[0][13]                                                                              ; 1       ;
; pre_seg7:pre_seg7|lpm_mult:Mult0|multcore:mult_core|romout[1][9]~6                                                                             ; 1       ;
; pre_seg7:pre_seg7|lpm_mult:Mult0|multcore:mult_core|romout[0][14]~5                                                                            ; 1       ;
; pre_seg7:pre_seg7|lpm_mult:Mult0|multcore:mult_core|romout[1][10]~4                                                                            ; 1       ;
; pre_seg7:pre_seg7|lpm_mult:Mult0|multcore:mult_core|_~2                                                                                        ; 1       ;
; pre_seg7:pre_seg7|lpm_mult:Mult0|multcore:mult_core|romout[1][11]~3                                                                            ; 1       ;
; pre_seg7:pre_seg7|lpm_mult:Mult0|multcore:mult_core|romout[1][12]~2                                                                            ; 1       ;
; pre_seg7:pre_seg7|lpm_mult:Mult0|multcore:mult_core|romout[1][13]~1                                                                            ; 1       ;
; pre_seg7:pre_seg7|lpm_mult:Mult0|multcore:mult_core|romout[1][14]~0                                                                            ; 1       ;
; pre_seg7:pre_seg7|lpm_mult:Mult0|multcore:mult_core|_~1                                                                                        ; 1       ;
; pre_seg7:pre_seg7|lpm_mult:Mult0|multcore:mult_core|_~0                                                                                        ; 1       ;
; seg7:seg7|clk_1k~0                                                                                                                             ; 1       ;
; seg7:seg7|LessThan0~5                                                                                                                          ; 1       ;
; seg7:seg7|LessThan0~4                                                                                                                          ; 1       ;
; seg7:seg7|LessThan0~3                                                                                                                          ; 1       ;
; seg7:seg7|LessThan0~2                                                                                                                          ; 1       ;
; seg7:seg7|LessThan0~1                                                                                                                          ; 1       ;
; seg7:seg7|LessThan0~0                                                                                                                          ; 1       ;
; seg7:seg7|state.001                                                                                                                            ; 1       ;
; adc:adc|LessThan0~8                                                                                                                            ; 1       ;
; adc:adc|LessThan0~7                                                                                                                            ; 1       ;
; adc:adc|Equal0~9                                                                                                                               ; 1       ;
; seg7:seg7|Selector0~4                                                                                                                          ; 1       ;
; seg7:seg7|Selector0~3                                                                                                                          ; 1       ;
; seg7:seg7|Selector0~2                                                                                                                          ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod2|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[58]~40              ; 1       ;
; seg7:seg7|Selector0~1                                                                                                                          ; 1       ;
; seg7:seg7|Selector0~0                                                                                                                          ; 1       ;
; seg7:seg7|Selector1~5                                                                                                                          ; 1       ;
; seg7:seg7|Selector1~4                                                                                                                          ; 1       ;
; seg7:seg7|Selector1~3                                                                                                                          ; 1       ;
; seg7:seg7|Selector1~2                                                                                                                          ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod2|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[57]~39              ; 1       ;
; seg7:seg7|Selector2~2                                                                                                                          ; 1       ;
; seg7:seg7|Selector2~1                                                                                                                          ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[56]~126             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[53]~122             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[50]~121             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[50]~120             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[45]~119             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[45]~118             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[46]~117             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[46]~116             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[47]~115             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[48]~114             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[40]~113             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[40]~112             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[41]~111             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[41]~110             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[42]~109             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[43]~108             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[35]~107             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[35]~106             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[36]~105             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[36]~104             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[37]~103             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[38]~102             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[30]~101             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[30]~100             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[31]~99              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[31]~98              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[32]~97              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[33]~96              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[25]~95              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[25]~94              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[26]~93              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[26]~92              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[27]~91              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[28]~90              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[20]~89              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[20]~88              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[21]~87              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[21]~86              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[22]~85              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[23]~84              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[15]~83              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[15]~82              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[16]~81              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[16]~80              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[17]~79              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[17]~78              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[18]~77              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[18]~76              ; 1       ;
; seg7:seg7|Selector2~0                                                                                                                          ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod2|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[56]~38              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[56]~92              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[53]~89              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[45]~86              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[45]~85              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[46]~84              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[47]~83              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[48]~82              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[40]~81              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[40]~80              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[41]~79              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[42]~78              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[43]~77              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[35]~76              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[35]~75              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[36]~74              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[37]~73              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[38]~72              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[30]~71              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[30]~70              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[31]~69              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[31]~68              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[32]~67              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[32]~66              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[33]~65              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[33]~64              ; 1       ;
; seg7:seg7|Selector3~2                                                                                                                          ; 1       ;
; seg7:seg7|Selector3~1                                                                                                                          ; 1       ;
; seg7:seg7|Selector3~0                                                                                                                          ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[112]~75             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[100]~74             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[100]~73             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[112]~72             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[113]~71             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[113]~70             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[114]~69             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[115]~68             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[116]~67             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[117]~66             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[118]~65             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[119]~64             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[101]~63             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[101]~62             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[102]~61             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[102]~60             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[103]~59             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[103]~58             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[104]~57             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[104]~56             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[105]~55             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[105]~54             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[106]~53             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[106]~52             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[107]~51             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[107]~50             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[108]~49             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[108]~48             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[50]~125             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[50]~124             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[51]~123             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[51]~122             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[52]~121             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[53]~120             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[45]~119             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[45]~118             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[46]~117             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[46]~116             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[47]~115             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[48]~114             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[40]~113             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[40]~112             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[41]~111             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[41]~110             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[42]~109             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[43]~108             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[35]~107             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[35]~106             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[36]~105             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[36]~104             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[37]~103             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[38]~102             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[30]~101             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[30]~100             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[31]~99              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[31]~98              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[32]~97              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[33]~96              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[25]~95              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[25]~94              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[26]~93              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[26]~92              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[27]~91              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[28]~90              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[20]~89              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[20]~88              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[21]~87              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[21]~86              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[22]~85              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[23]~84              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[15]~83              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[15]~82              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[16]~81              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[16]~80              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[17]~79              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[17]~78              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[18]~77              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[18]~76              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod2|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[55]~37              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod2|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[53]~32              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod2|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[45]~31              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod2|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[45]~30              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod2|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[46]~29              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod2|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[46]~28              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod2|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[47]~27              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod2|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[47]~26              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod2|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[48]~25              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod2|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|StageOut[48]~24              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[81]~134             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[72]~133             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[72]~132             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[81]~131             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[82]~130             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[83]~129             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[84]~128             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[85]~127             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[86]~126             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[73]~125             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[64]~124             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[64]~123             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[73]~122             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[74]~121             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[75]~120             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[76]~119             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[77]~118             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[78]~117             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[65]~116             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[56]~115             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[56]~114             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[65]~113             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[66]~112             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[67]~111             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[68]~110             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[69]~109             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[70]~108             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[57]~107             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[48]~106             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[48]~105             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[57]~104             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[58]~103             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[58]~102             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[59]~101             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[60]~100             ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[61]~99              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[62]~98              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[49]~97              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[49]~96              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[50]~95              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[50]~94              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[51]~93              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[51]~92              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[52]~91              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[52]~90              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[53]~89              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[53]~88              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[54]~87              ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[54]~86              ; 1       ;
; seg7:seg7|sel~5                                                                                                                                ; 1       ;
; seg7:seg7|sel~4                                                                                                                                ; 1       ;
; seg7:seg7|clk_1k                                                                                                                               ; 1       ;
; seg7:seg7|WideOr0~0                                                                                                                            ; 1       ;
; adc:adc|Selector0~4                                                                                                                            ; 1       ;
; adc:adc|Selector0~3                                                                                                                            ; 1       ;
; adc:adc|Selector1~0                                                                                                                            ; 1       ;
; adc:adc|Equal0~8                                                                                                                               ; 1       ;
; adc:adc|WideNor0~2                                                                                                                             ; 1       ;
; adc:adc|Equal2~2                                                                                                                               ; 1       ;
; adc:adc|Equal4~1                                                                                                                               ; 1       ;
; adc:adc|Equal4~0                                                                                                                               ; 1       ;
; adc:adc|WideNor0~1                                                                                                                             ; 1       ;
; adc:adc|Equal6~0                                                                                                                               ; 1       ;
; adc:adc|Equal0~6                                                                                                                               ; 1       ;
; adc:adc|Equal11~0                                                                                                                              ; 1       ;
; adc:adc|Selector0~1                                                                                                                            ; 1       ;
; adc:adc|Equal7~1                                                                                                                               ; 1       ;
; adc:adc|Equal7~0                                                                                                                               ; 1       ;
; adc:adc|Selector0~0                                                                                                                            ; 1       ;
; adc:adc|WideNor0~0                                                                                                                             ; 1       ;
; adc:adc|Equal8~2                                                                                                                               ; 1       ;
; adc:adc|Equal8~1                                                                                                                               ; 1       ;
; adc:adc|Equal12~0                                                                                                                              ; 1       ;
; adc:adc|Equal10~1                                                                                                                              ; 1       ;
; adc:adc|Equal10~0                                                                                                                              ; 1       ;
; adc:adc|Equal0~5                                                                                                                               ; 1       ;
; adc:adc|Equal16~0                                                                                                                              ; 1       ;
; adc:adc|LessThan0~3                                                                                                                            ; 1       ;
; adc:adc|LessThan0~2                                                                                                                            ; 1       ;
; adc:adc|LessThan0~1                                                                                                                            ; 1       ;
; adc:adc|LessThan0~0                                                                                                                            ; 1       ;
; post_seg7:post_seg7|Mux0~0                                                                                                                     ; 1       ;
; post_seg7:post_seg7|seg[6]~6                                                                                                                   ; 1       ;
; seg7:seg7|WideOr1~0                                                                                                                            ; 1       ;
; post_seg7:post_seg7|seg[5]~5                                                                                                                   ; 1       ;
; seg7:seg7|WideOr2~0                                                                                                                            ; 1       ;
; post_seg7:post_seg7|seg[4]~4                                                                                                                   ; 1       ;
; seg7:seg7|WideOr3~0                                                                                                                            ; 1       ;
; post_seg7:post_seg7|seg[3]~3                                                                                                                   ; 1       ;
; seg7:seg7|WideOr4~0                                                                                                                            ; 1       ;
; post_seg7:post_seg7|seg[2]~2                                                                                                                   ; 1       ;
; seg7:seg7|WideOr5~0                                                                                                                            ; 1       ;
; post_seg7:post_seg7|seg[1]~1                                                                                                                   ; 1       ;
; seg7:seg7|WideOr6~0                                                                                                                            ; 1       ;
; post_seg7:post_seg7|seg[0]~0                                                                                                                   ; 1       ;
; seg7:seg7|WideOr7~0                                                                                                                            ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[25]~76                                                                                                              ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[24]~75                                                                                                              ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[24]~74                                                                                                              ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[23]~73                                                                                                              ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[23]~72                                                                                                              ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[22]~71                                                                                                              ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[22]~70                                                                                                              ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[21]~69                                                                                                              ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[21]~68                                                                                                              ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[20]~67                                                                                                              ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[20]~66                                                                                                              ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[19]~65                                                                                                              ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[19]~64                                                                                                              ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[18]~63                                                                                                              ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[18]~62                                                                                                              ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[17]~61                                                                                                              ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[17]~60                                                                                                              ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[16]~59                                                                                                              ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[16]~58                                                                                                              ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[15]~57                                                                                                              ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[15]~56                                                                                                              ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[14]~55                                                                                                              ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[14]~54                                                                                                              ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[13]~53                                                                                                              ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[13]~52                                                                                                              ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[12]~51                                                                                                              ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[12]~50                                                                                                              ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[11]~49                                                                                                              ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[11]~48                                                                                                              ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[10]~47                                                                                                              ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[10]~46                                                                                                              ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[9]~45                                                                                                               ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[9]~44                                                                                                               ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[8]~43                                                                                                               ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[8]~42                                                                                                               ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[7]~41                                                                                                               ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[7]~40                                                                                                               ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[6]~39                                                                                                               ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[6]~38                                                                                                               ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[5]~37                                                                                                               ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[5]~36                                                                                                               ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[4]~35                                                                                                               ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[4]~34                                                                                                               ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[3]~33                                                                                                               ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[3]~32                                                                                                               ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[2]~31                                                                                                               ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[2]~30                                                                                                               ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[1]~29                                                                                                               ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[1]~28                                                                                                               ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[0]~27                                                                                                               ; 1       ;
; pre_seg7:pre_seg7|cnt100ms[0]~26                                                                                                               ; 1       ;
; seg7:seg7|count[19]~58                                                                                                                         ; 1       ;
; seg7:seg7|count[18]~57                                                                                                                         ; 1       ;
; seg7:seg7|count[18]~56                                                                                                                         ; 1       ;
; seg7:seg7|count[17]~55                                                                                                                         ; 1       ;
; seg7:seg7|count[17]~54                                                                                                                         ; 1       ;
; seg7:seg7|count[16]~53                                                                                                                         ; 1       ;
; seg7:seg7|count[16]~52                                                                                                                         ; 1       ;
; seg7:seg7|count[15]~51                                                                                                                         ; 1       ;
; seg7:seg7|count[15]~50                                                                                                                         ; 1       ;
; seg7:seg7|count[14]~49                                                                                                                         ; 1       ;
; seg7:seg7|count[14]~48                                                                                                                         ; 1       ;
; seg7:seg7|count[13]~47                                                                                                                         ; 1       ;
; seg7:seg7|count[13]~46                                                                                                                         ; 1       ;
; seg7:seg7|count[12]~45                                                                                                                         ; 1       ;
; seg7:seg7|count[12]~44                                                                                                                         ; 1       ;
; seg7:seg7|count[11]~43                                                                                                                         ; 1       ;
; seg7:seg7|count[11]~42                                                                                                                         ; 1       ;
; seg7:seg7|count[10]~41                                                                                                                         ; 1       ;
; seg7:seg7|count[10]~40                                                                                                                         ; 1       ;
; seg7:seg7|count[9]~39                                                                                                                          ; 1       ;
; seg7:seg7|count[9]~38                                                                                                                          ; 1       ;
; seg7:seg7|count[8]~37                                                                                                                          ; 1       ;
; seg7:seg7|count[8]~36                                                                                                                          ; 1       ;
; seg7:seg7|count[7]~35                                                                                                                          ; 1       ;
; seg7:seg7|count[7]~34                                                                                                                          ; 1       ;
; seg7:seg7|count[6]~33                                                                                                                          ; 1       ;
; seg7:seg7|count[6]~32                                                                                                                          ; 1       ;
; seg7:seg7|count[5]~31                                                                                                                          ; 1       ;
; seg7:seg7|count[5]~30                                                                                                                          ; 1       ;
; seg7:seg7|count[4]~29                                                                                                                          ; 1       ;
; seg7:seg7|count[4]~28                                                                                                                          ; 1       ;
; seg7:seg7|count[3]~27                                                                                                                          ; 1       ;
; seg7:seg7|count[3]~26                                                                                                                          ; 1       ;
; seg7:seg7|count[2]~25                                                                                                                          ; 1       ;
; seg7:seg7|count[2]~24                                                                                                                          ; 1       ;
; seg7:seg7|count[1]~23                                                                                                                          ; 1       ;
; seg7:seg7|count[1]~22                                                                                                                          ; 1       ;
; seg7:seg7|count[0]~21                                                                                                                          ; 1       ;
; seg7:seg7|count[0]~20                                                                                                                          ; 1       ;
; pre_seg7:pre_seg7|data[11]~38                                                                                                                  ; 1       ;
; pre_seg7:pre_seg7|data[10]~37                                                                                                                  ; 1       ;
; pre_seg7:pre_seg7|data[10]~36                                                                                                                  ; 1       ;
; pre_seg7:pre_seg7|data[9]~35                                                                                                                   ; 1       ;
; pre_seg7:pre_seg7|data[9]~34                                                                                                                   ; 1       ;
; pre_seg7:pre_seg7|data[8]~33                                                                                                                   ; 1       ;
; pre_seg7:pre_seg7|data[8]~32                                                                                                                   ; 1       ;
; pre_seg7:pre_seg7|data[7]~31                                                                                                                   ; 1       ;
; pre_seg7:pre_seg7|data[7]~30                                                                                                                   ; 1       ;
; pre_seg7:pre_seg7|data[6]~29                                                                                                                   ; 1       ;
; pre_seg7:pre_seg7|data[6]~28                                                                                                                   ; 1       ;
; pre_seg7:pre_seg7|data[5]~27                                                                                                                   ; 1       ;
; pre_seg7:pre_seg7|data[5]~26                                                                                                                   ; 1       ;
; pre_seg7:pre_seg7|data[4]~25                                                                                                                   ; 1       ;
; pre_seg7:pre_seg7|data[4]~24                                                                                                                   ; 1       ;
; pre_seg7:pre_seg7|data[3]~23                                                                                                                   ; 1       ;
; pre_seg7:pre_seg7|data[3]~22                                                                                                                   ; 1       ;
; pre_seg7:pre_seg7|data[2]~21                                                                                                                   ; 1       ;
; pre_seg7:pre_seg7|data[2]~20                                                                                                                   ; 1       ;
; pre_seg7:pre_seg7|data[1]~19                                                                                                                   ; 1       ;
; pre_seg7:pre_seg7|data[1]~18                                                                                                                   ; 1       ;
; pre_seg7:pre_seg7|data[0]~17                                                                                                                   ; 1       ;
; pre_seg7:pre_seg7|data[0]~16                                                                                                                   ; 1       ;
; pre_seg7:pre_seg7|data[0]~15                                                                                                                   ; 1       ;
; pre_seg7:pre_seg7|data[0]~13                                                                                                                   ; 1       ;
; adc:adc|count[31]~94                                                                                                                           ; 1       ;
; adc:adc|count[30]~93                                                                                                                           ; 1       ;
; adc:adc|count[30]~92                                                                                                                           ; 1       ;
; adc:adc|count[29]~91                                                                                                                           ; 1       ;
; adc:adc|count[29]~90                                                                                                                           ; 1       ;
; adc:adc|count[28]~89                                                                                                                           ; 1       ;
; adc:adc|count[28]~88                                                                                                                           ; 1       ;
; adc:adc|count[27]~87                                                                                                                           ; 1       ;
; adc:adc|count[27]~86                                                                                                                           ; 1       ;
; adc:adc|count[26]~85                                                                                                                           ; 1       ;
; adc:adc|count[26]~84                                                                                                                           ; 1       ;
; adc:adc|count[25]~83                                                                                                                           ; 1       ;
; adc:adc|count[25]~82                                                                                                                           ; 1       ;
; adc:adc|count[24]~81                                                                                                                           ; 1       ;
; adc:adc|count[24]~80                                                                                                                           ; 1       ;
; adc:adc|count[23]~79                                                                                                                           ; 1       ;
; adc:adc|count[23]~78                                                                                                                           ; 1       ;
; adc:adc|count[22]~77                                                                                                                           ; 1       ;
; adc:adc|count[22]~76                                                                                                                           ; 1       ;
; adc:adc|count[21]~75                                                                                                                           ; 1       ;
; adc:adc|count[21]~74                                                                                                                           ; 1       ;
; adc:adc|count[20]~73                                                                                                                           ; 1       ;
; adc:adc|count[20]~72                                                                                                                           ; 1       ;
; adc:adc|count[19]~71                                                                                                                           ; 1       ;
; adc:adc|count[19]~70                                                                                                                           ; 1       ;
; adc:adc|count[18]~69                                                                                                                           ; 1       ;
; adc:adc|count[18]~68                                                                                                                           ; 1       ;
; adc:adc|count[17]~67                                                                                                                           ; 1       ;
; adc:adc|count[17]~66                                                                                                                           ; 1       ;
; adc:adc|count[16]~65                                                                                                                           ; 1       ;
; adc:adc|count[16]~64                                                                                                                           ; 1       ;
; adc:adc|count[15]~63                                                                                                                           ; 1       ;
; adc:adc|count[15]~62                                                                                                                           ; 1       ;
; adc:adc|count[14]~61                                                                                                                           ; 1       ;
; adc:adc|count[14]~60                                                                                                                           ; 1       ;
; adc:adc|count[13]~59                                                                                                                           ; 1       ;
; adc:adc|count[13]~58                                                                                                                           ; 1       ;
; adc:adc|count[12]~57                                                                                                                           ; 1       ;
; adc:adc|count[12]~56                                                                                                                           ; 1       ;
; adc:adc|count[11]~55                                                                                                                           ; 1       ;
; adc:adc|count[11]~54                                                                                                                           ; 1       ;
; adc:adc|count[10]~53                                                                                                                           ; 1       ;
; adc:adc|count[10]~52                                                                                                                           ; 1       ;
; adc:adc|count[9]~51                                                                                                                            ; 1       ;
; adc:adc|count[9]~50                                                                                                                            ; 1       ;
; adc:adc|count[8]~49                                                                                                                            ; 1       ;
; adc:adc|count[8]~48                                                                                                                            ; 1       ;
; adc:adc|count[7]~47                                                                                                                            ; 1       ;
; adc:adc|count[7]~46                                                                                                                            ; 1       ;
; adc:adc|count[6]~45                                                                                                                            ; 1       ;
; adc:adc|count[6]~44                                                                                                                            ; 1       ;
; adc:adc|count[5]~43                                                                                                                            ; 1       ;
; adc:adc|count[5]~42                                                                                                                            ; 1       ;
; adc:adc|count[4]~41                                                                                                                            ; 1       ;
; adc:adc|count[4]~40                                                                                                                            ; 1       ;
; adc:adc|count[3]~39                                                                                                                            ; 1       ;
; adc:adc|count[3]~38                                                                                                                            ; 1       ;
; adc:adc|count[2]~37                                                                                                                            ; 1       ;
; adc:adc|count[2]~36                                                                                                                            ; 1       ;
; adc:adc|count[1]~35                                                                                                                            ; 1       ;
; adc:adc|count[1]~34                                                                                                                            ; 1       ;
; adc:adc|count[0]~33                                                                                                                            ; 1       ;
; adc:adc|count[0]~32                                                                                                                            ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_11_result_int[4]~7   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_11_result_int[3]~5   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_11_result_int[3]~4   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_11_result_int[2]~3   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_11_result_int[2]~2   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_11_result_int[1]~1   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_11_result_int[1]~0   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_10_result_int[4]~7   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_10_result_int[3]~5   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_10_result_int[3]~4   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_10_result_int[2]~3   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_10_result_int[2]~2   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_10_result_int[1]~1   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_10_result_int[1]~0   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[4]~7    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[3]~5    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[3]~4    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[2]~3    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[1]~1    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_8_result_int[4]~7    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_8_result_int[3]~5    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_8_result_int[3]~4    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_8_result_int[2]~3    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_8_result_int[1]~1    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_7_result_int[4]~7    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_7_result_int[3]~5    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_7_result_int[3]~4    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_7_result_int[2]~3    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_7_result_int[1]~1    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_6_result_int[4]~7    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_6_result_int[3]~5    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_6_result_int[3]~4    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_6_result_int[2]~3    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_6_result_int[1]~1    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_5_result_int[4]~7    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_5_result_int[3]~5    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_5_result_int[3]~4    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_5_result_int[2]~3    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_5_result_int[1]~1    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_4_result_int[4]~7    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_4_result_int[3]~5    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_4_result_int[3]~4    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_4_result_int[2]~3    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_4_result_int[1]~1    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_3_result_int[3]~5    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_3_result_int[3]~4    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_3_result_int[2]~3    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_3_result_int[1]~1    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_11_result_int[4]~7   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_11_result_int[3]~5   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_11_result_int[3]~4   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_11_result_int[2]~3   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_11_result_int[2]~2   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_11_result_int[1]~1   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_11_result_int[1]~0   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_10_result_int[4]~7   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_10_result_int[3]~5   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_10_result_int[3]~4   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_10_result_int[2]~3   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_10_result_int[2]~2   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_10_result_int[1]~1   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_10_result_int[1]~0   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[4]~7    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[3]~5    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[3]~4    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[2]~3    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[1]~1    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_8_result_int[4]~7    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_8_result_int[3]~5    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_8_result_int[3]~4    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_8_result_int[2]~3    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_8_result_int[1]~1    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_7_result_int[4]~7    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_7_result_int[3]~5    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_7_result_int[3]~4    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_7_result_int[2]~3    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_7_result_int[1]~1    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_6_result_int[4]~7    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_6_result_int[3]~5    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_6_result_int[3]~4    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_6_result_int[2]~3    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_6_result_int[1]~1    ; 1       ;
; pre_seg7:pre_seg7|data[0]                                                                                                                      ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_11_result_int[11]~16 ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_11_result_int[10]~15 ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_11_result_int[9]~13  ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_11_result_int[8]~11  ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_11_result_int[7]~9   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_11_result_int[6]~7   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_11_result_int[5]~5   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_11_result_int[4]~3   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_11_result_int[3]~1   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_10_result_int[2]~18  ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_10_result_int[10]~15 ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_10_result_int[9]~13  ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_10_result_int[9]~12  ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_10_result_int[8]~11  ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_10_result_int[8]~10  ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_10_result_int[7]~9   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_10_result_int[7]~8   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_10_result_int[6]~7   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_10_result_int[6]~6   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_10_result_int[5]~5   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_10_result_int[5]~4   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_10_result_int[4]~3   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_10_result_int[4]~2   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_10_result_int[3]~1   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_10_result_int[3]~0   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_9_result_int[9]~13   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_9_result_int[9]~12   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_9_result_int[8]~11   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_9_result_int[7]~9    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_9_result_int[6]~7    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_9_result_int[5]~5    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_9_result_int[4]~3    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div2|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_9_result_int[3]~1    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_11_result_int[5]~8   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_11_result_int[4]~7   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_11_result_int[3]~5   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_11_result_int[2]~3   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_11_result_int[1]~1   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_10_result_int[4]~7   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_10_result_int[3]~5   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_10_result_int[3]~4   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_10_result_int[2]~3   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_10_result_int[2]~2   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_10_result_int[1]~1   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_10_result_int[1]~0   ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[4]~7    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[3]~5    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[3]~4    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[2]~3    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[1]~1    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_8_result_int[4]~7    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_8_result_int[3]~5    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_8_result_int[3]~4    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_8_result_int[2]~3    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_8_result_int[1]~1    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_7_result_int[4]~7    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_7_result_int[3]~5    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_7_result_int[3]~4    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_7_result_int[2]~3    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_7_result_int[1]~1    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_6_result_int[4]~7    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_6_result_int[3]~5    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_6_result_int[3]~4    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_6_result_int[2]~3    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_6_result_int[1]~1    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_5_result_int[4]~7    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_5_result_int[3]~5    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_5_result_int[3]~4    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_5_result_int[2]~3    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_5_result_int[1]~1    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_4_result_int[4]~7    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_4_result_int[3]~5    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_4_result_int[3]~4    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_4_result_int[2]~3    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_4_result_int[1]~1    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_3_result_int[3]~5    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_3_result_int[3]~4    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_3_result_int[2]~3    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_3_result_int[1]~1    ; 1       ;
; pre_seg7:pre_seg7|lpm_divide:Mod2|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_11_result_int[4]~9   ; 1       ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 698 / 32,401 ( 2 % )   ;
; C16 interconnects           ; 4 / 1,326 ( < 1 % )    ;
; C4 interconnects            ; 292 / 21,816 ( 1 % )   ;
; Direct links                ; 196 / 32,401 ( < 1 % ) ;
; Global clocks               ; 2 / 10 ( 20 % )        ;
; Local interconnects         ; 420 / 10,320 ( 4 % )   ;
; R24 interconnects           ; 5 / 1,289 ( < 1 % )    ;
; R4 interconnects            ; 283 / 28,186 ( 1 % )   ;
+-----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 13.55) ; Number of LABs  (Total = 55) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 2                            ;
; 2                                           ; 1                            ;
; 3                                           ; 0                            ;
; 4                                           ; 2                            ;
; 5                                           ; 1                            ;
; 6                                           ; 2                            ;
; 7                                           ; 0                            ;
; 8                                           ; 0                            ;
; 9                                           ; 0                            ;
; 10                                          ; 1                            ;
; 11                                          ; 1                            ;
; 12                                          ; 0                            ;
; 13                                          ; 2                            ;
; 14                                          ; 7                            ;
; 15                                          ; 5                            ;
; 16                                          ; 31                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 0.78) ; Number of LABs  (Total = 55) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 15                           ;
; 1 Clock                            ; 17                           ;
; 1 Clock enable                     ; 6                            ;
; 1 Sync. clear                      ; 5                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 14.84) ; Number of LABs  (Total = 55) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 2                            ;
; 3                                            ; 0                            ;
; 4                                            ; 2                            ;
; 5                                            ; 2                            ;
; 6                                            ; 2                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 1                            ;
; 10                                           ; 1                            ;
; 11                                           ; 0                            ;
; 12                                           ; 1                            ;
; 13                                           ; 2                            ;
; 14                                           ; 8                            ;
; 15                                           ; 18                           ;
; 16                                           ; 4                            ;
; 17                                           ; 0                            ;
; 18                                           ; 2                            ;
; 19                                           ; 0                            ;
; 20                                           ; 0                            ;
; 21                                           ; 0                            ;
; 22                                           ; 1                            ;
; 23                                           ; 0                            ;
; 24                                           ; 0                            ;
; 25                                           ; 3                            ;
; 26                                           ; 1                            ;
; 27                                           ; 1                            ;
; 28                                           ; 0                            ;
; 29                                           ; 1                            ;
; 30                                           ; 0                            ;
; 31                                           ; 1                            ;
; 32                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 7.42) ; Number of LABs  (Total = 55) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 6                            ;
; 2                                               ; 3                            ;
; 3                                               ; 2                            ;
; 4                                               ; 2                            ;
; 5                                               ; 4                            ;
; 6                                               ; 6                            ;
; 7                                               ; 7                            ;
; 8                                               ; 6                            ;
; 9                                               ; 3                            ;
; 10                                              ; 4                            ;
; 11                                              ; 3                            ;
; 12                                              ; 0                            ;
; 13                                              ; 4                            ;
; 14                                              ; 1                            ;
; 15                                              ; 1                            ;
; 16                                              ; 3                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 11.87) ; Number of LABs  (Total = 55) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 1                            ;
; 3                                            ; 5                            ;
; 4                                            ; 3                            ;
; 5                                            ; 1                            ;
; 6                                            ; 2                            ;
; 7                                            ; 1                            ;
; 8                                            ; 6                            ;
; 9                                            ; 1                            ;
; 10                                           ; 1                            ;
; 11                                           ; 7                            ;
; 12                                           ; 3                            ;
; 13                                           ; 3                            ;
; 14                                           ; 4                            ;
; 15                                           ; 5                            ;
; 16                                           ; 3                            ;
; 17                                           ; 2                            ;
; 18                                           ; 1                            ;
; 19                                           ; 2                            ;
; 20                                           ; 0                            ;
; 21                                           ; 0                            ;
; 22                                           ; 1                            ;
; 23                                           ; 0                            ;
; 24                                           ; 0                            ;
; 25                                           ; 0                            ;
; 26                                           ; 0                            ;
; 27                                           ; 1                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 1                            ;
; 32                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 16        ; 0            ; 16        ; 0            ; 0            ; 16        ; 16        ; 0            ; 16        ; 16        ; 0            ; 13           ; 0            ; 0            ; 3            ; 0            ; 13           ; 3            ; 0            ; 0            ; 0            ; 13           ; 0            ; 0            ; 0            ; 0            ; 0            ; 16        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 16           ; 0         ; 16           ; 16           ; 0         ; 0         ; 16           ; 0         ; 0         ; 16           ; 3            ; 16           ; 16           ; 13           ; 16           ; 3            ; 13           ; 16           ; 16           ; 16           ; 3            ; 16           ; 16           ; 16           ; 16           ; 16           ; 0         ; 16           ; 16           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; cs_n               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; adc_clk            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; adc_in             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk             ; clk                  ; 2.1               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                  ;
+---------------------+----------------------+-------------------+
; Source Register     ; Destination Register ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; seg7:seg7|clk_1k    ; seg7:seg7|clk_1k     ; 2.107             ;
; seg7:seg7|count[18] ; seg7:seg7|clk_1k     ; 1.053             ;
; seg7:seg7|count[17] ; seg7:seg7|clk_1k     ; 1.053             ;
; seg7:seg7|count[16] ; seg7:seg7|clk_1k     ; 1.053             ;
; seg7:seg7|count[14] ; seg7:seg7|clk_1k     ; 1.053             ;
; seg7:seg7|count[13] ; seg7:seg7|clk_1k     ; 1.053             ;
; seg7:seg7|count[12] ; seg7:seg7|clk_1k     ; 1.053             ;
; seg7:seg7|count[11] ; seg7:seg7|clk_1k     ; 1.053             ;
; seg7:seg7|count[10] ; seg7:seg7|clk_1k     ; 1.053             ;
; seg7:seg7|count[9]  ; seg7:seg7|clk_1k     ; 1.053             ;
; seg7:seg7|count[8]  ; seg7:seg7|clk_1k     ; 1.053             ;
; seg7:seg7|count[7]  ; seg7:seg7|clk_1k     ; 1.053             ;
; seg7:seg7|count[6]  ; seg7:seg7|clk_1k     ; 1.053             ;
; seg7:seg7|count[5]  ; seg7:seg7|clk_1k     ; 1.053             ;
; seg7:seg7|count[4]  ; seg7:seg7|clk_1k     ; 1.053             ;
; seg7:seg7|count[3]  ; seg7:seg7|clk_1k     ; 1.053             ;
; seg7:seg7|count[2]  ; seg7:seg7|clk_1k     ; 1.053             ;
; seg7:seg7|count[1]  ; seg7:seg7|clk_1k     ; 1.053             ;
; seg7:seg7|count[0]  ; seg7:seg7|clk_1k     ; 1.053             ;
; seg7:seg7|count[19] ; seg7:seg7|clk_1k     ; 1.053             ;
; seg7:seg7|count[15] ; seg7:seg7|clk_1k     ; 1.053             ;
+---------------------+----------------------+-------------------+
Note: This table only shows the top 21 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (119006): Selected device EP4CE6E22C8 for design "adc"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (332012): Synopsys Design Constraints File file not found: 'adc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node seg7:seg7|clk_1k 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node seg7:seg7|clk_1k~0
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:06
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 2.03 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Info (144001): Generated suppressed messages file D:/ZXOPEN2017/class/adc/output_files/adc.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 1004 megabytes
    Info: Processing ended: Thu Feb 09 10:47:18 2017
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:26


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/ZXOPEN2017/class/adc/output_files/adc.fit.smsg.


