[0m[[0m[0mdebug[0m] [0m[0mPackaging /import/lab/users/mazmishvili/ADS1Class/chisel-empty/03_multi-cycle_RISC-V_core/target/scala-2.12/root-03_multi-cycle_risc-v_core_2.12-0.1.0-SNAPSHOT.jar ...[0m
[0m[[0m[0mdebug[0m] [0m[0mInput file mappings:[0m
[0m[[0m[0mdebug[0m] [0m[0m	MultiCycleRV32I[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/03_multi-cycle_RISC-V_core/target/scala-2.12/classes/MultiCycleRV32I[0m
[0m[[0m[0mdebug[0m] [0m[0m	MultiCycleRV32I/MultiCycleRV32I.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/03_multi-cycle_RISC-V_core/target/scala-2.12/classes/MultiCycleRV32I/MultiCycleRV32I.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	MultiCycleRV32I/MultiCycleRV32I$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/03_multi-cycle_RISC-V_core/target/scala-2.12/classes/MultiCycleRV32I/MultiCycleRV32I$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	core_tile[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/03_multi-cycle_RISC-V_core/target/scala-2.12/classes/core_tile[0m
[0m[[0m[0mdebug[0m] [0m[0m	core_tile/MultiCycleRV32Icore.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/03_multi-cycle_RISC-V_core/target/scala-2.12/classes/core_tile/MultiCycleRV32Icore.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	core_tile/MultiCycleRV32Icore$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/03_multi-cycle_RISC-V_core/target/scala-2.12/classes/core_tile/MultiCycleRV32Icore$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	makeverilog[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/03_multi-cycle_RISC-V_core/target/scala-2.12/classes/makeverilog[0m
[0m[[0m[0mdebug[0m] [0m[0m	makeverilog/Verilog_Gen$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/03_multi-cycle_RISC-V_core/target/scala-2.12/classes/makeverilog/Verilog_Gen$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	makeverilog/Verilog_Gen.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/03_multi-cycle_RISC-V_core/target/scala-2.12/classes/makeverilog/Verilog_Gen.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	makeverilog/Verilog_Gen$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/03_multi-cycle_RISC-V_core/target/scala-2.12/classes/makeverilog/Verilog_Gen$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0mDone packaging.[0m
