0.7
v2020.2.2
Feb  9 2021
05:21:23
/home/hs/Desktop/git/benes_network_algorithm/rtl_code/switch_module/switch_module.sv,1695575120,systemVerilog,,/home/hs/Desktop/git/benes_network_algorithm/rtl_code/switch_module/tb_switch.sv,,switch_module,,uvm,,,,,,
/home/hs/Desktop/git/benes_network_algorithm/rtl_code/switch_module/switch_module_prj/switch_module_prj.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
/home/hs/Desktop/git/benes_network_algorithm/rtl_code/switch_module/tb_switch.sv,1695577164,systemVerilog,,,,tb_switch,,uvm,,,,,,
