/*
 * Copyright (c) 2024 Tenstorrent AI ULC
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <zephyr/drivers/clock_control.h>
#include <zephyr/drivers/clock_control/clock_control_tt_bh.h>
#include <zephyr/drivers/i2c.h>
#include <zephyr/sys/crc.h>
#include <zephyr/ztest.h>

#include <tenstorrent/smc_msg.h>
#include <tenstorrent/msgqueue.h>
#include <tenstorrent/tt_smbus_regs.h>
#include <tenstorrent/bh_arc.h>
#include "asic_state.h"
#include "clock_wave.h"
#include "cm2dm_msg.h"
#include "noc_init.h"
#include "aiclk_ppm.h"

#include "reg_mock.h"

/* Custom fake for ReadReg to simulate timer progression */
#define RESET_UNIT_REFCLK_CNT_LO_REG_ADDR         0x800300E0
#define PLL_CNTL_WRAPPER_CLOCK_WAVE_CNTL_REG_ADDR 0x80020038
static uint32_t timer_counter;
static uint8_t i2c_read_buf_emul[256] = {0};
static uint8_t i2c_read_buf_idx;

static uint8_t i2c_write_buf_emul[256] = {0};
static uint8_t i2c_write_buf_idx;

static uint32_t clock_wave_value;
static uint32_t noc_2_axi_last_write;

union request req = {0};
struct response rsp = {0};

static const struct device *const i2c0_dev = DEVICE_DT_GET_OR_NULL(DT_NODELABEL(i2c0));
static const uint8_t tt_i2c_addr = 0xA;

/* Helper function to simulate DMC reading posted SMBUS messages */
static cm2dmMessage read_posted_smbus_message(void)
{
	cm2dmMessage msg = {0};
	uint8_t write_data[] = {CMFW_SMBUS_REQ};
	uint8_t read_data[7]; /* 48 bits = 6 bytes for cm2dmMessage */

	/* Read the posted message */
	int ret = i2c_write_read(i2c0_dev, tt_i2c_addr, write_data, sizeof(write_data), read_data,
				 sizeof(read_data));

	if (ret == 0) {
		/* Parse the cm2dmMessage struct */
		msg.msg_id = read_data[1];
		msg.seq_num = read_data[2];
		/* data is uint32_t, so combine bytes 2-5 */
		msg.data = (uint32_t)read_data[3] | ((uint32_t)read_data[4] << 8) |
			   ((uint32_t)read_data[5] << 16) | ((uint32_t)read_data[6] << 24);
	}

	return msg;
}

static inline uint8_t pec_crc_8(uint8_t crc, uint8_t data)
{
	return crc8(&data, 1, 0x7, crc, false);
}

/* Helper function to send ACK for received message */
static void ack_smbus_message(const cm2dmMessage *msg)
{
	cm2dmAck ack;
	uint8_t pec = 0;

	ack.msg_id = msg->msg_id;
	ack.seq_num = msg->seq_num;

	pec = pec_crc_8(pec, (tt_i2c_addr << 1) | I2C_MSG_WRITE);
	pec = pec_crc_8(pec, CMFW_SMBUS_ACK);
	pec = pec_crc_8(pec, ack.msg_id);
	pec = pec_crc_8(pec, ack.seq_num);

	uint8_t write_data[] = {CMFW_SMBUS_ACK, ack.msg_id, ack.seq_num, pec};
	int x = i2c_write(i2c0_dev, write_data, sizeof(write_data), tt_i2c_addr);

	printf("%d", x);
}

/* Helper function to clear all pending SMBUS messages */
static void clear_pending_smbus_messages(void)
{
	cm2dmMessage msg;
	int attempts = 10; /* Prevent infinite loop */

	do {
		msg = read_posted_smbus_message();
		if (msg.msg_id != 0) {
			ack_smbus_message(&msg);
			attempts--;
		}
	} while (msg.msg_id != 0 && attempts > 0);
}

static void push_msg_success(void)
{
	msgqueue_request_push(0, &req);
	process_message_queues();
	msgqueue_response_pop(0, &rsp);
	zexpect_equal(rsp.data[0], 0);
}

static uint32_t ReadReg_msgqueue_fake(uint32_t addr)
{
	/* IC_STATUS; Fake out TX_FIFO to say empty and not full Fake out RX_FIFO to say not empty.
	 * This should be replaced by a emulated i2c driver once we use
	 * a real zephyr i2c controller in our app.
	 */
	if (addr == 0x80090070) {
		return 0b1110;
	}

	/* IC_DATA_CMD; Fake out RX data to provide emulated data*/
	if (addr == 0x80090010) {
		return i2c_read_buf_emul[i2c_read_buf_idx++];
	}

	if (addr == RESET_UNIT_REFCLK_CNT_LO_REG_ADDR) {
		return timer_counter++;
	}

	/*BH_PCIE_DWC_PCIE_USP_PF0_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_REG_ADDR*/
	if (addr == 0xCE000050) {
		return BIT(16) | BIT(20); /*pci_msi_enable | pci_msi_multiple_msg_en == 1*/
	}

	return 0;
}

static void WriteReg_msgqueue_fake(uint32_t addr, uint32_t value)
{
	/* IC_DATA_CMD; Fake out TX data to get test visibility on sent data
	 * Note the truncation; data to I2C is in the LSB
	 * More significant bytes of the value word contain i2c transaction flags
	 */
	if (addr == 0x80090010) {
		i2c_write_buf_emul[i2c_write_buf_idx++] = value;
	}

	if (addr == PLL_CNTL_WRAPPER_CLOCK_WAVE_CNTL_REG_ADDR) {
		clock_wave_value = value;
	}

	if (addr == 0xC0000000) {
		noc_2_axi_last_write = value;
	}
}

static uint8_t msgqueue_handler_73(const union request *req, struct response *rsp)
{
	BUILD_ASSERT(MSG_TYPE_SHIFT % 8 == 0);
	rsp->data[1] = req->data[0];
	return 0;
}

ZTEST(msgqueue, test_msgqueue_register_handler)
{
	msgqueue_register_handler(0x73, msgqueue_handler_73);

	req.data[0] = 0x73737373;
	push_msg_success();

	zassert_equal(rsp.data[1], 0x73737373);
}

ZTEST(msgqueue, test_msgqueue_power_settings_cmd)
{
	const struct device *pll4 = DEVICE_DT_GET_OR_NULL(DT_NODELABEL(pll4));

	/* LSB to MSB:
	 * 0x21: TT_SMC_MSG_POWER_SETTING
	 * 0x04: 4 power flags valid, 0 power settings valid
	 * 0x0003: max_ai_clk on, mrisc power on, tensix power off, l2cpu off
	 */
	req.data[0] = 0x00030421;
	push_msg_success();

	CalculateTargAiclk();
	zexpect_equal(GetAiclkTarg(), GetAiclkFmax());

	zexpect_equal(rsp.data[0], 0x0);

	/* Validate that status of emulated L2CPUCLKs are disabled */
	zexpect_true(device_is_ready(pll4));
	zexpect_equal(clock_control_get_status(
			      pll4, (clock_control_subsys_t)CLOCK_CONTROL_TT_BH_CLOCK_L2CPUCLK_0),
		      CLOCK_CONTROL_STATUS_OFF);
	zexpect_equal(clock_control_get_status(
			      pll4, (clock_control_subsys_t)CLOCK_CONTROL_TT_BH_CLOCK_L2CPUCLK_1),
		      CLOCK_CONTROL_STATUS_OFF);
	zexpect_equal(clock_control_get_status(
			      pll4, (clock_control_subsys_t)CLOCK_CONTROL_TT_BH_CLOCK_L2CPUCLK_2),
		      CLOCK_CONTROL_STATUS_OFF);
	zexpect_equal(clock_control_get_status(
			      pll4, (clock_control_subsys_t)CLOCK_CONTROL_TT_BH_CLOCK_L2CPUCLK_3),
		      CLOCK_CONTROL_STATUS_OFF);

	/* LSB to MSB:
	 * 0x21: TT_SMC_MSG_POWER_SETTING
	 * 0x04: 4 power flags valid, 0 power settings valid
	 * 0x0000: max_ai_clk off, mrisc power off, tensix power off, l2cpu off
	 */
	req.data[0] = 0x00000421;
	push_msg_success();

	CalculateTargAiclk();
	zexpect_equal(GetAiclkTarg(), GetAiclkFmin());

	/* Validate that status of emulated L2CPUCLKs are disabled */
	zexpect_true(device_is_ready(pll4));
	zexpect_equal(clock_control_get_status(
			      pll4, (clock_control_subsys_t)CLOCK_CONTROL_TT_BH_CLOCK_L2CPUCLK_0),
		      CLOCK_CONTROL_STATUS_OFF);
	zexpect_equal(clock_control_get_status(
			      pll4, (clock_control_subsys_t)CLOCK_CONTROL_TT_BH_CLOCK_L2CPUCLK_1),
		      CLOCK_CONTROL_STATUS_OFF);
	zexpect_equal(clock_control_get_status(
			      pll4, (clock_control_subsys_t)CLOCK_CONTROL_TT_BH_CLOCK_L2CPUCLK_2),
		      CLOCK_CONTROL_STATUS_OFF);
	zexpect_equal(clock_control_get_status(
			      pll4, (clock_control_subsys_t)CLOCK_CONTROL_TT_BH_CLOCK_L2CPUCLK_3),
		      CLOCK_CONTROL_STATUS_OFF);
}

ZTEST(msgqueue, test_msgqueue_power_settings_with_go_busy)
{
	/* LSB to MSB:
	 * 0x21: TT_SMC_MSG_POWER_SETTING
	 * 0x01: 1 power flags valid,  power settings valid
	 * 0x0000: max_ai_clk off or 0x0001: max_ai_clk on
	 */
	static const uint32_t on_power_cmd = 0x00010121;
	static const uint32_t off_power_cmd = 0x00000121;

	req.data[0] = off_power_cmd;
	push_msg_success();

	CalculateTargAiclk();
	zexpect_equal(GetAiclkTarg(), GetAiclkFmin());

	/* Go busy should set targ to max */
	req.data[0] = TT_SMC_MSG_AICLK_GO_BUSY;
	push_msg_success();

	CalculateTargAiclk();
	zexpect_equal(GetAiclkTarg(), GetAiclkFmax());

	/*
	 * Because we got GO_BUSY, AICLK should remain at FMax after aiclk off POWER_SETTING
	 */
	req.data[0] = off_power_cmd;
	push_msg_success();

	CalculateTargAiclk();
	zexpect_equal(GetAiclkTarg(), GetAiclkFmax());

	/*
	 * Send POWER_SETTING with AICLK high
	 */

	req.data[0] = on_power_cmd;
	push_msg_success();

	CalculateTargAiclk();
	zexpect_equal(GetAiclkTarg(), GetAiclkFmax());

	/*
	 * Send GO_LONG_IDLE. We should remain at FMax because POWER_SETTING was set high
	 */
	req.data[0] = TT_SMC_MSG_AICLK_GO_LONG_IDLE;
	push_msg_success();

	CalculateTargAiclk();
	zexpect_equal(GetAiclkTarg(), GetAiclkFmax());

	/*
	 * Send POWER_SETTING with AICLK low. Now we should go to Fmin
	 */

	req.data[0] = off_power_cmd;
	push_msg_success();

	CalculateTargAiclk();
	zexpect_equal(GetAiclkTarg(), GetAiclkFmin());
}

ZTEST(msgqueue, test_msg_type_set_voltage)
{
	req.data[0] = TT_SMC_MSG_SET_VOLTAGE;
	req.data[1] = 0x64; /* regulator id */
	req.data[2] = 800;  /* voltage in mV */
	push_msg_success();

	zexpect_equal(i2c_write_buf_emul[0], 33); /*VOUT_COMMAND*/

	uint32_t received_voltage;

	memcpy(&received_voltage, &i2c_write_buf_emul[1], sizeof(received_voltage));

	zexpect_equal(received_voltage, 800 * 2);
}

ZTEST(msgqueue, test_msg_type_get_voltage)
{
	/*Setup the simulated voltage for the i2c read*/
	uint32_t simulated_voltage_mv = 950;

	memcpy(i2c_read_buf_emul, &simulated_voltage_mv, sizeof(simulated_voltage_mv));

	req.data[0] = TT_SMC_MSG_GET_VOLTAGE;
	req.data[1] = 0x64; /* regulator id */
	push_msg_success();

	zexpect_equal(rsp.data[1], simulated_voltage_mv / 2);
}

ZTEST(msgqueue, test_msg_type_switch_vout_control)
{
	req.data[0] = TT_SMC_MSG_SWITCH_VOUT_CONTROL;
	req.data[1] = 0x01; /* regulator id */
	req.data[2] = 1;    /* enable */
	push_msg_success();

	zexpect_equal(i2c_write_buf_emul[0], 1); /*OPERATION command, for readback*/

	zexpect_equal(i2c_write_buf_emul[2], 1);    /*OPERATION command, writ*/
	zexpect_equal(i2c_write_buf_emul[3], 0x12); /* transition_control and command_source high*/
}

ZTEST(msgqueue, test_msg_type_switch_clk_scheme)
{
	/* Reset timer counter and set up the fake */
	timer_counter = 0;

	req.data[0] = TT_SMC_MSG_SWITCH_CLK_SCHEME;
	req.data[1] = TT_CLK_SCHEME_CLOCK_WAVE;
	push_msg_success();

	zassert_equal(clock_wave_value, 2U);

	req.data[1] = TT_CLK_SCHEME_ZERO_SKEW;
	push_msg_success();

	zassert_equal(clock_wave_value, 1U);
}

ZTEST(msgqueue, test_msg_type_debug_noc_translation)
{
	req.data[0] = TT_SMC_MSG_DEBUG_NOC_TRANSLATION | (BIT(0) << 8U) /* Enable translation*/
		      | (BIT(1) << 8U)                                  /* PCIE Instance  = 1*/
		      | (BIT(2) << 8U)                                  /*PCIE instance override*/
		      | ((BIT(0) | BIT(3)) << 16U) /*Bad tensix columns 0 and 3*/
		;
	req.data[1] = 8U /* Bad GDDR 8 */ | ((BIT(1) | BIT(3)) << 8U) /*skip eth 1 and 3*/;
	msgqueue_request_push(0, &req);
	process_message_queues();
	msgqueue_response_pop(0, &rsp);

	zassert_equal(rsp.data[0], 234); /* uin8_t EINVAL -> GDDR out of range*/

	req.data[1] = NO_BAD_GDDR | ((BIT(1) | BIT(3)) << 8U) /*skip eth 1 and 3*/;

	push_msg_success();
}

static void test_setup(void *ctx)
{
	(void)ctx;
	ReadReg_fake.custom_fake = ReadReg_msgqueue_fake;
	WriteReg_fake.custom_fake = WriteReg_msgqueue_fake;
	timer_counter = 0U;
	i2c_read_buf_idx = 0U;
	i2c_write_buf_idx = 0U;
	clock_wave_value = 0U;
	memset(i2c_read_buf_emul, 0, sizeof(i2c_read_buf_emul));
	memset(i2c_write_buf_emul, 0, sizeof(i2c_write_buf_emul));
}

ZTEST(msgqueue, test_msg_type_send_pcie_msi)
{
	noc_2_axi_last_write = 0xffffffffU;
	req.data[0] = TT_SMC_MSG_SEND_PCIE_MSI | (BIT(0) << 8U) /*PCIe instance 1*/;
	req.data[1] = 0x00; /* MSI number */
	push_msg_success();

	zexpect_equal(noc_2_axi_last_write, 0);

	req.data[1] = 0x01; /* MSI number */

	push_msg_success();
	zexpect_equal(noc_2_axi_last_write, 1);
}

ZTEST(msgqueue, test_msg_type_i2c_message_bad_line_id)
{
	union request req = {0};
	struct response rsp = {0};

	/* Reset timer counter and set up the fake */
	timer_counter = 0;
	ReadReg_fake.custom_fake = ReadReg_msgqueue_fake;

	req.data[0] = BIT(24U)                     /*Write Operation*/
		      | FIELD_PREP(0xFF0000, 0x50) /* target address */
		      | FIELD_PREP(0xFF00, 0x5U)   /*Invalid Line Id*/
		      | TT_SMC_MSG_I2C_MESSAGE;
	msgqueue_request_push(0, &req);
	process_message_queues();
	msgqueue_response_pop(0, &rsp);

	zassert_equal(rsp.data[0], 1);
}

ZTEST(msgqueue, test_msg_type_i2c_message)
{
	i2c_read_buf_emul[0] = 0x1U;
	i2c_read_buf_emul[1] = 0x2U;
	i2c_read_buf_emul[2] = 0x3U;
	i2c_read_buf_emul[3] = 0x4U;

	/* Reset timer counter and set up the fake */
	timer_counter = 0;
	ReadReg_fake.custom_fake = ReadReg_msgqueue_fake;

	req.data[0] = FIELD_PREP(0xFF000000, 0x4)  /*Write 4 bytes*/
		      | FIELD_PREP(0xFF0000, 0x50) /* target address */
		      | FIELD_PREP(0xFF00, 0x1U)   /*Line Id*/
		      | TT_SMC_MSG_I2C_MESSAGE;

	req.data[1] = 4Ul;         /*Read 4 bytes*/
	req.data[2] = 0xDDCCBBAAU; /*Write data*/

	push_msg_success();
	zexpect_equal(rsp.data[1], 0x04030201);

	zexpect_equal(i2c_write_buf_emul[0], 0xaa);
	zexpect_equal(i2c_write_buf_emul[1], 0xbb);
	zexpect_equal(i2c_write_buf_emul[2], 0xcc);
	zexpect_equal(i2c_write_buf_emul[3], 0xdd);
}

ZTEST(msgqueue, test_msg_type_blink_led)
{
	clear_pending_smbus_messages();

	req.data[0] = TT_SMC_MSG_BLINKY;
	req.data[1] = 0x1;

	push_msg_success();
	zassert_equal(rsp.data[1], 0);

	/* Now act as DMC and read the posted SMBUS message */
	cm2dmMessage posted_msg = read_posted_smbus_message();

	/* Verify the posted message contains the correct LED blink data */
	zassert_equal(posted_msg.msg_id, kCm2DmMsgIdLedBlink, "Posted message should be LedBlink");
	zassert_equal(posted_msg.data, 1, "Posted message data should contain blink value 1");

	/* Send ACK for the message */
	ack_smbus_message(&posted_msg);
}

ZTEST(msgqueue, test_msg_type_test)
{
	req.data[0] = TT_SMC_MSG_TEST;
	req.data[1] = 42; /* test_value to be incremented */

	push_msg_success();
	zexpect_equal(rsp.data[1], 43); /* test_value + 1 */
}

ZTEST(msgqueue, test_msg_type_asic_state)
{
	req.data[0] = TT_SMC_MSG_ASIC_STATE3;
	push_msg_success();
	zexpect_equal(get_asic_state(), A3State);

	/* Test ASIC_STATE0 to return to state 0 */
	req.data[0] = TT_SMC_MSG_ASIC_STATE0;
	push_msg_success();

	zexpect_equal(rsp.data[0], 0);
	zexpect_equal(get_asic_state(), A0State);
}

ZTEST(msgqueue, test_msg_type_read_eeprom_no_flash)
{
	req = (union request){0};
	rsp = (struct response){0};

	req.eeprom.command_code = TT_SMC_MSG_READ_EEPROM;
	req.eeprom.buffer_mem_type = 0;
	req.eeprom.spi_address = 0x1000;
	req.eeprom.num_bytes = 64;

	msgqueue_request_push(0, &req);
	process_message_queues();
	msgqueue_response_pop(0, &rsp);

	/* Flash device is not available in test, handler returns 1 */
	zassert_equal(rsp.data[0], 1);
}

ZTEST(msgqueue, test_msg_type_force_vdd)
{
	union request req = {0};
	struct response rsp = {0};

	/* Force a valid voltage */
	req.force_vdd.command_code = TT_SMC_MSG_FORCE_VDD;
	req.force_vdd.forced_voltage = 800;

	push_msg_success();

	/* Disable forcing with 0 */
	req = (union request){0};
	rsp = (struct response){0};

	req.force_vdd.command_code = TT_SMC_MSG_FORCE_VDD;
	req.force_vdd.forced_voltage = 0;

	push_msg_success();

	/* Out-of-range voltage should be rejected */
	req = (union request){0};
	rsp = (struct response){0};

	req.force_vdd.command_code = TT_SMC_MSG_FORCE_VDD;
	req.force_vdd.forced_voltage = 9999;

	msgqueue_request_push(0, &req);
	process_message_queues();
	msgqueue_response_pop(0, &rsp);

	zassert_equal(rsp.data[0], 1, "Out-of-range voltage should fail");
}

ZTEST(msgqueue, test_msg_type_pcie_dma_chip_to_host)
{
	union request req = {0};
	struct response rsp = {0};

	req.pcie_dma_transfer.command_code = TT_SMC_MSG_PCIE_DMA_CHIP_TO_HOST_TRANSFER;
	req.pcie_dma_transfer.completion_data = 0xAB;
	req.pcie_dma_transfer.transfer_size_bytes = 4096;
	req.pcie_dma_transfer.chip_addr = 0x100000;
	req.pcie_dma_transfer.host_addr = 0x200000;
	req.pcie_dma_transfer.msi_completion_addr = 0x300000;

	msgqueue_request_push(0, &req);
	process_message_queues();
	msgqueue_response_pop(0, &rsp);

	zassert_equal(rsp.data[0], 0, "Chip-to-host DMA transfer should succeed");
}

ZTEST(msgqueue, test_msg_type_pcie_dma_host_to_chip)
{
	union request req = {0};
	struct response rsp = {0};

	req.pcie_dma_transfer.command_code = TT_SMC_MSG_PCIE_DMA_HOST_TO_CHIP_TRANSFER;
	req.pcie_dma_transfer.completion_data = 0xCD;
	req.pcie_dma_transfer.transfer_size_bytes = 2048;
	req.pcie_dma_transfer.chip_addr = 0x400000;
	req.pcie_dma_transfer.host_addr = 0x500000;
	req.pcie_dma_transfer.msi_completion_addr = 0x600000;

	msgqueue_request_push(0, &req);
	process_message_queues();
	msgqueue_response_pop(0, &rsp);

	zassert_equal(rsp.data[0], 0, "Host-to-chip DMA transfer should succeed");
}

ZTEST(msgqueue, test_msg_type_trigger_reset_invalid)
{
	union request req = {0};
	struct response rsp = {0};

	/* Invalid reset level should be rejected */
	req.trigger_reset.command_code = TT_SMC_MSG_TRIGGER_RESET;
	req.trigger_reset.reset_level = 5;

	msgqueue_request_push(0, &req);
	process_message_queues();
	msgqueue_response_pop(0, &rsp);

	zassert_equal(rsp.data[0], 5, "Invalid level should return the level as error");
}

ZTEST(msgqueue, test_msg_type_flash_unlock)
{
	union request req = {0};
	struct response rsp = {0};

	/* Test flash unlock message */
	req.flash_unlock.command_code = TT_SMC_MSG_FLASH_UNLOCK;

	msgqueue_request_push(0, &req);
	process_message_queues();
	msgqueue_response_pop(0, &rsp);

	zassert_equal(rsp.data[0], 0, "Flash unlock should succeed");

	/* Verify flash is unlocked by attempting EEPROM write */
	memset(&req, 0, sizeof(req));
	memset(&rsp, 0, sizeof(rsp));
	req.eeprom.command_code = TT_SMC_MSG_WRITE_EEPROM;
	req.eeprom.spi_address = 0x1000;
	req.eeprom.num_bytes = 4;
	req.eeprom.csm_addr = 0x12345678; /* Valid CSM address range */
	req.eeprom.buffer_mem_type = 0;

	msgqueue_request_push(0, &req);
	process_message_queues();
	msgqueue_response_pop(0, &rsp);

	/* Should fail with error 1 (flash not ready), not error 2 (flash locked) */
	zassert_equal(rsp.data[0], 1, "Write should fail due to flash not ready, not locked");
}

ZTEST(msgqueue, test_msg_type_flash_lock)
{
	union request req = {0};
	struct response rsp = {0};

	/* First unlock flash */
	req.flash_unlock.command_code = TT_SMC_MSG_FLASH_UNLOCK;
	msgqueue_request_push(0, &req);
	process_message_queues();
	msgqueue_response_pop(0, &rsp);
	zassert_equal(rsp.data[0], 0, "Flash unlock should succeed");

	/* Then lock it */
	memset(&req, 0, sizeof(req));
	memset(&rsp, 0, sizeof(rsp));
	req.flash_lock.command_code = TT_SMC_MSG_FLASH_LOCK;
	msgqueue_request_push(0, &req);
	process_message_queues();
	msgqueue_response_pop(0, &rsp);
	zassert_equal(rsp.data[0], 0, "Flash lock should succeed");

	/* Verify flash is locked by attempting EEPROM write */
	memset(&req, 0, sizeof(req));
	memset(&rsp, 0, sizeof(rsp));
	req.eeprom.command_code = TT_SMC_MSG_WRITE_EEPROM;
	req.eeprom.spi_address = 0x1000;
	req.eeprom.num_bytes = 4;
	req.eeprom.csm_addr = 0x12345678; /* Valid CSM address range */
	req.eeprom.buffer_mem_type = 0;

	msgqueue_request_push(0, &req);
	process_message_queues();
	msgqueue_response_pop(0, &rsp);

	/* Should fail with error 2 (flash locked) */
	zassert_equal(rsp.data[0], 2, "Write should fail due to flash locked");
}

ZTEST(msgqueue, test_msg_type_confirm_flashed_spi)
{
	union request req = {0};
	struct response rsp = {0};
	uint32_t challenge_data = 0xDEADBEEF;

	/* Test SPI flash confirmation with challenge data */
	req.confirm_flashed_spi.command_code = TT_SMC_MSG_CONFIRM_FLASHED_SPI;
	req.data[1] = challenge_data;

	msgqueue_request_push(0, &req);
	process_message_queues();
	msgqueue_response_pop(0, &rsp);

	/* Should succeed */
	zassert_equal(rsp.data[0], 0, "Confirm flash should succeed");
	/* Response should echo the challenge data */
	zassert_equal(rsp.data[1], challenge_data, "Challenge data should be echoed back");
}

ZTEST(msgqueue, test_msg_type_set_wdt_timeout)
{
	/* Clear any pending messages from previous tests */
	clear_pending_smbus_messages();

	/* Test setting watchdog timeout with valid value */
	req.set_wdt_timeout.command_code = TT_SMC_MSG_SET_WDT_TIMEOUT;
	req.set_wdt_timeout.timeout_ms = 5000; /* 5 seconds - should be valid */

	push_msg_success();

	/* Now act as DMC and read the posted SMBUS message */
	cm2dmMessage posted_msg = read_posted_smbus_message();

	/* Verify the posted message contains the correct timeout data */
	zassert_equal(posted_msg.msg_id, kCm2DmMsgIdAutoResetTimeoutUpdate,
		      "Posted message should be AutoResetTimeoutUpdate");
	zassert_equal(posted_msg.data, 5000,
		      "Posted message data should contain timeout value 5000ms");

	/* Send ACK for the message */
	ack_smbus_message(&posted_msg);

	/* Test disabling watchdog (timeout = 0) */
	memset(&req, 0, sizeof(req));
	memset(&rsp, 0, sizeof(rsp));
	req.set_wdt_timeout.command_code = TT_SMC_MSG_SET_WDT_TIMEOUT;
	req.set_wdt_timeout.timeout_ms = 0; /* Disable watchdog */

	push_msg_success();

	/* Read the posted disable message */
	cm2dmMessage disable_msg = read_posted_smbus_message();

	/* Verify the disable message */
	zassert_equal(disable_msg.msg_id, kCm2DmMsgIdAutoResetTimeoutUpdate,
		      "Posted message should be AutoResetTimeoutUpdate");
	zassert_equal(disable_msg.data, 0,
		      "Posted message data should contain timeout value 0 (disabled)");

	/* Send ACK for the disable message */
	ack_smbus_message(&disable_msg);

	/* Test setting timeout too small (should fail with ENOTSUP) */
	memset(&req, 0, sizeof(req));
	memset(&rsp, 0, sizeof(rsp));
	req.set_wdt_timeout.command_code = TT_SMC_MSG_SET_WDT_TIMEOUT;
	req.set_wdt_timeout.timeout_ms = 1; /* Very small timeout - should be rejected */

	msgqueue_request_push(0, &req);
	process_message_queues();
	msgqueue_response_pop(0, &rsp);

	/* Should fail with ENOTSUP (too small) */
	zassert_equal(rsp.data[0], ENOTSUP, "Small watchdog timeout should fail with ENOTSUP");

	/* Verify no message was posted for invalid timeout */
	cm2dmMessage invalid_msg = read_posted_smbus_message();

	zassert_equal(invalid_msg.msg_id, 0, "No message should be posted for invalid timeout");
}

ZTEST_SUITE(msgqueue, NULL, NULL, test_setup, NULL, NULL);
