library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_unsigned.ALL;
use IEEE.numeric_STD.ALL;



entity upc is
    Port ( clk : in  STD_LOGIC;
           rst : in  STD_LOGIC;
           counter : out  STD_LOGIC_VECTOR (3 downto 0));
end upc;

architecture Behavioral of upc is
signal counter_up : STD_LOGIC_VECTOR (3 downto 0);
begin

process(clk,rst)
begin
if rising_edge(clk) then
if (rst='1') then
counter_up<=x"0";
else
 counter_up<= counter_up-x"1";

end if;
end if;
end process;
counter<= counter_up;


end Behavioral;

//////////tb/////////
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
 

ENTITY upc_tb IS
END upc_tb;
 
ARCHITECTURE behavior OF upc_tb IS 
 
    -- Component Declaration for the Unit Under Test (UUT)
 
    COMPONENT upc
    PORT(
         clk : IN  std_logic;
         rst : IN  std_logic;
         counter : OUT  std_logic_vector(3 downto 0)
        );
    END COMPONENT;
    

   --Inputs
   signal clk : std_logic := '0';
   signal rst : std_logic := '0';

 	--Outputs
   signal counter : std_logic_vector(3 downto 0);

   -- Clock period definitions
   constant clk_period : time := 10 ns;
 
BEGIN
 
	-- Instantiate the Unit Under Test (UUT)
   uut: upc PORT MAP (
          clk => clk,
          rst => rst,
          counter => counter
        );

   -- Clock process definitions
   clk_process :process
   begin
		clk <= '0';
		wait for 10 ns;
		clk <= '1';
		wait for 10 ns;
   end process;
 

   -- Stimulus process
   stim_proc: process
   begin		
      rst<='1';
		wait for 20 ns;
		
		rst<='0';
		wait ;
   end process;

END;
