** Name: SymmetricalOpAmp60

.MACRO SymmetricalOpAmp60 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=10e-6 W=52e-6
mDiodeTransistorNmos2 inOutputStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=7e-6 W=7e-6
mDiodeTransistorPmos3 inTransconductanceComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=35e-6
mDiodeTransistorPmos4 outFirstStage outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=35e-6
mDiodeTransistorPmos5 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=4e-6 W=5e-6
mNormalTransistorNmos6 inSourceStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage StageBiasComplementarySecondStageYinner StageBiasComplementarySecondStageYinner nmos4 L=7e-6 W=134e-6
mNormalTransistorNmos7 inTransconductanceComplementarySecondStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=3e-6 W=78e-6
mNormalTransistorNmos8 out inOutputStageBiasComplementarySecondStage SecondStageYinnerStageBias SecondStageYinnerStageBias nmos4 L=7e-6 W=135e-6
mNormalTransistorNmos9 outFirstStage in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=3e-6 W=78e-6
mNormalTransistorNmos10 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=10e-6 W=20e-6
mNormalTransistorNmos11 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=10e-6 W=519e-6
mNormalTransistorNmos12 FirstStageYsourceTransconductance inOutputStageBiasComplementarySecondStage FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=7e-6 W=96e-6
mNormalTransistorNmos13 SecondStageYinnerStageBias inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=7e-6 W=403e-6
mNormalTransistorNmos14 StageBiasComplementarySecondStageYinner inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=7e-6 W=403e-6
mNormalTransistorPmos15 inOutputStageBiasComplementarySecondStage outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=4e-6 W=22e-6
mNormalTransistorPmos16 inSourceStageBiasComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=89e-6
mNormalTransistorPmos17 out outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=89e-6
Capacitor1 out sourceNmos 10e-12
.EOM SymmetricalOpAmp60

** Expected Performance Values: 
** Gain: 53 dB
** Power consumption: 1.92501 mW
** Area: 14980 (mu_m)^2
** Transit frequency: 26.5961 MHz
** Transit frequency with error factor: 26.5956 MHz
** Slew rate: 25.4299 V/mu_s
** Phase margin: 61.8795Â°
** CMRR: 103 dB
** negPSRR: 98 dB
** posPSRR: 53 dB
** VoutMax: 4.72001 V
** VoutMin: 0.440001 V
** VcmMax: 4.56001 V
** VcmMin: 1.40001 V


** Expected Currents: 
** NormalTransistorNmos: 3.81001 muA
** NormalTransistorPmos: -16.7049 muA
** DiodeTransistorPmos: -49.5219 muA
** DiodeTransistorPmos: -49.5219 muA
** NormalTransistorNmos: 99.0411 muA
** NormalTransistorNmos: 99.0401 muA
** NormalTransistorNmos: 49.5211 muA
** NormalTransistorNmos: 49.5211 muA
** NormalTransistorNmos: 127.754 muA
** NormalTransistorNmos: 127.753 muA
** NormalTransistorPmos: -127.753 muA
** NormalTransistorNmos: 127.754 muA
** NormalTransistorNmos: 127.753 muA
** NormalTransistorPmos: -127.753 muA
** DiodeTransistorNmos: 16.7041 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -3.81099 muA


** Expected Voltages: 
** ibias: 0.555001  V
** in1: 2.5  V
** in2: 2.5  V
** inOutputStageBiasComplementarySecondStage: 0.847001  V
** inSourceStageBiasComplementarySecondStage: 0.567001  V
** inTransconductanceComplementarySecondStage: 4.15401  V
** out: 2.5  V
** outFirstStage: 4.15401  V
** outVoltageBiasXXpXX0: 4.02201  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerStageBias: 0.150001  V
** sourceTransconductance: 1.94501  V
** innerStageBias: 0.162001  V
** inner: 0.162001  V


.END