// Seed: 2258588141
module module_0 (
    input wire id_0["" : -1],
    input tri0 id_1,
    output tri1 id_2,
    input tri id_3,
    input wand id_4#(
        .id_13(1),
        .id_14(-1)
    ),
    input supply1 id_5,
    input wor id_6,
    output supply0 id_7,
    input wire id_8,
    input wand id_9,
    input tri0 id_10,
    input wor id_11
);
  logic id_15 = 1;
  assign id_7 = 1;
endmodule
module module_1 (
    inout tri1 id_0
);
  wor id_2, id_3, id_4, id_5;
  assign id_2 = 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
