https://scholar.google.com/citations?hl=en&user=_bdmmpAAAAAJ
Total Citations = 912

1. Goldmine: Automatic assertion generation using data mining and static analysis
Citations:116
Authors: S Vasudevan, D Sheridan, S Patel, D Tcheng, B Tuohy, D Johnson
Publication: 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010 …

2. Efficient validation input generation in RTL by hybridized source code analysis
Citations:61
Authors: L Liu, S Vasudevan
Publication: 2011 Design, Automation & Test in Europe, 1-6

3. Automatic generation of instruction sequences targeting hard-to-detect structural faults in a processor
Citations:50
Authors: S Gurumurthy, S Vasudevan, JA Abraham
Publication: 2006 IEEE International Test Conference, 1-9

4. Integration of data mining and static analysis for hardware design verification
Citations:49
Authors: S Vasudevan, D Sheridan, L Liu
Publication: US Patent 9,021,409

5. Automated mapping of pre-computed module-level test sequences to processor instructions
Citations:49
Authors: S Guramurthy, S Vasudevan, JA Abraham
Publication: IEEE International Conference on Test, 2005., 10 pp.-303

6. Mining hardware assertions with guidance from static analysis
Citations:47
Authors: S Hertz, D Sheridan, S Vasudevan
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

7. Automatic decomposition for sequential equivalence checking of system level and RTL descriptions
Citations:36
Authors: S Vasudevan, JA Abraham, V Viswanath, J Tu
Publication: Proceedings of the Fourth ACM and IEEE International Conference on Formal …

8. Automatic verification of arithmetic circuits in RTL using stepwise refinement of term rewriting systems
Citations:35
Authors: S Vasudevan, V Viswanath, RW Sumners, JA Abraham
Publication: IEEE Transactions on Computers 56 (10), 1401-1414

9. Can't see the forest for the trees: State restoration's limitations in post-silicon trace signal selection
Citations:28
Authors: S Ma, D Pal, R Jiang, S Ray, S Vasudevan
Publication: 2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-8

10. STAR: Generating input vectors for design validation by static analysis of RTL
Citations:27
Authors: L Liu, S Vasudevan
Publication: 2009 IEEE International High Level Design Validation and Test Workshop, 32-37

11. Automatic generation of assertions from system level design using data mining
Citations:23
Authors: L Liu, D Sheridan, V Athavale, S Vasudevan
Publication: Proceedings of the Ninth ACM/IEEE International Conference on Formal Methods …

12. Towards coverage closure: Using goldmine assertions for generating design validation stimulus
Citations:22
Authors: L Liu, D Sheridan, W Tuohy, S Vasudevan
Publication: 2011 Design, Automation & Test in Europe, 1-6

13. Improved verification of hardware designs through antecedent conditioned slicing
Citations:22
Authors: S Vasudevan, EA Emerson, JA Abraham
Publication: International Journal on Software Tools for Technology Transfer 9 (1), 89-101

14. Word level feature discovery to enhance quality of assertion mining
Citations:19
Authors: L Liu, CH Lin, S Vasudevan
Publication: 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 210-217

15. Efficient model checking of hardware using conditioned slicing
Citations:18
Authors: S Vasudevan, EA Emerson, JA Abraham
Publication: Electronic Notes in Theoretical Computer Science 128 (6), 279-294

16. Application level investigation of system-level ESD-induced soft failures
Citations:17
Authors: S Vora, R Jiang, S Vasudevan, E Rosenbaum
Publication: 2016 38th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD …

17. Scaling input stimulus generation through hybrid static and dynamic analysis of RTL
Citations:17
Authors: L Liu, S Vasudevan
Publication: ACM Transactions on Design Automation of Electronic Systems (TODAES) 20 (1), 4

18. A coverage guided mining approach for automatic generation of succinct assertions
Citations:17
Authors: D Sheridan, L Liu, H Kim, S Vasudevan
Publication: 2014 27th International Conference on VLSI Design and 2014 13th …

19. Goal-oriented stimulus generation for analog circuits
Citations:17
Authors: SN Ahmadyan, JA Kumar, S Vasudevan
Publication: Proceedings of the 49th Annual Design Automation Conference, 1018-1023

20. A technique for test coverage closure using goldmine
Citations:16
Authors: L Liu, D Sheridan, W Tuohy, S Vasudevan
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

21. Merit-based characterization of assertions in hardware design verification
Citations:15
Authors: S Vasudevan, S Hertz
Publication: US Patent 9,075,935

22. Sequential equivalence checking between system level and rtl descriptions
Citations:15
Authors: S Vasudevan, V Viswanath, JA Abraham, JJ Tu
Publication: Design Automation for Embedded Systems 12 (4), 377-396

23. PRECIS: Inferring invariants using program path guided clustering
Citations:14
Authors: P Sagdeo, V Athavale, S Kowshik, S Vasudevan
Publication: Proceedings of the 2011 26th IEEE/ACM International Conference on Automated …

24. Code coverage of assertions using RTL source code analysis
Citations:12
Authors: V Athavale, S Ma, S Hertz, S Vasudevan
Publication: Proceedings of the 51st Annual Design Automation Conference, 1-6

25. What is assertion-based verification
Citations:12
Authors: S Vasudevan
Publication: SIGDA E-News 42 (12)

26. Automatic compositional reasoning for probabilistic model checking of hardware designs
Citations:11
Authors: JA Kumar, S Vasudevan
Publication: 2010 Seventh International Conference on the Quantitative Evaluation of …

27. Runtime verification of nonlinear analog circuits using incremental time-augmented RRT algorithm
Citations:10
Authors: SN Ahmadyan, JA Kumar, S Vasudevan
Publication: Proceedings of the Conference on Design, Automation and Test in Europe, 21-26

28. Enhanced calibration treatment analysis for optimizing fracture performance: Validation and field examples
Citations:10
Authors: SN Gulrajani, S Vasudevan, U Ganguly
Publication: European Petroleum Conference

29. Verifying dynamic power management schemes using statistical model checking
Citations:9
Authors: JA Kumar, S Vasudevan
Publication: 17th Asia and South Pacific Design Automation Conference, 579-584

30. Variation-conscious formal timing verification in RTL
Citations:9
Authors: JA Kumar, S Vasudevan
Publication: 2011 24th Internatioal Conference on VLSI Design, 58-63

31. Static program transformations for efficient software model checking
Citations:9
Authors: S Vasudevan, JA Abraham
Publication: Building the Information Society, 257-281

32. Diagnosing root causes of system level performance violations
Citations:7
Authors: L Liu, X Zhong, X Chen, S Vasudevan
Publication: 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 295-302

33. Automatic generation of system level assertions from transaction level models
Citations:7
Authors: L Liu, S Vasudevan
Publication: Journal of Electronic Testing 29 (5), 669-684

34. Using static analysis for coverage extraction fromemulation/prototyping platforms
Citations:6
Authors: V Athavale, S Hertz, D Jetly, V Ganesan, J Krysl, S Vasudevan
Publication: Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware …

35. Dedicated rewriting: automatic verification of low power transformations in RTL
Citations:6
Authors: V Viswanath, S Vasudevan, JA Abraham
Publication: 2009 22nd International Conference on VLSI Design, 77-82

36. A hypermedia expert system for advanced cardiac life support management
Citations:6
Authors: MM Wang, JG Chen, HS Yoon, S Vasudevan, L Webster
Publication: Decision Support Systems 12 (3), 169-179

37. Automated transient input stimuli generation for analog circuits
Citations:5
Authors: SNA Ahmadyan, S Vasudevan
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

38. Statistical guarantees of performance for MIMO designs
Citations:5
Authors: JA Kumar, S Vasudevan
Publication: 2010 IEEE/IFIP International Conference on Dependable Systems & Networks …

39. High level static analysis of system descriptions for taming verification complexity
Citations:5
Authors: S Vasudevan
Publication: 

40. Formal probabilistic timing verification in RTL
Citations:4
Authors: JA Kumar, S Vasudevan
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

41. Early prediction of NBTI effects using RTL source code analysis
Citations:4
Authors: JA Kumar, KM Butler, H Kim, S Vasudevan
Publication: Proceedings of the 49th Annual Design Automation Conference, 808-813

42. Efficient microprocessor verification using antecedent conditioned slicing
Citations:4
Authors: S Vasudevan, V Viswanath, JA Abraham
Publication: 20th International Conference on VLSI Design held jointly with 6th …

43. Hardware and software combined detection of systemlevel ESD-induced soft failures
Citations:3
Authors: S Vora, R Jiang, PM Vijayaraj, K Feng, Y Xiu, S Vasudevan, ...
Publication: 2018 40th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD …

44. Fast eye diagram analysis for high-speed CMOS circuits
Citations:3
Authors: SN Ahmadyan, C Gu, S Natarajan, E Chiprout, S Vasudevan
Publication: Proceedings of the 2015 Design, Automation & Test in Europe Conference …

45. Efficient statistical model checking of hardware circuits with multiple failure regions
Citations:3
Authors: JA Kumar, SN Ahmadyan, S Vasudevan
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

46. Reachability analysis of nonlinear analog circuits through iterative reachable set reduction
Citations:3
Authors: SN Ahmadyan, S Vasudevan
Publication: Proceedings of the Conference on Design, Automation and Test in Europe, 1436 …

47. Coverage analysis for assertions and emulation based verification
Citations:3
Authors: V Athavale
Publication: 

48. Signature pattern covering via local greedy algorithm and pattern shrink
Citations:3
Authors: H Kim, S Im, T Abdelzaher, J Han, D Sheridan, S Vasudevan
Publication: 2011 IEEE 11th International Conference on Data Mining, 330-339

49. Dedicated Rewriting: Automatic Verification of Low Power Transformations in Register Transfer Level
Citations:3
Authors: V Viswanath, S Vasudevan, JA Abraham
Publication: Journal of Low Power Electronics 5 (3), 339-353

50. Application level hardware tracing for scaling post-silicon debug
Citations:2
Authors: D Pal, A Sharma, S Ray, FM De Paula, S Vasudevan
Publication: Proceedings of the 55th Annual Design Automation Conference, 92

51. Duplex: Simultaneous parameter-performance exploration for optimizing analog circuits
Citations:2
Authors: SN Ahmadyan, S Vasudevan
Publication: 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-8

52. Symptomatic bug localization for functional debug of hardware designs
Citations:2
Authors: D Pal, S Vasudevan
Publication: 2016 29th International Conference on VLSI Design and 2016 15th …

53. Sharpe: Variation-aware formal statistical timing analysis in rtl
Citations:2
Authors: JA Kumar, S Vasudevan
Publication: Coordinated Science Laboratory Report no. UILU-ENG-09-2218, CRHC-09-09

54. Automatic Verification of Arithmetic Circuits in RTL Using Term Rewriting Systems
Citations:2
Authors: S Vasudevan, V Viswanath, R Sumners, JA Abraham
Publication: In Accepted in IEEE Transactions on Computers

55. Effect of key generators on the automatic search for flaws in key management schemes
Citations:2
Authors: D Longley, S Vasudevan
Publication: Computers & Security 13 (4), 335-347

56. A figure of merit for assertions in verification
Citations:1
Authors: S Hertz, D Pal, S Offenberger, S Vasudevan
Publication: Proceedings of the 24th Asia and South Pacific Design Automation Conference …

57. Automated Generation and Selection of Interpretable Features for Enterprise Security
Citations:1
Authors: J Duan, Z Zeng, A Oprea, S Vasudevan
Publication: 2018 IEEE International Conference on Big Data (Big Data), 1258-1265

58. Every test makes a difference: Compressing analog tests to decrease production costs
Citations:1
Authors: SN Ahmadyan, S Natarajan, S Vasudevan
Publication: 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC), 539-544

59. Packer classifier based on PE header information
Citations:1
Authors: Q Jin, J Duan, S Vasudevan, M Bailey
Publication: Proceedings of the 2015 Symposium and Bootcamp on the Science of Security, 19

60. Using automatically generated invariants for regression testing and bug localization
Citations:1
Authors: P Sagdeo, N Ewalt, D Pal, S Vasudevan
Publication: 2013 28th IEEE/ACM International Conference on Automated Software …

61. Scaling RTL property checking using feasible path analysisand decomposition
Citations:1
Authors: L Liu, S Vasudevan
Publication: Proceedings of the 23rd ACM international conference on Great lakes …

62. Generating concise assertions with complete coverage
Citations:1
Authors: CH Lin, L Liu, S Vasudevan
Publication: Proceedings of the 23rd ACM international conference on Great lakes …

63. Evaluating code coverage of assertions by static analysis of RTL
Citations:1
Authors: V Athavale, S Hertz, S Vasudevan
Publication: Coordinated Science Laboratory Report no. UILU-ENG-11-2209, CRHC-11-07

64. Assertion Ranking using RTL Source Code Analysis
Citations:
Authors: D Pal, S Offenberger, S Vasudevan
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

65. Guilty As Charged: Computational Reliability Threats Posed By Electrostatic Discharge-induced Soft Errors
Citations:
Authors: K Feng, S Vora, R Jiang, E Rosenbaum, S Vasudevan
Publication: 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), 156-161

66. Gene Sets Analysis using Network Patterns
Citations:
Authors: G Linkowski, C Blatti, K Kalari, S Sinha, S Vasudevan
Publication: bioRxiv, 629816

67. A Comparative Study of Assertion Mining Algorithms in GoldMine
Citations:
Authors: S Vasudevan, L Liu, S Hertz
Publication: Machine Learning in VLSI Computer-Aided Design, 609-645

68. Emphasizing Functional Relevance Over State Restoration in Post-silicon Signal Tracing
Citations:
Authors: D Pal, S Ma, S Vasudevan
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

69. Still a fight to get it right: Verification in the era of machine learning
Citations:
Authors: S Vasudevan
Publication: 2017 IEEE International Conference on Rebooting Computing (ICRC), 1-8

70. A novel test compression algorithm for analog circuits to decrease production costs
Citations:
Authors: SN Ahmadyan, S Natarajan, S Vasudevan
Publication: Integration 58, 538-548

71. Zoom Out and See Better: Scalable Message Tracing for Post-Silicon SoC Debug
Citations:
Authors: D Pal, S Vasudevan
Publication: Coordinated Science Laboratory Report no. UILU-ENG-17-2203

72. Routing algorithms for electronic design automation
Citations:
Authors: Q Ma
Publication: University of Illinois at Urbana-Champaign

73. Improved software verification through program path-based analysis
Citations:
Authors: P Sagdeo
Publication: 

74. Scaling probabilistic timing verification of hardware using abstractions in design source code
Citations:
Authors: JA Kumar, L Liu, S Vasudevan
Publication: Proceedings of the International Conference on Formal Methods in Computer …

75. Formal performance analysis for faulty MIMO hardware
Citations:
Authors: JA Kumar, S Vasudevan
Publication: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 20 (10 …

76. Coverage closure in SoC verification: Are we chasing a mirage?
Citations:
Authors: S Vasudevan
Publication: 29th VLSI Test Symposium, 211-211

77. Automatic Generation of High Coverage Transient Fault Detectors Using GoldMine
Citations:
Authors: V Athavale, S Vasudevan
Publication: Coordinated Science Laboratory Report no. UILU-ENG-11-2201, CRHC-11-01

78. A scalable approach for throughput estimation of timing speculation designs
Citations:
Authors: V Athavale, JA Kumar, S Vasudevan
Publication: 2010 53rd IEEE International Midwest Symposium on Circuits and Systems, 1234 …

79. Online Commentary
Citations:
Authors: KC Choi, SY Oh, HB Kang, YH Lee, S Haam, HI Kim, K Kim, YH Ahn, ...
Publication: BIOCHEMICAL JOURNAL 411 (part 1)

80. Specification, Design, Prototyping, and Testing Methods and Tools-Automatic Verification of Arithmetic Circuits in RTL Using Stepwise Refinement of Term Rewriting Systems
Citations:
Authors: S Vasudevan, V Viswanath, RW Sumners, JA Abraham
Publication: IEEE Transactions on Computers 56 (10), 1401-1414

81. Dynamics of the strategic group membership-Performance linkage in rapidly changing environments.
Citations:
Authors: L Liu, V Timothy, Y Gao, DA Aaker, CE Armstrong, K Shimizu, JS Bain, ...
Publication: The International Journal of Applied Economics and Finance 4 (4), 91-106

82. VLSID & ES 2018–List of Reviewers
Citations:
Authors: A Kranti, RS Chakraborty, G Saini, A Doboli, R Patrikar, G Rao, A Kulkarni, ...
Publication: 

83. GoldMine: Automatic Assertion Generation and Coverage Closure in Design Validation
Citations:
Authors: D Sheridan, L Liu, S Vasudevan
Publication: 

84. Formal timing verification in RTL in the presence of variations
Citations:
Authors: JA Kumar, S Vasudevan
Publication: 

85. Microprocessor Verification using RT-Level Static Analysis Techniques
Citations:
Authors: S Vasudevan, V Viswanath, JA Abraham, J Baumgartner
Publication: 

