// Seed: 2214039107
module module_0 #(
    parameter id_11 = 32'd20,
    parameter id_15 = 32'd80
) (
    input tri0 id_0,
    input wor id_1,
    output tri1 id_2,
    output tri1 id_3,
    input tri0 id_4,
    output uwire id_5,
    output uwire id_6,
    input tri1 id_7,
    input tri0 id_8,
    input supply1 id_9
);
  wire _id_11;
  ;
  parameter id_12 = 1;
  parameter id_13 = id_12[id_11 : 1];
  wor id_14;
  wire _id_15;
  logic id_16;
  logic [7:0][-1 'b0 : id_15] id_17;
  logic id_18;
  ;
  assign id_14 = -1'b0;
  assign id_17[-1'd0 :-1] = -1;
  logic id_19;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input wand id_2,
    input tri1 id_3,
    input wor id_4,
    input tri id_5,
    input tri0 id_6,
    output tri id_7,
    input tri id_8,
    input tri0 id_9,
    input tri id_10,
    output wor id_11,
    input wand id_12,
    input supply1 id_13,
    output supply1 id_14,
    input wire id_15,
    input wor id_16,
    output supply1 id_17,
    output wire id_18
    , id_24,
    output tri id_19
    , id_25,
    inout wire id_20,
    input tri0 id_21
    , id_26,
    input supply0 id_22
);
  assign id_19 = -1;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_7,
      id_7,
      id_8,
      id_18,
      id_20,
      id_8,
      id_15,
      id_0
  );
  assign modCall_1.id_11 = 0;
endmodule
