INFO-FLOW: Workspace /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1 opened at Thu Jun 02 15:24:08 PDT 2022
Execute     ap_set_clock -name default -period 16.3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 16.3ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.18 sec.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.16 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 3.23 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         config_chip_info -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_library_info -library zynquplus_medium 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu28dr:-ffvg1517:-2-e 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       add_library done; 0.31 sec.
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.61 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     config_chip_info -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 4.02 sec.
Execute   set_part xczu28dr-ffvg1517-2-e 
INFO: [HLS 200-1510] Running: set_part xczu28dr-ffvg1517-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute       config_chip_info -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP 4272} {BRAM 2160} {URAM 80} 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_library_info -library zynquplus_medium 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu28dr:-ffvg1517:-2-e 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     add_library done; 0.26 sec.
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.34 sec.
Execute   create_clock -period 16.3 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 16.3 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 192.139 MB.
INFO: [HLS 200-10] Analyzing design file 'lte_cell_search.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling lte_cell_search.cpp as C++
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang lte_cell_search.cpp -foptimization-record-file=/home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/clang.lte_cell_search.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lte_cell_search.pp.0.cpp > /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/clang.lte_cell_search.cpp.out.log 2> /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/clang.lte_cell_search.cpp.err.log 
Command       ap_eval done; 1.01 sec.
INFO-FLOW: Done: GCC PP 39 time: 1 seconds per iteration
Execute       set_directive_top lteCellSearch -name=lteCellSearch 
INFO-FLOW: Setting directive 'TOP' name=lteCellSearch 
INFO-FLOW: Setting directive 'TOP' name=lteCellSearch 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=lteCellSearch 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lte_cell_search.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/.systemc_flag -fix-errors /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lte_cell_search.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 8.22 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lte_cell_search.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/all.directive.json -fix-errors /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lte_cell_search.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 7.13 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lte_cell_search.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lte_cell_search.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 8.34 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 15.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lte_cell_search.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/clang-tidy.lte_cell_search.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lte_cell_search.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/clang-tidy.lte_cell_search.pp.0.cpp.out.log 2> /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/clang-tidy.lte_cell_search.pp.0.cpp.err.log 
Command         ap_eval done; 11.25 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 11.92 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.lte_cell_search.pp.0.cpp.diag.yml /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lte_cell_search.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.lte_cell_search.pp.0.cpp.out.log 2> /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.lte_cell_search.pp.0.cpp.err.log 
Command       ap_eval done; 7.15 sec.
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: lte_cell_search.cpp:262:23
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: lte_cell_search.cpp:262:40
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: lte_cell_search.cpp:263:17
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: lte_cell_search.cpp:263:34
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: lte_cell_search.cpp:264:64
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: lte_cell_search.cpp:264:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: lte_cell_search.cpp:264:99
Execute       send_msg_by_id WARNING @200-471@%s%s 7 lte_cell_search.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 7 issue(s) in file lte_cell_search.cpp
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/clang.lte_cell_search.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lte_cell_search.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lte_cell_search.bc > /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/clang.lte_cell_search.pp.0.cpp.out.log 2> /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/clang.lte_cell_search.pp.0.cpp.err.log 
Command       ap_eval done; 7.14 sec.
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 48.46 seconds. CPU system time: 1.47 seconds. Elapsed time: 51.53 seconds; current allocated memory: 194.592 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lte_cell_search.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lte_cell_search.g.bc -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.g.ld.0.bc > /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.27 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.27 sec.
Execute       run_link_or_opt -opt -out /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
Command         ap_eval done; 0.42 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.42 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 4.37 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 4.38 sec.
Execute       run_link_or_opt -opt -out /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=lteCellSearch -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=lteCellSearch -reflow-float-conversion -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.44 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.45 sec.
Execute       run_link_or_opt -out /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.31 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.31 sec.
Execute       run_link_or_opt -opt -out /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=lteCellSearch 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=lteCellSearch -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command         ap_eval done; 0.3 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.31 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=lteCellSearch -mllvm -hls-db-dir -mllvm /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.g.lto.bc > /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 3.38 sec.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>::read()' into 'copy_input(hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (lte_cell_search.cpp:15:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>::read()' into 'copy_input(hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (lte_cell_search.cpp:16:19)
INFO: [HLS 214-131] Inlining function 'hls::axis<std::complex<float>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<std::complex<float>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<std::complex<float>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<std::complex<float>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<std::complex<float>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<std::complex<float>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<std::complex<float>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<std::complex<float>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<std::complex<float>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<std::complex<float>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<std::complex<float>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<std::complex<float>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<std::complex<float>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<std::complex<float>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<std::complex<float>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<std::complex<float>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<std::complex<float>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<std::complex<float>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::axis<int, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>::write(hls::axis<int, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<int, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>::write(hls::axis<int, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<int, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>::write(hls::axis<int, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<int, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>::write(hls::axis<int, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<int, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>::write(hls::axis<int, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<int, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>::write(hls::axis<int, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>::write(hls::axis<int, 0ul, 0ul, 0ul> const&)' into 'write_buffer_fft(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<hls::axis<std::complex<float>, 0ul, 0ul, 0ul>, 0>&, int, int, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&)' (lte_cell_search.cpp:234:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<std::complex<float>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<std::complex<float>, 0ul, 0ul, 0ul> const&)' into 'write_buffer_fft(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<hls::axis<std::complex<float>, 0ul, 0ul, 0ul>, 0>&, int, int, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&)' (lte_cell_search.cpp:227:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<std::complex<float>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<std::complex<float>, 0ul, 0ul, 0ul> const&)' into 'write_buffer_fft(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<hls::axis<std::complex<float>, 0ul, 0ul, 0ul>, 0>&, int, int, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&)' (lte_cell_search.cpp:220:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_294_2' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:294:27) in function 'sqrt_fixed<40, 18>' completely with a factor of 23 (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:294:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_266_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:266:27) in function 'sqrt_fixed<40, 18>' completely with a factor of 9 (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:266:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_294_2' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:294:27) in function 'sqrt_fixed<40, 18>' completely with a factor of 23 (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:294:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_266_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:266:27) in function 'sqrt_fixed<40, 18>' completely with a factor of 9 (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:266:27)
INFO: [HLS 214-178] Inlining function 'ap_fixed<40, 18, (ap_q_mode)5, (ap_o_mode)3, 0> hls::sqrt<40, 18>(ap_fixed<40, 18, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'compute_pss(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (lte_cell_search.cpp:78:0)
INFO: [HLS 214-178] Inlining function 'copy_input(hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'lteCellSearch(hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<std::complex<float>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, int*, int*, int*)' (lte_cell_search.cpp:238:0)
INFO: [HLS 214-178] Inlining function 'copy_output(int (*) [96000], int, int, int*, int*, int*)' into 'lteCellSearch(hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<std::complex<float>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, int*, int*, int*)' (lte_cell_search.cpp:238:0)
WARNING: [HLS 214-167] The program may have out of bound array access (lte_cell_search.cpp:60:15)
WARNING: [HLS 214-167] The program may have out of bound array access (lte_cell_search.cpp:104:22)
WARNING: [HLS 214-167] The program may have out of bound array access (lte_cell_search.cpp:105:22)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'lteCellSearch(hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<std::complex<float>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, int*, int*, int*)' (lte_cell_search.cpp:238:0)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11.13 seconds. CPU system time: 0.55 seconds. Elapsed time: 12.43 seconds; current allocated memory: 198.048 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 198.051 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top lteCellSearch -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.g.0.bc -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.72 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 239.504 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.g.1.bc -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 1.04 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:947: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:1118: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
Command         transform done; 0.32 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.37 seconds; current allocated memory: 286.447 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.g.1.bc to /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.o.1.bc -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'OUT_PSS_ID' (lte_cell_search.cpp:237) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'OUT_PEAK_INDEX' (lte_cell_search.cpp:237) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_216_1' (lte_cell_search.cpp:216) in function 'write_buffer_fft' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'lteCellSearch' automatically.
INFO: [XFORM 203-102] Partitioning array 'td_pss_real.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'td_pss_imag.V' in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'mag_buff.V'  in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'IN_R_buff.V'  in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'IN_I_buff.V'  in dimension 1 with a block factor 2.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'pss_rslt_temp' in function 'lteCellSearch'.
INFO: [XFORM 203-721] Extract dataflow region from loop lteCellSearch (lte_cell_search.cpp:259)  of function 'lteCellSearch'.
INFO: [HLS 200-778] Automatically marking array 'IN_real.V' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'IN_real.V' to function 'compute_threshold' (lte_cell_search.cpp:38:14) 
INFO: [HLS 200-755] Binding port 1 of memory 'IN_real.V' to function 'compute_pss' (lte_cell_search.cpp:83:15) 
INFO: [HLS 200-778] Automatically marking array 'IN_imag.V' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'IN_imag.V' to function 'compute_threshold' (lte_cell_search.cpp:38:14) 
INFO: [HLS 200-755] Binding port 1 of memory 'IN_imag.V' to function 'compute_pss' (lte_cell_search.cpp:83:15) 
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_lteCellSearch' (lte_cell_search.cpp:259:5), detected/extracted 4 process function(s): 
	 'dataflow_in_loop_lteCellSearch.entry25'
	 'compute_threshold'
	 'compute_pss'
	 'track_pss_peak'.
Command         transform done; 2.4 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lte_cell_search.cpp:216:29) in function 'write_buffer_fft'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lte_cell_search.cpp:225:18) to (lte_cell_search.cpp:235:1) in function 'write_buffer_fft'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:42:44) to (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<40, 18>'... converting 216 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lte_cell_search.cpp:259:9) to (lte_cell_search.cpp:58:14) in function 'compute_threshold'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lte_cell_search.cpp:259:9) to (lte_cell_search.cpp:100:15) in function 'compute_pss'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lte_cell_search.cpp:101:15) to (lte_cell_search.cpp:101:15) in function 'compute_pss'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lte_cell_search.cpp:83:8) in function 'compute_pss'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'track_pss_peak' (lte_cell_search.cpp:142:9)...3 expression(s) balanced.
Command         transform done; 1.65 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.91 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.06 seconds; current allocated memory: 364.938 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.o.2.bc -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 96000 on port 'gmem' (lte_cell_search.cpp:203:14). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'pss_rslt_temp' (lte_cell_search.cpp:190:28)
INFO: [HLS 200-472] Inferring partial write operation for 'pss_rslt_temp' (lte_cell_search.cpp:191:28)
INFO: [HLS 200-472] Inferring partial write operation for 'pss_rslt_temp' (lte_cell_search.cpp:192:28)
INFO: [HLS 200-472] Inferring partial write operation for 'pss_rslt_temp' 
INFO: [HLS 200-472] Inferring partial write operation for 'IN_real.V' (lte_cell_search.cpp:23:18)
INFO: [HLS 200-472] Inferring partial write operation for 'IN_imag.V' (lte_cell_search.cpp:24:18)
INFO: [HLS 200-472] Inferring partial write operation for 'mag_buff.V.0' (lte_cell_search.cpp:44:14)
INFO: [HLS 200-472] Inferring partial write operation for 'mag_buff.V.0' (lte_cell_search.cpp:58:14)
INFO: [HLS 200-472] Inferring partial write operation for 'mag_buff.V.0' (lte_cell_search.cpp:60:15)
INFO: [HLS 200-472] Inferring partial write operation for 'IN_R_buff.V.1' (lte_cell_search.cpp:104:22)
INFO: [HLS 200-472] Inferring partial write operation for 'IN_I_buff.V.1' (lte_cell_search.cpp:105:22)
INFO: [HLS 200-472] Inferring partial write operation for 'IN_R_buff.V.0' (lte_cell_search.cpp:92:15)
INFO: [HLS 200-472] Inferring partial write operation for 'IN_R_buff.V.0' (lte_cell_search.cpp:100:15)
INFO: [HLS 200-472] Inferring partial write operation for 'IN_I_buff.V.0' (lte_cell_search.cpp:93:17)
INFO: [HLS 200-472] Inferring partial write operation for 'IN_I_buff.V.0' (lte_cell_search.cpp:101:15)
INFO: [HLS 200-634] Sharing array IN_real_V among processes compute_threshold and compute_pss
INFO: [HLS 200-634] Sharing array IN_imag_V among processes compute_threshold and compute_pss
WARNING: [HLS 200-1449] Process compute_threshold has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process compute_pss has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_lteCellSearch has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command         transform done; 2.8 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.53 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.82 seconds; current allocated memory: 464.696 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 9.01 sec.
Command     elaborate done; 73 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'lteCellSearch' ...
Execute       ap_set_top_model lteCellSearch 
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_lteCellSearch.entry25' to 'dataflow_in_loop_lteCellSearch_entry25'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<40, 18>' to 'sqrt_fixed_40_18_s'.
Execute       get_model_list lteCellSearch -filter all-wo-channel -topdown 
Execute       preproc_iomode -model lteCellSearch 
Execute       preproc_iomode -model write_buffer_fft 
Execute       preproc_iomode -model dataflow_parent_loop_proc 
Execute       preproc_iomode -model dataflow_in_loop_lteCellSearch 
Execute       preproc_iomode -model track_pss_peak 
Execute       preproc_iomode -model compute_pss 
Execute       preproc_iomode -model sqrt_fixed<40, 18> 
Execute       preproc_iomode -model compute_threshold 
Execute       preproc_iomode -model dataflow_in_loop_lteCellSearch.entry25 
Execute       get_model_list lteCellSearch -filter all-wo-channel 
INFO-FLOW: Model list for configure: dataflow_in_loop_lteCellSearch.entry25 compute_threshold {sqrt_fixed<40, 18>} compute_pss track_pss_peak dataflow_in_loop_lteCellSearch dataflow_parent_loop_proc write_buffer_fft lteCellSearch
INFO-FLOW: Configuring Module : dataflow_in_loop_lteCellSearch.entry25 ...
Execute       set_default_model dataflow_in_loop_lteCellSearch.entry25 
Execute       apply_spec_resource_limit dataflow_in_loop_lteCellSearch.entry25 
INFO-FLOW: Configuring Module : compute_threshold ...
Execute       set_default_model compute_threshold 
Execute       apply_spec_resource_limit compute_threshold 
INFO-FLOW: Configuring Module : sqrt_fixed<40, 18> ...
Execute       set_default_model sqrt_fixed<40, 18> 
Execute       apply_spec_resource_limit sqrt_fixed<40, 18> 
INFO-FLOW: Configuring Module : compute_pss ...
Execute       set_default_model compute_pss 
Execute       apply_spec_resource_limit compute_pss 
INFO-FLOW: Configuring Module : track_pss_peak ...
Execute       set_default_model track_pss_peak 
Execute       apply_spec_resource_limit track_pss_peak 
INFO-FLOW: Configuring Module : dataflow_in_loop_lteCellSearch ...
Execute       set_default_model dataflow_in_loop_lteCellSearch 
Execute       apply_spec_resource_limit dataflow_in_loop_lteCellSearch 
INFO-FLOW: Configuring Module : dataflow_parent_loop_proc ...
Execute       set_default_model dataflow_parent_loop_proc 
Execute       apply_spec_resource_limit dataflow_parent_loop_proc 
INFO-FLOW: Configuring Module : write_buffer_fft ...
Execute       set_default_model write_buffer_fft 
Execute       apply_spec_resource_limit write_buffer_fft 
INFO-FLOW: Configuring Module : lteCellSearch ...
Execute       set_default_model lteCellSearch 
Execute       apply_spec_resource_limit lteCellSearch 
INFO-FLOW: Model list for preprocess: dataflow_in_loop_lteCellSearch.entry25 compute_threshold {sqrt_fixed<40, 18>} compute_pss track_pss_peak dataflow_in_loop_lteCellSearch dataflow_parent_loop_proc write_buffer_fft lteCellSearch
INFO-FLOW: Preprocessing Module: dataflow_in_loop_lteCellSearch.entry25 ...
Execute       set_default_model dataflow_in_loop_lteCellSearch.entry25 
Execute       cdfg_preprocess -model dataflow_in_loop_lteCellSearch.entry25 
Execute       rtl_gen_preprocess dataflow_in_loop_lteCellSearch.entry25 
INFO-FLOW: Preprocessing Module: compute_threshold ...
Execute       set_default_model compute_threshold 
Execute       cdfg_preprocess -model compute_threshold 
Execute       rtl_gen_preprocess compute_threshold 
INFO-FLOW: Preprocessing Module: sqrt_fixed<40, 18> ...
Execute       set_default_model sqrt_fixed<40, 18> 
Execute       cdfg_preprocess -model sqrt_fixed<40, 18> 
Execute       rtl_gen_preprocess sqrt_fixed<40, 18> 
INFO-FLOW: Preprocessing Module: compute_pss ...
Execute       set_default_model compute_pss 
Execute       cdfg_preprocess -model compute_pss 
Execute       rtl_gen_preprocess compute_pss 
INFO-FLOW: Preprocessing Module: track_pss_peak ...
Execute       set_default_model track_pss_peak 
Execute       cdfg_preprocess -model track_pss_peak 
Execute       rtl_gen_preprocess track_pss_peak 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_lteCellSearch ...
Execute       set_default_model dataflow_in_loop_lteCellSearch 
Execute       cdfg_preprocess -model dataflow_in_loop_lteCellSearch 
Execute       rtl_gen_preprocess dataflow_in_loop_lteCellSearch 
INFO-FLOW: Preprocessing Module: dataflow_parent_loop_proc ...
Execute       set_default_model dataflow_parent_loop_proc 
Execute       cdfg_preprocess -model dataflow_parent_loop_proc 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc 
INFO-FLOW: Preprocessing Module: write_buffer_fft ...
Execute       set_default_model write_buffer_fft 
Execute       cdfg_preprocess -model write_buffer_fft 
Execute       rtl_gen_preprocess write_buffer_fft 
INFO-FLOW: Preprocessing Module: lteCellSearch ...
Execute       set_default_model lteCellSearch 
Execute       cdfg_preprocess -model lteCellSearch 
Execute       rtl_gen_preprocess lteCellSearch 
INFO-FLOW: Model list for synthesis: dataflow_in_loop_lteCellSearch.entry25 compute_threshold {sqrt_fixed<40, 18>} compute_pss track_pss_peak dataflow_in_loop_lteCellSearch dataflow_parent_loop_proc write_buffer_fft lteCellSearch
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_lteCellSearch_entry25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_lteCellSearch.entry25 
Execute       schedule -model dataflow_in_loop_lteCellSearch.entry25 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 465.232 MB.
Execute       syn_report -verbosereport -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_in_loop_lteCellSearch_entry25.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_in_loop_lteCellSearch_entry25.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_lteCellSearch.entry25.
Execute       set_default_model dataflow_in_loop_lteCellSearch.entry25 
Execute       bind -model dataflow_in_loop_lteCellSearch.entry25 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 465.357 MB.
Execute       syn_report -verbosereport -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_in_loop_lteCellSearch_entry25.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_in_loop_lteCellSearch_entry25.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_lteCellSearch.entry25.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_threshold 
Execute       schedule -model compute_threshold 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_55_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 465.659 MB.
Execute       syn_report -verbosereport -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/compute_threshold.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/compute_threshold.sched.adb -f 
INFO-FLOW: Finish scheduling compute_threshold.
Execute       set_default_model compute_threshold 
Execute       bind -model compute_threshold 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 466.023 MB.
Execute       syn_report -verbosereport -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/compute_threshold.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/compute_threshold.bind.adb -f 
INFO-FLOW: Finish binding compute_threshold.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_40_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sqrt_fixed<40, 18> 
Execute       schedule -model sqrt_fixed<40, 18> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<40, 18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, function 'sqrt_fixed<40, 18>'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.34 seconds; current allocated memory: 468.190 MB.
Execute       syn_report -verbosereport -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/sqrt_fixed_40_18_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.36 sec.
Execute       db_write -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/sqrt_fixed_40_18_s.sched.adb -f 
INFO-FLOW: Finish scheduling sqrt_fixed<40, 18>.
Execute       set_default_model sqrt_fixed<40, 18> 
Execute       bind -model sqrt_fixed<40, 18> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.59 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 470.763 MB.
Execute       syn_report -verbosereport -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/sqrt_fixed_40_18_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.91 sec.
Execute       db_write -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/sqrt_fixed_40_18_s.bind.adb -f 
INFO-FLOW: Finish binding sqrt_fixed<40, 18>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_pss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_pss 
Execute       schedule -model compute_pss 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_89_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_89_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_97_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_107_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.43 seconds; current allocated memory: 471.583 MB.
Execute       syn_report -verbosereport -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/compute_pss.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/compute_pss.sched.adb -f 
INFO-FLOW: Finish scheduling compute_pss.
Execute       set_default_model compute_pss 
Execute       bind -model compute_pss 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.68 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.81 seconds. CPU system time: 0 seconds. Elapsed time: 1.83 seconds; current allocated memory: 472.540 MB.
Execute       syn_report -verbosereport -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/compute_pss.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.79 sec.
Execute       db_write -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/compute_pss.bind.adb -f 
INFO-FLOW: Finish binding compute_pss.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'track_pss_peak' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model track_pss_peak 
Execute       schedule -model track_pss_peak 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.89 seconds. CPU system time: 0 seconds. Elapsed time: 4.92 seconds; current allocated memory: 472.772 MB.
Execute       syn_report -verbosereport -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/track_pss_peak.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/track_pss_peak.sched.adb -f 
INFO-FLOW: Finish scheduling track_pss_peak.
Execute       set_default_model track_pss_peak 
Execute       bind -model track_pss_peak 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 473.067 MB.
Execute       syn_report -verbosereport -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/track_pss_peak.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/track_pss_peak.bind.adb -f 
INFO-FLOW: Finish binding track_pss_peak.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_lteCellSearch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_lteCellSearch 
Execute       schedule -model dataflow_in_loop_lteCellSearch 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 473.154 MB.
Execute       syn_report -verbosereport -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_in_loop_lteCellSearch.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_in_loop_lteCellSearch.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_lteCellSearch.
Execute       set_default_model dataflow_in_loop_lteCellSearch 
Execute       bind -model dataflow_in_loop_lteCellSearch 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 6.59 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6.61 seconds. CPU system time: 0 seconds. Elapsed time: 6.63 seconds; current allocated memory: 473.368 MB.
Execute       syn_report -verbosereport -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_in_loop_lteCellSearch.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 5.01 sec.
Execute       db_write -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_in_loop_lteCellSearch.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_lteCellSearch.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_parent_loop_proc 
Execute       schedule -model dataflow_parent_loop_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.05 seconds. CPU system time: 0 seconds. Elapsed time: 5.06 seconds; current allocated memory: 473.439 MB.
Execute       syn_report -verbosereport -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_parent_loop_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_parent_loop_proc.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_parent_loop_proc.
Execute       set_default_model dataflow_parent_loop_proc 
Execute       bind -model dataflow_parent_loop_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.7 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.72 seconds; current allocated memory: 473.559 MB.
Execute       syn_report -verbosereport -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_parent_loop_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 5.04 sec.
Execute       db_write -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_parent_loop_proc.bind.adb -f 
INFO-FLOW: Finish binding dataflow_parent_loop_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_buffer_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_buffer_fft 
Execute       schedule -model write_buffer_fft 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_216_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_216_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.41 seconds; current allocated memory: 474.143 MB.
Execute       syn_report -verbosereport -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/write_buffer_fft.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/write_buffer_fft.sched.adb -f 
INFO-FLOW: Finish scheduling write_buffer_fft.
Execute       set_default_model write_buffer_fft 
Execute       bind -model write_buffer_fft 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 474.823 MB.
Execute       syn_report -verbosereport -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/write_buffer_fft.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.4 sec.
Execute       db_write -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/write_buffer_fft.bind.adb -f 
INFO-FLOW: Finish binding write_buffer_fft.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lteCellSearch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lteCellSearch 
Execute       schedule -model lteCellSearch 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'copy_input'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'copy_input'
INFO: [SCHED 204-61] Pipelining loop 'copy_output'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'copy_output'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 475.182 MB.
Execute       syn_report -verbosereport -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.sched.adb -f 
INFO-FLOW: Finish scheduling lteCellSearch.
Execute       set_default_model lteCellSearch 
Execute       bind -model lteCellSearch 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.51 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.58 seconds. CPU system time: 0 seconds. Elapsed time: 3.6 seconds; current allocated memory: 475.661 MB.
Execute       syn_report -verbosereport -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 5.28 sec.
Execute       db_write -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.bind.adb -f 
INFO-FLOW: Finish binding lteCellSearch.
Execute       get_model_list lteCellSearch -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess dataflow_in_loop_lteCellSearch.entry25 
Execute       rtl_gen_preprocess compute_threshold 
Execute       rtl_gen_preprocess sqrt_fixed<40, 18> 
Execute       rtl_gen_preprocess compute_pss 
Execute       rtl_gen_preprocess track_pss_peak 
Execute       rtl_gen_preprocess dataflow_in_loop_lteCellSearch 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc 
Execute       rtl_gen_preprocess write_buffer_fft 
Execute       rtl_gen_preprocess lteCellSearch 
INFO-FLOW: Model list for RTL generation: dataflow_in_loop_lteCellSearch.entry25 compute_threshold {sqrt_fixed<40, 18>} compute_pss track_pss_peak dataflow_in_loop_lteCellSearch dataflow_parent_loop_proc write_buffer_fft lteCellSearch
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_lteCellSearch_entry25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_in_loop_lteCellSearch.entry25 -top_prefix lteCellSearch_ -sub_prefix lteCellSearch_ -mg_file /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_in_loop_lteCellSearch_entry25.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_lteCellSearch_entry25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.33 seconds. CPU system time: 0 seconds. Elapsed time: 5.42 seconds; current allocated memory: 475.839 MB.
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_lteCellSearch.entry25 -style xilinx -f -lang vhdl -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/vhdl/lteCellSearch_dataflow_in_loop_lteCellSearch_entry25 
Execute       gen_rtl dataflow_in_loop_lteCellSearch.entry25 -style xilinx -f -lang vlog -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/verilog/lteCellSearch_dataflow_in_loop_lteCellSearch_entry25 
Execute       syn_report -csynth -model dataflow_in_loop_lteCellSearch.entry25 -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/report/dataflow_in_loop_lteCellSearch_entry25_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_in_loop_lteCellSearch.entry25 -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/report/dataflow_in_loop_lteCellSearch_entry25_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_in_loop_lteCellSearch.entry25 -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_in_loop_lteCellSearch_entry25.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dataflow_in_loop_lteCellSearch.entry25 -f -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_in_loop_lteCellSearch_entry25.adb 
Execute       gen_tb_info dataflow_in_loop_lteCellSearch.entry25 -p /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_in_loop_lteCellSearch_entry25 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model compute_threshold -top_prefix lteCellSearch_ -sub_prefix lteCellSearch_ -mg_file /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/compute_threshold.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'sum_mag_V' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_23s_20ns_43_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_23s_23s_46_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.25 seconds; current allocated memory: 476.710 MB.
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_threshold -style xilinx -f -lang vhdl -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/vhdl/lteCellSearch_compute_threshold 
Execute       gen_rtl compute_threshold -style xilinx -f -lang vlog -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/verilog/lteCellSearch_compute_threshold 
Execute       syn_report -csynth -model compute_threshold -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/report/compute_threshold_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       syn_report -rtlxml -model compute_threshold -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/report/compute_threshold_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model compute_threshold -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/compute_threshold.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -model compute_threshold -f -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/compute_threshold.adb 
Execute       gen_tb_info compute_threshold -p /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/compute_threshold 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_40_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sqrt_fixed<40, 18> -top_prefix lteCellSearch_ -sub_prefix lteCellSearch_ -mg_file /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/sqrt_fixed_40_18_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_40_18_s'.
Command       create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 482.499 MB.
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.rtl_wrap.cfg.tcl 
Execute       gen_rtl sqrt_fixed<40, 18> -style xilinx -f -lang vhdl -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/vhdl/lteCellSearch_sqrt_fixed_40_18_s 
Execute       gen_rtl sqrt_fixed<40, 18> -style xilinx -f -lang vlog -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/verilog/lteCellSearch_sqrt_fixed_40_18_s 
Execute       syn_report -csynth -model sqrt_fixed<40, 18> -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/report/sqrt_fixed_40_18_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.1 sec.
Execute       syn_report -rtlxml -model sqrt_fixed<40, 18> -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/report/sqrt_fixed_40_18_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.54 sec.
Execute       syn_report -verbosereport -model sqrt_fixed<40, 18> -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/sqrt_fixed_40_18_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.32 sec.
Execute       db_write -model sqrt_fixed<40, 18> -f -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/sqrt_fixed_40_18_s.adb 
Command       db_write done; 0.7 sec.
Execute       gen_tb_info sqrt_fixed<40, 18> -p /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/sqrt_fixed_40_18_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_pss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model compute_pss -top_prefix lteCellSearch_ -sub_prefix lteCellSearch_ -mg_file /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/compute_pss.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_23s_31ns_48_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_14ns_44_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_50_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_23s_55_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_pss'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.98 seconds; current allocated memory: 494.551 MB.
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_pss -style xilinx -f -lang vhdl -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/vhdl/lteCellSearch_compute_pss 
Execute       gen_rtl compute_pss -style xilinx -f -lang vlog -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/verilog/lteCellSearch_compute_pss 
Execute       syn_report -csynth -model compute_pss -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/report/compute_pss_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       syn_report -rtlxml -model compute_pss -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/report/compute_pss_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model compute_pss -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/compute_pss.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 5.08 sec.
Execute       db_write -model compute_pss -f -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/compute_pss.adb 
Execute       gen_tb_info compute_pss -p /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/compute_pss 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'track_pss_peak' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model track_pss_peak -top_prefix lteCellSearch_ -sub_prefix lteCellSearch_ -mg_file /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/track_pss_peak.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'curr_max_V' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_42ns_37ns_78_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'track_pss_peak'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.55 seconds; current allocated memory: 498.855 MB.
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.rtl_wrap.cfg.tcl 
Execute       gen_rtl track_pss_peak -style xilinx -f -lang vhdl -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/vhdl/lteCellSearch_track_pss_peak 
Execute       gen_rtl track_pss_peak -style xilinx -f -lang vlog -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/verilog/lteCellSearch_track_pss_peak 
Execute       syn_report -csynth -model track_pss_peak -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/report/track_pss_peak_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model track_pss_peak -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/report/track_pss_peak_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model track_pss_peak -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/track_pss_peak.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -model track_pss_peak -f -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/track_pss_peak.adb 
Execute       gen_tb_info track_pss_peak -p /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/track_pss_peak 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_lteCellSearch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_in_loop_lteCellSearch -top_prefix lteCellSearch_ -sub_prefix lteCellSearch_ -mg_file /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_in_loop_lteCellSearch.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_lteCellSearch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 500.728 MB.
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_lteCellSearch -style xilinx -f -lang vhdl -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/vhdl/lteCellSearch_dataflow_in_loop_lteCellSearch 
Execute       gen_rtl dataflow_in_loop_lteCellSearch -style xilinx -f -lang vlog -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/verilog/lteCellSearch_dataflow_in_loop_lteCellSearch 
Execute       syn_report -csynth -model dataflow_in_loop_lteCellSearch -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/report/dataflow_in_loop_lteCellSearch_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_in_loop_lteCellSearch -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/report/dataflow_in_loop_lteCellSearch_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_in_loop_lteCellSearch -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_in_loop_lteCellSearch.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.94 sec.
Execute       db_write -model dataflow_in_loop_lteCellSearch -f -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_in_loop_lteCellSearch.adb 
Execute       gen_tb_info dataflow_in_loop_lteCellSearch -p /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_in_loop_lteCellSearch 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_parent_loop_proc -top_prefix lteCellSearch_ -sub_prefix lteCellSearch_ -mg_file /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.18 seconds; current allocated memory: 501.665 MB.
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_parent_loop_proc -style xilinx -f -lang vhdl -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/vhdl/lteCellSearch_dataflow_parent_loop_proc 
Execute       gen_rtl dataflow_parent_loop_proc -style xilinx -f -lang vlog -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/verilog/lteCellSearch_dataflow_parent_loop_proc 
Execute       syn_report -csynth -model dataflow_parent_loop_proc -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/report/dataflow_parent_loop_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_parent_loop_proc -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/report/dataflow_parent_loop_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_parent_loop_proc -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_parent_loop_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 5.04 sec.
Execute       db_write -model dataflow_parent_loop_proc -f -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_parent_loop_proc.adb 
Execute       gen_tb_info dataflow_parent_loop_proc -p /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_parent_loop_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_buffer_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model write_buffer_fft -top_prefix lteCellSearch_ -sub_prefix lteCellSearch_ -mg_file /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/write_buffer_fft.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_buffer_fft'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.23 seconds. CPU system time: 0 seconds. Elapsed time: 5.34 seconds; current allocated memory: 503.311 MB.
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_buffer_fft -style xilinx -f -lang vhdl -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/vhdl/lteCellSearch_write_buffer_fft 
Execute       gen_rtl write_buffer_fft -style xilinx -f -lang vlog -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/verilog/lteCellSearch_write_buffer_fft 
Execute       syn_report -csynth -model write_buffer_fft -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/report/write_buffer_fft_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.24 sec.
Execute       syn_report -rtlxml -model write_buffer_fft -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/report/write_buffer_fft_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model write_buffer_fft -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/write_buffer_fft.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.46 sec.
Execute       db_write -model write_buffer_fft -f -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/write_buffer_fft.adb 
Command       db_write done; 0.12 sec.
Execute       gen_tb_info write_buffer_fft -p /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/write_buffer_fft 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lteCellSearch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model lteCellSearch -top_prefix  -sub_prefix lteCellSearch_ -mg_file /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/IN_R_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/IN_R_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/IN_R_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/IN_R_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/IN_I_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/IN_I_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/IN_I_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/IN_I_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/OUT_FFT_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/OUT_FFT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/OUT_FFT_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/OUT_FFT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/pss_id_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/pss_id_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/pss_id_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/pss_id_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/OUT_PSS_ID' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/OUT_PEAK_INDEX' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/OUT_RSLT' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lteCellSearch' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'OUT_PSS_ID', 'OUT_PEAK_INDEX', 'OUT_RSLT' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_18ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lteCellSearch'.
Command       create_rtl_model done; 0.28 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.28 seconds; current allocated memory: 507.873 MB.
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.rtl_wrap.cfg.tcl 
Execute       gen_rtl lteCellSearch -istop -style xilinx -f -lang vhdl -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/vhdl/lteCellSearch 
Execute       gen_rtl lteCellSearch -istop -style xilinx -f -lang vlog -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/verilog/lteCellSearch 
Execute       syn_report -csynth -model lteCellSearch -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/report/lteCellSearch_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model lteCellSearch -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/report/lteCellSearch_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model lteCellSearch -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 5.26 sec.
Execute       db_write -model lteCellSearch -f -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.adb 
Execute       gen_tb_info lteCellSearch -p /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch 
Execute       export_constraint_db -f -tool general -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.constraint.tcl 
Execute       syn_report -designview -model lteCellSearch -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.design.xml 
Command       syn_report done; 1.66 sec.
Execute       syn_report -csynthDesign -model lteCellSearch -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model lteCellSearch -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model lteCellSearch -o /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks lteCellSearch 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain lteCellSearch 
INFO-FLOW: Model list for RTL component generation: dataflow_in_loop_lteCellSearch.entry25 compute_threshold {sqrt_fixed<40, 18>} compute_pss track_pss_peak dataflow_in_loop_lteCellSearch dataflow_parent_loop_proc write_buffer_fft lteCellSearch
INFO-FLOW: Handling components in module [dataflow_in_loop_lteCellSearch_entry25] ... 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_in_loop_lteCellSearch_entry25.compgen.tcl 
INFO-FLOW: Handling components in module [compute_threshold] ... 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/compute_threshold.compgen.tcl 
INFO-FLOW: Found component lteCellSearch_mul_23s_20ns_43_1_1.
INFO-FLOW: Append model lteCellSearch_mul_23s_20ns_43_1_1
INFO-FLOW: Found component lteCellSearch_mul_23s_23s_46_1_1.
INFO-FLOW: Append model lteCellSearch_mul_23s_23s_46_1_1
INFO-FLOW: Found component lteCellSearch_compute_threshold_mag_buff_V_0.
INFO-FLOW: Append model lteCellSearch_compute_threshold_mag_buff_V_0
INFO-FLOW: Found component lteCellSearch_compute_threshold_mag_buff_V_1.
INFO-FLOW: Append model lteCellSearch_compute_threshold_mag_buff_V_1
INFO-FLOW: Handling components in module [sqrt_fixed_40_18_s] ... 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/sqrt_fixed_40_18_s.compgen.tcl 
INFO-FLOW: Handling components in module [compute_pss] ... 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/compute_pss.compgen.tcl 
INFO-FLOW: Found component lteCellSearch_mul_23s_31ns_48_1_1.
INFO-FLOW: Append model lteCellSearch_mul_23s_31ns_48_1_1
INFO-FLOW: Found component lteCellSearch_mul_32s_23s_54_1_1.
INFO-FLOW: Append model lteCellSearch_mul_32s_23s_54_1_1
INFO-FLOW: Found component lteCellSearch_mul_32s_22s_53_1_1.
INFO-FLOW: Append model lteCellSearch_mul_32s_22s_53_1_1
INFO-FLOW: Found component lteCellSearch_mul_33s_23s_55_1_1.
INFO-FLOW: Append model lteCellSearch_mul_33s_23s_55_1_1
INFO-FLOW: Found component lteCellSearch_mul_32s_32s_50_1_1.
INFO-FLOW: Append model lteCellSearch_mul_32s_32s_50_1_1
INFO-FLOW: Found component lteCellSearch_mul_31ns_14ns_44_1_1.
INFO-FLOW: Append model lteCellSearch_mul_31ns_14ns_44_1_1
INFO-FLOW: Found component lteCellSearch_compute_pss_IN_R_buff_V_0.
INFO-FLOW: Append model lteCellSearch_compute_pss_IN_R_buff_V_0
INFO-FLOW: Found component lteCellSearch_compute_pss_IN_R_buff_V_1.
INFO-FLOW: Append model lteCellSearch_compute_pss_IN_R_buff_V_1
INFO-FLOW: Found component lteCellSearch_compute_pss_td_pss_real_V_0.
INFO-FLOW: Append model lteCellSearch_compute_pss_td_pss_real_V_0
INFO-FLOW: Found component lteCellSearch_compute_pss_td_pss_imag_V_0.
INFO-FLOW: Append model lteCellSearch_compute_pss_td_pss_imag_V_0
INFO-FLOW: Found component lteCellSearch_compute_pss_td_pss_real_V_1.
INFO-FLOW: Append model lteCellSearch_compute_pss_td_pss_real_V_1
INFO-FLOW: Found component lteCellSearch_compute_pss_td_pss_imag_V_1.
INFO-FLOW: Append model lteCellSearch_compute_pss_td_pss_imag_V_1
INFO-FLOW: Found component lteCellSearch_compute_pss_td_pss_imag_V_2.
INFO-FLOW: Append model lteCellSearch_compute_pss_td_pss_imag_V_2
INFO-FLOW: Handling components in module [track_pss_peak] ... 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/track_pss_peak.compgen.tcl 
INFO-FLOW: Found component lteCellSearch_mul_42ns_37ns_78_1_1.
INFO-FLOW: Append model lteCellSearch_mul_42ns_37ns_78_1_1
INFO-FLOW: Handling components in module [dataflow_in_loop_lteCellSearch] ... 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_in_loop_lteCellSearch.compgen.tcl 
INFO-FLOW: Found component lteCellSearch_fifo_w17_d2_S.
INFO-FLOW: Append model lteCellSearch_fifo_w17_d2_S
INFO-FLOW: Found component lteCellSearch_fifo_w17_d2_S.
INFO-FLOW: Append model lteCellSearch_fifo_w17_d2_S
INFO-FLOW: Found component lteCellSearch_fifo_w17_d2_S.
INFO-FLOW: Append model lteCellSearch_fifo_w17_d2_S
INFO-FLOW: Found component lteCellSearch_fifo_w32_d2_S.
INFO-FLOW: Append model lteCellSearch_fifo_w32_d2_S
INFO-FLOW: Found component lteCellSearch_fifo_w20_d2_S.
INFO-FLOW: Append model lteCellSearch_fifo_w20_d2_S
INFO-FLOW: Found component lteCellSearch_fifo_w20_d2_S.
INFO-FLOW: Append model lteCellSearch_fifo_w20_d2_S
INFO-FLOW: Found component lteCellSearch_fifo_w20_d2_S.
INFO-FLOW: Append model lteCellSearch_fifo_w20_d2_S
INFO-FLOW: Handling components in module [dataflow_parent_loop_proc] ... 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
INFO-FLOW: Handling components in module [write_buffer_fft] ... 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/write_buffer_fft.compgen.tcl 
INFO-FLOW: Handling components in module [lteCellSearch] ... 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.compgen.tcl 
INFO-FLOW: Found component lteCellSearch_mul_2ns_18ns_19_1_1.
INFO-FLOW: Append model lteCellSearch_mul_2ns_18ns_19_1_1
INFO-FLOW: Found component lteCellSearch_pss_rslt_temp.
INFO-FLOW: Append model lteCellSearch_pss_rslt_temp
INFO-FLOW: Found component lteCellSearch_IN_real_V.
INFO-FLOW: Append model lteCellSearch_IN_real_V
INFO-FLOW: Found component lteCellSearch_control_s_axi.
INFO-FLOW: Append model lteCellSearch_control_s_axi
INFO-FLOW: Found component lteCellSearch_gmem_m_axi.
INFO-FLOW: Append model lteCellSearch_gmem_m_axi
INFO-FLOW: Found component lteCellSearch_regslice_both.
INFO-FLOW: Append model lteCellSearch_regslice_both
INFO-FLOW: Found component lteCellSearch_regslice_both.
INFO-FLOW: Append model lteCellSearch_regslice_both
INFO-FLOW: Found component lteCellSearch_regslice_both.
INFO-FLOW: Append model lteCellSearch_regslice_both
INFO-FLOW: Found component lteCellSearch_regslice_both.
INFO-FLOW: Append model lteCellSearch_regslice_both
INFO-FLOW: Found component lteCellSearch_regslice_both.
INFO-FLOW: Append model lteCellSearch_regslice_both
INFO-FLOW: Found component lteCellSearch_regslice_both.
INFO-FLOW: Append model lteCellSearch_regslice_both
INFO-FLOW: Found component lteCellSearch_regslice_both.
INFO-FLOW: Append model lteCellSearch_regslice_both
INFO-FLOW: Found component lteCellSearch_regslice_both.
INFO-FLOW: Append model lteCellSearch_regslice_both
INFO-FLOW: Found component lteCellSearch_regslice_both.
INFO-FLOW: Append model lteCellSearch_regslice_both
INFO-FLOW: Found component lteCellSearch_regslice_both.
INFO-FLOW: Append model lteCellSearch_regslice_both
INFO-FLOW: Found component lteCellSearch_regslice_both.
INFO-FLOW: Append model lteCellSearch_regslice_both
INFO-FLOW: Found component lteCellSearch_regslice_both.
INFO-FLOW: Append model lteCellSearch_regslice_both
INFO-FLOW: Found component lteCellSearch_regslice_both.
INFO-FLOW: Append model lteCellSearch_regslice_both
INFO-FLOW: Found component lteCellSearch_regslice_both.
INFO-FLOW: Append model lteCellSearch_regslice_both
INFO-FLOW: Found component lteCellSearch_regslice_both.
INFO-FLOW: Append model lteCellSearch_regslice_both
INFO-FLOW: Found component lteCellSearch_regslice_both.
INFO-FLOW: Append model lteCellSearch_regslice_both
INFO-FLOW: Append model dataflow_in_loop_lteCellSearch_entry25
INFO-FLOW: Append model compute_threshold
INFO-FLOW: Append model sqrt_fixed_40_18_s
INFO-FLOW: Append model compute_pss
INFO-FLOW: Append model track_pss_peak
INFO-FLOW: Append model dataflow_in_loop_lteCellSearch
INFO-FLOW: Append model dataflow_parent_loop_proc
INFO-FLOW: Append model write_buffer_fft
INFO-FLOW: Append model lteCellSearch
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: lteCellSearch_mul_23s_20ns_43_1_1 lteCellSearch_mul_23s_23s_46_1_1 lteCellSearch_compute_threshold_mag_buff_V_0 lteCellSearch_compute_threshold_mag_buff_V_1 lteCellSearch_mul_23s_31ns_48_1_1 lteCellSearch_mul_32s_23s_54_1_1 lteCellSearch_mul_32s_22s_53_1_1 lteCellSearch_mul_33s_23s_55_1_1 lteCellSearch_mul_32s_32s_50_1_1 lteCellSearch_mul_31ns_14ns_44_1_1 lteCellSearch_compute_pss_IN_R_buff_V_0 lteCellSearch_compute_pss_IN_R_buff_V_1 lteCellSearch_compute_pss_td_pss_real_V_0 lteCellSearch_compute_pss_td_pss_imag_V_0 lteCellSearch_compute_pss_td_pss_real_V_1 lteCellSearch_compute_pss_td_pss_imag_V_1 lteCellSearch_compute_pss_td_pss_imag_V_2 lteCellSearch_mul_42ns_37ns_78_1_1 lteCellSearch_fifo_w17_d2_S lteCellSearch_fifo_w17_d2_S lteCellSearch_fifo_w17_d2_S lteCellSearch_fifo_w32_d2_S lteCellSearch_fifo_w20_d2_S lteCellSearch_fifo_w20_d2_S lteCellSearch_fifo_w20_d2_S lteCellSearch_mul_2ns_18ns_19_1_1 lteCellSearch_pss_rslt_temp lteCellSearch_IN_real_V lteCellSearch_control_s_axi lteCellSearch_gmem_m_axi lteCellSearch_regslice_both lteCellSearch_regslice_both lteCellSearch_regslice_both lteCellSearch_regslice_both lteCellSearch_regslice_both lteCellSearch_regslice_both lteCellSearch_regslice_both lteCellSearch_regslice_both lteCellSearch_regslice_both lteCellSearch_regslice_both lteCellSearch_regslice_both lteCellSearch_regslice_both lteCellSearch_regslice_both lteCellSearch_regslice_both lteCellSearch_regslice_both lteCellSearch_regslice_both dataflow_in_loop_lteCellSearch_entry25 compute_threshold sqrt_fixed_40_18_s compute_pss track_pss_peak dataflow_in_loop_lteCellSearch dataflow_parent_loop_proc write_buffer_fft lteCellSearch
INFO-FLOW: To file: write model lteCellSearch_mul_23s_20ns_43_1_1
INFO-FLOW: To file: write model lteCellSearch_mul_23s_23s_46_1_1
INFO-FLOW: To file: write model lteCellSearch_compute_threshold_mag_buff_V_0
INFO-FLOW: To file: write model lteCellSearch_compute_threshold_mag_buff_V_1
INFO-FLOW: To file: write model lteCellSearch_mul_23s_31ns_48_1_1
INFO-FLOW: To file: write model lteCellSearch_mul_32s_23s_54_1_1
INFO-FLOW: To file: write model lteCellSearch_mul_32s_22s_53_1_1
INFO-FLOW: To file: write model lteCellSearch_mul_33s_23s_55_1_1
INFO-FLOW: To file: write model lteCellSearch_mul_32s_32s_50_1_1
INFO-FLOW: To file: write model lteCellSearch_mul_31ns_14ns_44_1_1
INFO-FLOW: To file: write model lteCellSearch_compute_pss_IN_R_buff_V_0
INFO-FLOW: To file: write model lteCellSearch_compute_pss_IN_R_buff_V_1
INFO-FLOW: To file: write model lteCellSearch_compute_pss_td_pss_real_V_0
INFO-FLOW: To file: write model lteCellSearch_compute_pss_td_pss_imag_V_0
INFO-FLOW: To file: write model lteCellSearch_compute_pss_td_pss_real_V_1
INFO-FLOW: To file: write model lteCellSearch_compute_pss_td_pss_imag_V_1
INFO-FLOW: To file: write model lteCellSearch_compute_pss_td_pss_imag_V_2
INFO-FLOW: To file: write model lteCellSearch_mul_42ns_37ns_78_1_1
INFO-FLOW: To file: write model lteCellSearch_fifo_w17_d2_S
INFO-FLOW: To file: write model lteCellSearch_fifo_w17_d2_S
INFO-FLOW: To file: write model lteCellSearch_fifo_w17_d2_S
INFO-FLOW: To file: write model lteCellSearch_fifo_w32_d2_S
INFO-FLOW: To file: write model lteCellSearch_fifo_w20_d2_S
INFO-FLOW: To file: write model lteCellSearch_fifo_w20_d2_S
INFO-FLOW: To file: write model lteCellSearch_fifo_w20_d2_S
INFO-FLOW: To file: write model lteCellSearch_mul_2ns_18ns_19_1_1
INFO-FLOW: To file: write model lteCellSearch_pss_rslt_temp
INFO-FLOW: To file: write model lteCellSearch_IN_real_V
INFO-FLOW: To file: write model lteCellSearch_control_s_axi
INFO-FLOW: To file: write model lteCellSearch_gmem_m_axi
INFO-FLOW: To file: write model lteCellSearch_regslice_both
INFO-FLOW: To file: write model lteCellSearch_regslice_both
INFO-FLOW: To file: write model lteCellSearch_regslice_both
INFO-FLOW: To file: write model lteCellSearch_regslice_both
INFO-FLOW: To file: write model lteCellSearch_regslice_both
INFO-FLOW: To file: write model lteCellSearch_regslice_both
INFO-FLOW: To file: write model lteCellSearch_regslice_both
INFO-FLOW: To file: write model lteCellSearch_regslice_both
INFO-FLOW: To file: write model lteCellSearch_regslice_both
INFO-FLOW: To file: write model lteCellSearch_regslice_both
INFO-FLOW: To file: write model lteCellSearch_regslice_both
INFO-FLOW: To file: write model lteCellSearch_regslice_both
INFO-FLOW: To file: write model lteCellSearch_regslice_both
INFO-FLOW: To file: write model lteCellSearch_regslice_both
INFO-FLOW: To file: write model lteCellSearch_regslice_both
INFO-FLOW: To file: write model lteCellSearch_regslice_both
INFO-FLOW: To file: write model dataflow_in_loop_lteCellSearch_entry25
INFO-FLOW: To file: write model compute_threshold
INFO-FLOW: To file: write model sqrt_fixed_40_18_s
INFO-FLOW: To file: write model compute_pss
INFO-FLOW: To file: write model track_pss_peak
INFO-FLOW: To file: write model dataflow_in_loop_lteCellSearch
INFO-FLOW: To file: write model dataflow_parent_loop_proc
INFO-FLOW: To file: write model write_buffer_fft
INFO-FLOW: To file: write model lteCellSearch
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): lteCellSearch
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=16.300 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_in_loop_lteCellSearch_entry25.compgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/compute_threshold.compgen.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'lteCellSearch_mul_23s_20ns_43_1_1_Multiplier_0'
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'lteCellSearch_mul_23s_23s_46_1_1_Multiplier_1'
INFO: [RTMG 210-278] Implementing memory 'lteCellSearch_compute_threshold_mag_buff_V_0_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lteCellSearch_compute_threshold_mag_buff_V_1_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Command       ap_source done; 0.34 sec.
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/sqrt_fixed_40_18_s.compgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/compute_pss.compgen.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'lteCellSearch_mul_23s_31ns_48_1_1_Multiplier_2'
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'lteCellSearch_mul_32s_23s_54_1_1_Multiplier_3'
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'lteCellSearch_mul_32s_22s_53_1_1_Multiplier_4'
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'lteCellSearch_mul_33s_23s_55_1_1_Multiplier_5'
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'lteCellSearch_mul_32s_32s_50_1_1_Multiplier_6'
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'lteCellSearch_mul_31ns_14ns_44_1_1_Multiplier_7'
INFO: [RTMG 210-278] Implementing memory 'lteCellSearch_compute_pss_IN_R_buff_V_0_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lteCellSearch_compute_pss_IN_R_buff_V_1_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'lteCellSearch_compute_pss_td_pss_real_V_0_rom' using auto ROMs.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'lteCellSearch_compute_pss_td_pss_imag_V_0_rom' using auto ROMs.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'lteCellSearch_compute_pss_td_pss_real_V_1_rom' using auto ROMs.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'lteCellSearch_compute_pss_td_pss_imag_V_1_rom' using auto ROMs.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'lteCellSearch_compute_pss_td_pss_imag_V_2_rom' using auto ROMs.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Command       ap_source done; 1.69 sec.
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/track_pss_peak.compgen.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'lteCellSearch_mul_42ns_37ns_78_1_1_Multiplier_8'
Command       ap_source done; 0.14 sec.
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_in_loop_lteCellSearch.compgen.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'trunc_ln264_c_U(lteCellSearch_fifo_w17_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'trunc_ln264_c1_U(lteCellSearch_fifo_w17_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'trunc_ln264_c2_U(lteCellSearch_fifo_w17_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'thresh_V_U(lteCellSearch_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pss_rslt_0_V_U(lteCellSearch_fifo_w20_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pss_rslt_1_V_U(lteCellSearch_fifo_w20_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pss_rslt_2_V_U(lteCellSearch_fifo_w20_d2_S)' using Shift Registers.
Command       ap_source done; 0.47 sec.
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/write_buffer_fft.compgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.compgen.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'lteCellSearch_mul_2ns_18ns_19_1_1_Multiplier_9'
INFO: [RTMG 210-278] Implementing memory 'lteCellSearch_pss_rslt_temp_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lteCellSearch_IN_real_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Command       ap_source done; 0.55 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.2 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=lteCellSearch xml_exists=0
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.rtl_wrap.cfg.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.rtl_wrap.cfg.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.rtl_wrap.cfg.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.tbgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_in_loop_lteCellSearch_entry25.compgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/compute_threshold.compgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/sqrt_fixed_40_18_s.compgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/compute_pss.compgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/track_pss_peak.compgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_in_loop_lteCellSearch.compgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/write_buffer_fft.compgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_in_loop_lteCellSearch_entry25.compgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/compute_threshold.compgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/sqrt_fixed_40_18_s.compgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/compute_pss.compgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/track_pss_peak.compgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_in_loop_lteCellSearch.compgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/write_buffer_fft.compgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.compgen.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Command       ap_source done; 0.28 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_in_loop_lteCellSearch_entry25.compgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/compute_threshold.compgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/sqrt_fixed_40_18_s.compgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/compute_pss.compgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/track_pss_peak.compgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_in_loop_lteCellSearch.compgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/write_buffer_fft.compgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.compgen.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.constraint.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=32
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=20
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=55 #gSsdmPorts=32
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.tbgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.compgen.dataonly.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.compgen.dataonly.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.tbgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.rtl_wrap.cfg.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_in_loop_lteCellSearch_entry25.tbgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/compute_threshold.tbgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/sqrt_fixed_40_18_s.tbgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/compute_pss.tbgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/track_pss_peak.tbgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_in_loop_lteCellSearch.tbgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_parent_loop_proc.tbgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/write_buffer_fft.tbgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.tbgen.tcl 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.constraint.tcl 
Execute       sc_get_clocks lteCellSearch 
Execute       source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 12.27 seconds. CPU system time: 0.48 seconds. Elapsed time: 15.13 seconds; current allocated memory: 518.956 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lteCellSearch.
INFO: [VLOG 209-307] Generating Verilog RTL for lteCellSearch.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model lteCellSearch -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 84.04 MHz
Command     autosyn done; 80.64 sec.
Command   csynth_design done; 153.66 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 144.1 seconds. CPU system time: 3.04 seconds. Elapsed time: 153.66 seconds; current allocated memory: 520.373 MB.
Command ap_source done; 158.1 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1 opened at Thu Jun 02 15:29:42 PDT 2022
Execute     ap_set_clock -name default -period 16.3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 16.3ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.15 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 2.09 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         config_chip_info -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_library_info -library zynquplus_medium 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu28dr:-ffvg1517:-2-e 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       add_library done; 0.24 sec.
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.41 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     config_chip_info -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.66 sec.
Execute   set_part xczu28dr-ffvg1517-2-e 
INFO: [HLS 200-1510] Running: set_part xczu28dr-ffvg1517-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute       config_chip_info -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP 4272} {BRAM 2160} {URAM 80} 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_library_info -library zynquplus_medium 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu28dr:-ffvg1517:-2-e 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     add_library done; 0.22 sec.
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.28 sec.
Execute   create_clock -period 16.3 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 16.3 -name default 
Execute   export_design -rtl verilog -format ip_catalog -output /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/lteCellSearch.zip 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/lteCellSearch.zip 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -output=/home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/lteCellSearch.zip -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): lteCellSearch
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl verilog
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=16.300 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=lteCellSearch xml_exists=1
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.rtl_wrap.cfg.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.rtl_wrap.cfg.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.rtl_wrap.cfg.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.tbgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_in_loop_lteCellSearch_entry25.compgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/compute_threshold.compgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/sqrt_fixed_40_18_s.compgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/compute_pss.compgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/track_pss_peak.compgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_in_loop_lteCellSearch.compgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/write_buffer_fft.compgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to lteCellSearch
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_in_loop_lteCellSearch_entry25.compgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/compute_threshold.compgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/sqrt_fixed_40_18_s.compgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/compute_pss.compgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/track_pss_peak.compgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_in_loop_lteCellSearch.compgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/write_buffer_fft.compgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.compgen.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Command     ap_source done; 0.19 sec.
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_in_loop_lteCellSearch_entry25.compgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/compute_threshold.compgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/sqrt_fixed_40_18_s.compgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/compute_pss.compgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/track_pss_peak.compgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_in_loop_lteCellSearch.compgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/write_buffer_fft.compgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to lteCellSearch
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.constraint.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=32
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=32 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.compgen.dataonly.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.compgen.dataonly.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.tbgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.tbgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.tbgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.tbgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.tbgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.tbgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.tbgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.tbgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.tbgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.tbgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.tbgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=lteCellSearch
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.rtl_wrap.cfg.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.rtl_wrap.cfg.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.rtl_wrap.cfg.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.tbgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.tbgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=lteCellSearch
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.rtl_wrap.cfg.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.rtl_wrap.cfg.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.rtl_wrap.cfg.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.tbgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.tbgen.tcl 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.tbgen.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.constraint.tcl 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/lteCellSearch.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/PSS_mod/hls/solution1/impl/ip/pack.sh
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/lteCellSearch.zip 
INFO: [HLS 200-802] Generated output file /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/lteCellSearch.zip
Command   export_design done; 32.67 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 26.06 seconds. CPU system time: 5.01 seconds. Elapsed time: 32.67 seconds; current allocated memory: 203.080 MB.
Command ap_source done; 35.67 sec.
Execute cleanup_all 
