<profile>

<section name = "Vivado HLS Report for 'ConvolutionInputGene_5'" level="0">
<item name = "Date">Mon Mar  1 13:12:54 2021
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">cnvW1A1-pynqZ1-Z2</item>
<item name = "Solution">sol1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 7.910, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, 6, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 1200</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 4, 9053, 2698</column>
<column name="Memory">4, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 305</column>
<column name="Register">0, -, 851, 64</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">1, 1, 9, 8</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="BlackBoxJam_mul_3xdS_U246">BlackBoxJam_mul_3xdS, 0, 4, 215, 1</column>
<column name="BlackBoxJam_mux_4pcA_U247">BlackBoxJam_mux_4pcA, 0, 0, 8838, 2697</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="inputBuf_0_V_U">ConvolutionInputGyd2, 1, 0, 0, 48, 32, 1, 1536</column>
<column name="inputBuf_1_V_U">ConvolutionInputGyd2, 1, 0, 0, 48, 32, 1, 1536</column>
<column name="inputBuf_2_V_U">ConvolutionInputGyd2, 1, 0, 0, 48, 32, 1, 1536</column>
<column name="inputBuf_3_V_U">ConvolutionInputGyd2, 1, 0, 0, 48, 32, 1, 1536</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="count_simd_fu_517_p2">+, 0, 0, 39, 1, 32</column>
<column name="counter_internal_blo_4_fu_683_p2">+, 0, 0, 39, 32, 1</column>
<column name="current_block_read_fu_757_p2">+, 0, 0, 16, 2, 2</column>
<column name="current_block_write_2_2845_fu_777_p2">+, 0, 0, 39, 32, 1</column>
<column name="current_block_write_fu_821_p2">+, 0, 0, 39, 32, 1</column>
<column name="current_line_in_bloc_fu_746_p2">+, 0, 0, 39, 32, 32</column>
<column name="grp_fu_352_p2">+, 0, 0, 39, 32, 1</column>
<column name="i_i_op_fu_434_p2">+, 0, 0, 12, 12, 1</column>
<column name="indvar_flatten_next_fu_422_p2">+, 0, 0, 51, 44, 1</column>
<column name="inp_fu_708_p2">+, 0, 0, 39, 32, 1</column>
<column name="k_x_fu_534_p2">+, 0, 0, 39, 32, 1</column>
<column name="k_y_fu_497_p2">+, 0, 0, 39, 1, 32</column>
<column name="ofm_x_fu_565_p2">+, 0, 0, 39, 32, 1</column>
<column name="ofm_y_fu_585_p2">+, 0, 0, 39, 32, 1</column>
<column name="read_block_6_cast_fu_644_p2">+, 0, 0, 13, 4, 1</column>
<column name="read_block_fu_724_p2">+, 0, 0, 39, 32, 1</column>
<column name="tmp_167_i_fu_511_p2">+, 0, 0, 37, 30, 30</column>
<column name="tmp_fu_751_p2">+, 0, 0, 16, 1, 2</column>
<column name="ap_block_state12_pp0_stage0_iter5">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_471">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_483">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_494">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_505">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op165_read_state9">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op229_write_state12">and, 0, 0, 2, 1, 1</column>
<column name="or_cond_i_fu_638_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_flatten_fu_417_p2">icmp, 0, 0, 24, 44, 44</column>
<column name="tmp_166_i_fu_475_p2">icmp, 0, 0, 18, 32, 9</column>
<column name="tmp_171_i_fu_523_p2">icmp, 0, 0, 18, 32, 3</column>
<column name="tmp_172_i_fu_364_p2">icmp, 0, 0, 18, 32, 6</column>
<column name="tmp_173_i_fu_540_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="tmp_174_i_fu_827_p2">icmp, 0, 0, 18, 32, 3</column>
<column name="tmp_175_i_fu_551_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="tmp_176_i_fu_571_p2">icmp, 0, 0, 18, 32, 4</column>
<column name="tmp_177_i_fu_591_p2">icmp, 0, 0, 18, 32, 4</column>
<column name="tmp_178_i_fu_626_p2">icmp, 0, 0, 18, 32, 6</column>
<column name="tmp_179_i_fu_632_p2">icmp, 0, 0, 18, 32, 4</column>
<column name="tmp_181_i_fu_358_p2">icmp, 0, 0, 18, 32, 6</column>
<column name="tmp_182_i_fu_783_p2">icmp, 0, 0, 18, 32, 3</column>
<column name="tmp_183_i_fu_689_p2">icmp, 0, 0, 18, 32, 9</column>
<column name="tmp_i_2850_fu_466_p2">icmp, 0, 0, 18, 32, 8</column>
<column name="tmp_i_fu_428_p2">icmp, 0, 0, 13, 12, 10</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
<column name="current_block_write_1_2844_fu_833_p3">select, 0, 0, 32, 1, 1</column>
<column name="current_block_write_3_2846_fu_789_p3">select, 0, 0, 32, 1, 1</column>
<column name="current_block_write_4_2847_fu_797_p3">select, 0, 0, 32, 1, 32</column>
<column name="current_line_3_i_fu_650_p3">select, 0, 0, 32, 1, 1</column>
<column name="i_fu_440_p3">select, 0, 0, 12, 1, 1</column>
<column name="p_i_fu_695_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_inp_1_i_fu_597_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_ofm_y_9_i_fu_605_p3">select, 0, 0, 32, 1, 1</column>
<column name="read_block_1_fu_658_p3">select, 0, 0, 4, 1, 4</column>
<column name="read_block_1_i_mid2_fu_454_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter5">9, 2, 1, 2</column>
<column name="count_simd_1_fu_116">9, 2, 32, 64</column>
<column name="counter_internal_blo_fu_128">9, 2, 32, 64</column>
<column name="current_block_write_5_fu_120">15, 3, 32, 96</column>
<column name="current_line_2_fu_124">15, 3, 32, 96</column>
<column name="i_i_reg_298">9, 2, 12, 24</column>
<column name="in_V_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_287">9, 2, 44, 88</column>
<column name="inp_1_fu_108">15, 3, 32, 96</column>
<column name="inputBuf_0_V_address1">15, 3, 6, 18</column>
<column name="inputBuf_1_V_address1">15, 3, 6, 18</column>
<column name="inputBuf_2_V_address1">15, 3, 6, 18</column>
<column name="inputBuf_3_V_address1">15, 3, 6, 18</column>
<column name="k_x_1_fu_112">9, 2, 32, 64</column>
<column name="k_y_1_fu_104">9, 2, 32, 64</column>
<column name="numReps_blk_n">9, 2, 1, 2</column>
<column name="numReps_out_blk_n">9, 2, 1, 2</column>
<column name="ofm_x_1_fu_100">9, 2, 32, 64</column>
<column name="ofm_y_1_i_fu_96">9, 2, 32, 64</column>
<column name="out_V_V_blk_n">9, 2, 1, 2</column>
<column name="read_block_2_fu_92">21, 4, 32, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="bound_reg_958">44, 0, 44, 0</column>
<column name="count_simd_1_fu_116">32, 0, 32, 0</column>
<column name="count_simd_1_load_reg_990">32, 0, 32, 0</column>
<column name="counter_internal_blo_fu_128">32, 0, 32, 0</column>
<column name="current_block_read_reg_1039">2, 0, 2, 0</column>
<column name="current_block_read_reg_1039_pp0_iter3_reg">2, 0, 2, 0</column>
<column name="current_block_write_5_fu_120">32, 0, 32, 0</column>
<column name="current_line_2_fu_124">32, 0, 32, 0</column>
<column name="current_line_in_bloc_reg_1034">32, 0, 32, 0</column>
<column name="exitcond_flatten_reg_963">1, 0, 1, 0</column>
<column name="i_i_reg_298">12, 0, 12, 0</column>
<column name="indvar_flatten_reg_287">44, 0, 44, 0</column>
<column name="inp_1_fu_108">32, 0, 32, 0</column>
<column name="inputBuf_0_V_addr_2_reg_1048">6, 0, 6, 0</column>
<column name="inputBuf_0_V_addr_reg_1072">6, 0, 6, 0</column>
<column name="inputBuf_1_V_addr_2_reg_1053">6, 0, 6, 0</column>
<column name="inputBuf_1_V_addr_reg_1077">6, 0, 6, 0</column>
<column name="inputBuf_2_V_addr_2_reg_1058">6, 0, 6, 0</column>
<column name="inputBuf_2_V_addr_reg_1082">6, 0, 6, 0</column>
<column name="inputBuf_3_V_addr_2_reg_1063">6, 0, 6, 0</column>
<column name="inputBuf_3_V_addr_reg_1087">6, 0, 6, 0</column>
<column name="k_x_1_fu_112">32, 0, 32, 0</column>
<column name="k_y_1_fu_104">32, 0, 32, 0</column>
<column name="numReps_read_reg_948">32, 0, 32, 0</column>
<column name="ofm_x_1_fu_100">32, 0, 32, 0</column>
<column name="ofm_y_1_i_fu_96">32, 0, 32, 0</column>
<column name="or_cond_i_reg_1021">1, 0, 1, 0</column>
<column name="or_cond_i_reg_1021_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="outElem_V_reg_1112">32, 0, 32, 0</column>
<column name="read_block_2_fu_92">32, 0, 32, 0</column>
<column name="reg_376">32, 0, 32, 0</column>
<column name="reg_380">32, 0, 32, 0</column>
<column name="tmp_166_i_reg_986">1, 0, 1, 0</column>
<column name="tmp_167_i_reg_1000">30, 0, 30, 0</column>
<column name="tmp_172_i_reg_1030">1, 0, 1, 0</column>
<column name="tmp_181_i_reg_1025">1, 0, 1, 0</column>
<column name="tmp_2977_reg_1068">2, 0, 2, 0</column>
<column name="tmp_2978_reg_995">2, 0, 2, 0</column>
<column name="tmp_2982_reg_1044">2, 0, 2, 0</column>
<column name="tmp_i_2850_reg_982">1, 0, 1, 0</column>
<column name="tmp_i_reg_972">1, 0, 1, 0</column>
<column name="tmp_166_i_reg_986">64, 32, 1, 0</column>
<column name="tmp_i_2850_reg_982">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, ConvolutionInputGene.5, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, ConvolutionInputGene.5, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, ConvolutionInputGene.5, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, ConvolutionInputGene.5, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, ConvolutionInputGene.5, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, ConvolutionInputGene.5, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, ConvolutionInputGene.5, return value</column>
<column name="in_V_V_dout">in, 32, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_empty_n">in, 1, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_read">out, 1, ap_fifo, in_V_V, pointer</column>
<column name="out_V_V_din">out, 32, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_full_n">in, 1, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_write">out, 1, ap_fifo, out_V_V, pointer</column>
<column name="numReps_dout">in, 32, ap_fifo, numReps, pointer</column>
<column name="numReps_empty_n">in, 1, ap_fifo, numReps, pointer</column>
<column name="numReps_read">out, 1, ap_fifo, numReps, pointer</column>
<column name="numReps_out_din">out, 32, ap_fifo, numReps_out, pointer</column>
<column name="numReps_out_full_n">in, 1, ap_fifo, numReps_out, pointer</column>
<column name="numReps_out_write">out, 1, ap_fifo, numReps_out, pointer</column>
</table>
</item>
</section>
</profile>
