Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 702f99ced88741a8a8afeb2bf1be03d3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_MIPS_behav xil_defaultlib.top_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ALUOp' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/top_MIPS.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ALUop' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/top_MIPS.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder_Nbit(N=31)
Compiling module xil_defaultlib.MUX_Nbit_2to1(N=31)
Compiling module xil_defaultlib.Instruction_Memory_Unit
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.MUX_Nbit_2to1(N=4)
Compiling module xil_defaultlib.Registers_Unit
Compiling module xil_defaultlib.Sign_extender
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Memory_Unit
Compiling module xil_defaultlib.top_MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_MIPS_behav
