{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591034805731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591034805732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  1 18:06:45 2020 " "Processing started: Mon Jun  1 18:06:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591034805732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1591034805732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off smep -c smep --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off smep -c smep --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1591034805732 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1591034806082 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1591034806083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmi/rvjtag_tap.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmi/rvjtag_tap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rvjtag_tap " "Found entity 1: rvjtag_tap" {  } { { "dmi/rvjtag_tap.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dmi/rvjtag_tap.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034816934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034816934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmi/dmi_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file dmi/dmi_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmi_wrapper " "Found entity 1: dmi_wrapper" {  } { { "dmi/dmi_wrapper.v" "" { Text "/home/smep/src/Cores-SweRV/design/dmi/dmi_wrapper.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034816935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034816935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmi/dmi_jtag_to_core_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file dmi/dmi_jtag_to_core_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmi_jtag_to_core_sync " "Found entity 1: dmi_jtag_to_core_sync" {  } { { "dmi/dmi_jtag_to_core_sync.v" "" { Text "/home/smep/src/Cores-SweRV/design/dmi/dmi_jtag_to_core_sync.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034816936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034816936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.sv" "" { Text "/home/smep/src/Cores-SweRV/design/mem.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034816938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034816938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pic_ctrl.sv 3 3 " "Found 3 design units, including 3 entities, in source file pic_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pic_ctrl " "Found entity 1: pic_ctrl" {  } { { "pic_ctrl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/pic_ctrl.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034816941 ""} { "Info" "ISGN_ENTITY_NAME" "2 cmp_and_mux " "Found entity 2: cmp_and_mux" {  } { { "pic_ctrl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/pic_ctrl.sv" 459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034816941 ""} { "Info" "ISGN_ENTITY_NAME" "3 configurable_gw " "Found entity 3: configurable_gw" {  } { { "pic_ctrl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/pic_ctrl.sv" 485 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034816941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034816941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_ctrl " "Found entity 1: dma_ctrl" {  } { { "dma_ctrl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dma_ctrl.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034816944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034816944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exu/exu_mul_ctl.sv 1 1 " "Found 1 design units, including 1 entities, in source file exu/exu_mul_ctl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 exu_mul_ctl " "Found entity 1: exu_mul_ctl" {  } { { "exu/exu_mul_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/exu/exu_mul_ctl.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034816945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034816945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exu/exu_div_ctl.sv 1 1 " "Found 1 design units, including 1 entities, in source file exu/exu_div_ctl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 exu_div_ctl " "Found entity 1: exu_div_ctl" {  } { { "exu/exu_div_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/exu/exu_div_ctl.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034816947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034816947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exu/exu_alu_ctl.sv 1 1 " "Found 1 design units, including 1 entities, in source file exu/exu_alu_ctl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 exu_alu_ctl " "Found entity 1: exu_alu_ctl" {  } { { "exu/exu_alu_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/exu/exu_alu_ctl.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034816949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034816949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exu/exu.sv 1 1 " "Found 1 design units, including 1 entities, in source file exu/exu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 exu " "Found entity 1: exu" {  } { { "exu/exu.sv" "" { Text "/home/smep/src/Cores-SweRV/design/exu/exu.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034816952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034816952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu/lsu_trigger.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu/lsu_trigger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_trigger " "Found entity 1: lsu_trigger" {  } { { "lsu/lsu_trigger.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu_trigger.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034816953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034816953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu/lsu_stbuf.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu/lsu_stbuf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_stbuf " "Found entity 1: lsu_stbuf" {  } { { "lsu/lsu_stbuf.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu_stbuf.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034816956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034816956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu/lsu_lsc_ctl.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu/lsu_lsc_ctl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_lsc_ctl " "Found entity 1: lsu_lsc_ctl" {  } { { "lsu/lsu_lsc_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu_lsc_ctl.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034816959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034816959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu/lsu_ecc.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu/lsu_ecc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_ecc " "Found entity 1: lsu_ecc" {  } { { "lsu/lsu_ecc.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu_ecc.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034816960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034816960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu/lsu_dccm_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu/lsu_dccm_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_dccm_mem " "Found entity 1: lsu_dccm_mem" {  } { { "lsu/lsu_dccm_mem.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu_dccm_mem.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034816962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034816962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu/lsu_dccm_ctl.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu/lsu_dccm_ctl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_dccm_ctl " "Found entity 1: lsu_dccm_ctl" {  } { { "lsu/lsu_dccm_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu_dccm_ctl.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034816964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034816964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu/lsu_clkdomain.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu/lsu_clkdomain.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_clkdomain " "Found entity 1: lsu_clkdomain" {  } { { "lsu/lsu_clkdomain.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu_clkdomain.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034816966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034816966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu/lsu_bus_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu/lsu_bus_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_bus_intf " "Found entity 1: lsu_bus_intf" {  } { { "lsu/lsu_bus_intf.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu_bus_intf.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034816969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034816969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu/lsu_bus_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu/lsu_bus_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_bus_buffer " "Found entity 1: lsu_bus_buffer" {  } { { "lsu/lsu_bus_buffer.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu_bus_buffer.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034816974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034816974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu/lsu_addrcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu/lsu_addrcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_addrcheck " "Found entity 1: lsu_addrcheck" {  } { { "lsu/lsu_addrcheck.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu_addrcheck.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034816976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034816976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu/lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu/lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "lsu/lsu.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034816978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034816978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec/dec_trigger.sv 1 1 " "Found 1 design units, including 1 entities, in source file dec/dec_trigger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dec_trigger " "Found entity 1: dec_trigger" {  } { { "dec/dec_trigger.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_trigger.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034816979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034816979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec/dec_tlu_ctl.sv 2 2 " "Found 2 design units, including 2 entities, in source file dec/dec_tlu_ctl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dec_tlu_ctl " "Found entity 1: dec_tlu_ctl" {  } { { "dec/dec_tlu_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_tlu_ctl.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034816988 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec_timer_ctl " "Found entity 2: dec_timer_ctl" {  } { { "dec/dec_tlu_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_tlu_ctl.sv" 2628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034816988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034816988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec/dec_ib_ctl.sv 1 1 " "Found 1 design units, including 1 entities, in source file dec/dec_ib_ctl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dec_ib_ctl " "Found entity 1: dec_ib_ctl" {  } { { "dec/dec_ib_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_ib_ctl.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034816991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034816991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GPR_BANKS gpr_banks dec_gpr_ctl.sv(16) " "Verilog HDL Declaration information at dec_gpr_ctl.sv(16): object \"GPR_BANKS\" differs only in case from object \"gpr_banks\" in the same scope" {  } { { "dec/dec_gpr_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_gpr_ctl.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1591034816992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec/dec_gpr_ctl.sv 1 1 " "Found 1 design units, including 1 entities, in source file dec/dec_gpr_ctl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dec_gpr_ctl " "Found entity 1: dec_gpr_ctl" {  } { { "dec/dec_gpr_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_gpr_ctl.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034816993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034816993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec/dec_decode_ctl.sv 2 2 " "Found 2 design units, including 2 entities, in source file dec/dec_decode_ctl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dec_decode_ctl " "Found entity 1: dec_decode_ctl" {  } { { "dec/dec_decode_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_decode_ctl.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817002 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec_dec_ctl " "Found entity 2: dec_dec_ctl" {  } { { "dec/dec_decode_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_decode_ctl.sv" 2495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034817002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec/dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file dec/dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dec " "Found entity 1: dec" {  } { { "dec/dec.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034817005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dbg/dbg.sv 1 1 " "Found 1 design units, including 1 entities, in source file dbg/dbg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dbg " "Found entity 1: dbg" {  } { { "dbg/dbg.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dbg/dbg.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034817009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ahb_to_axi4.sv 1 1 " "Found 1 design units, including 1 entities, in source file lib/ahb_to_axi4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_to_axi4 " "Found entity 1: ahb_to_axi4" {  } { { "lib/ahb_to_axi4.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/ahb_to_axi4.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034817011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axi4_to_ahb.sv 1 1 " "Found 1 design units, including 1 entities, in source file lib/axi4_to_ahb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axi4_to_ahb " "Found entity 1: axi4_to_ahb" {  } { { "lib/axi4_to_ahb.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/axi4_to_ahb.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034817013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/svci_to_axi4.sv 1 1 " "Found 1 design units, including 1 entities, in source file lib/svci_to_axi4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 svci_to_axi4 " "Found entity 1: svci_to_axi4" {  } { { "lib/svci_to_axi4.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/svci_to_axi4.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034817015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/mem_lib.sv 41 41 " "Found 41 design units, including 41 entities, in source file lib/mem_lib.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_32768x39 " "Found entity 1: ram_32768x39" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "2 ram_16384x39 " "Found entity 2: ram_16384x39" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "3 ram_8192x39 " "Found entity 3: ram_8192x39" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "4 ram_4096x39 " "Found entity 4: ram_4096x39" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "5 ram_3072x39 " "Found entity 5: ram_3072x39" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "6 ram_2048x39 " "Found entity 6: ram_2048x39" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "7 ram_1536x39 " "Found entity 7: ram_1536x39" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "8 ram_1024x39 " "Found entity 8: ram_1024x39" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "9 ram_768x39 " "Found entity 9: ram_768x39" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "10 ram_512x39 " "Found entity 10: ram_512x39" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "11 ram_256x39 " "Found entity 11: ram_256x39" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 256 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "12 ram_128x39 " "Found entity 12: ram_128x39" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 280 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "13 ram_1024x20 " "Found entity 13: ram_1024x20" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "14 ram_512x20 " "Found entity 14: ram_512x20" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 329 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "15 ram_256x20 " "Found entity 15: ram_256x20" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 352 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "16 ram_128x20 " "Found entity 16: ram_128x20" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "17 ram_64x20 " "Found entity 17: ram_64x20" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 397 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "18 ram_4096x34 " "Found entity 18: ram_4096x34" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "19 ram_2048x34 " "Found entity 19: ram_2048x34" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 449 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "20 ram_1024x34 " "Found entity 20: ram_1024x34" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 474 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "21 ram_512x34 " "Found entity 21: ram_512x34" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "22 ram_256x34 " "Found entity 22: ram_256x34" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "23 ram_128x34 " "Found entity 23: ram_128x34" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 549 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "24 ram_64x34 " "Found entity 24: ram_64x34" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "25 ram_4096x42 " "Found entity 25: ram_4096x42" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "26 ram_2048x42 " "Found entity 26: ram_2048x42" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "27 ram_1024x42 " "Found entity 27: ram_1024x42" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "28 ram_512x42 " "Found entity 28: ram_512x42" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 673 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "29 ram_256x42 " "Found entity 29: ram_256x42" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "30 ram_128x42 " "Found entity 30: ram_128x42" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 724 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "31 ram_64x42 " "Found entity 31: ram_64x42" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "32 ram_1024x21 " "Found entity 32: ram_1024x21" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 776 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "33 ram_512x21 " "Found entity 33: ram_512x21" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 800 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "34 ram_256x21 " "Found entity 34: ram_256x21" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 825 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "35 ram_128x21 " "Found entity 35: ram_128x21" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 850 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "36 ram_64x21 " "Found entity 36: ram_64x21" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 875 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "37 ram_1024x25 " "Found entity 37: ram_1024x25" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "38 ram_512x25 " "Found entity 38: ram_512x25" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 924 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "39 ram_256x25 " "Found entity 39: ram_256x25" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 950 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "40 ram_128x25 " "Found entity 40: ram_128x25" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""} { "Info" "ISGN_ENTITY_NAME" "41 ram_64x25 " "Found entity 41: ram_64x25" {  } { { "lib/mem_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/mem_lib.sv" 1002 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034817022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/beh_lib.sv 22 22 " "Found 22 design units, including 22 entities, in source file lib/beh_lib.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rvdff " "Found entity 1: rvdff" {  } { { "lib/beh_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817027 ""} { "Info" "ISGN_ENTITY_NAME" "2 rvdffs " "Found entity 2: rvdffs" {  } { { "lib/beh_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817027 ""} { "Info" "ISGN_ENTITY_NAME" "3 rvdffsc " "Found entity 3: rvdffsc" {  } { { "lib/beh_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817027 ""} { "Info" "ISGN_ENTITY_NAME" "4 clockhdr " "Found entity 4: clockhdr" {  } { { "lib/beh_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817027 ""} { "Info" "ISGN_ENTITY_NAME" "5 rvclkhdr " "Found entity 5: rvclkhdr" {  } { { "lib/beh_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817027 ""} { "Info" "ISGN_ENTITY_NAME" "6 rvoclkhdr " "Found entity 6: rvoclkhdr" {  } { { "lib/beh_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817027 ""} { "Info" "ISGN_ENTITY_NAME" "7 rvdffe " "Found entity 7: rvdffe" {  } { { "lib/beh_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817027 ""} { "Info" "ISGN_ENTITY_NAME" "8 rvsyncss " "Found entity 8: rvsyncss" {  } { { "lib/beh_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817027 ""} { "Info" "ISGN_ENTITY_NAME" "9 rvlsadder " "Found entity 9: rvlsadder" {  } { { "lib/beh_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817027 ""} { "Info" "ISGN_ENTITY_NAME" "10 rvbradder " "Found entity 10: rvbradder" {  } { { "lib/beh_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817027 ""} { "Info" "ISGN_ENTITY_NAME" "11 rvtwoscomp " "Found entity 11: rvtwoscomp" {  } { { "lib/beh_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 246 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817027 ""} { "Info" "ISGN_ENTITY_NAME" "12 rvfindfirst1 " "Found entity 12: rvfindfirst1" {  } { { "lib/beh_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817027 ""} { "Info" "ISGN_ENTITY_NAME" "13 rvfindfirst1hot " "Found entity 13: rvfindfirst1hot" {  } { { "lib/beh_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817027 ""} { "Info" "ISGN_ENTITY_NAME" "14 rvmaskandmatch " "Found entity 14: rvmaskandmatch" {  } { { "lib/beh_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817027 ""} { "Info" "ISGN_ENTITY_NAME" "15 rvbtb_tag_hash " "Found entity 15: rvbtb_tag_hash" {  } { { "lib/beh_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 330 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817027 ""} { "Info" "ISGN_ENTITY_NAME" "16 rvbtb_addr_hash " "Found entity 16: rvbtb_addr_hash" {  } { { "lib/beh_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817027 ""} { "Info" "ISGN_ENTITY_NAME" "17 rvbtb_ghr_hash " "Found entity 17: rvbtb_ghr_hash" {  } { { "lib/beh_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817027 ""} { "Info" "ISGN_ENTITY_NAME" "18 rvrangecheck " "Found entity 18: rvrangecheck" {  } { { "lib/beh_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817027 ""} { "Info" "ISGN_ENTITY_NAME" "19 rveven_paritygen " "Found entity 19: rveven_paritygen" {  } { { "lib/beh_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817027 ""} { "Info" "ISGN_ENTITY_NAME" "20 rveven_paritycheck " "Found entity 20: rveven_paritycheck" {  } { { "lib/beh_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817027 ""} { "Info" "ISGN_ENTITY_NAME" "21 rvecc_encode " "Found entity 21: rvecc_encode" {  } { { "lib/beh_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817027 ""} { "Info" "ISGN_ENTITY_NAME" "22 rvecc_decode " "Found entity 22: rvecc_decode" {  } { { "lib/beh_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 441 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034817027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifu/ifu_mem_ctl.sv 1 1 " "Found 1 design units, including 1 entities, in source file ifu/ifu_mem_ctl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ifu_mem_ctl " "Found entity 1: ifu_mem_ctl" {  } { { "ifu/ifu_mem_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_mem_ctl.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034817034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "idle IDLE ifu_ifc_ctl.sv(82) " "Verilog HDL Declaration information at ifu_ifc_ctl.sv(82): object \"idle\" differs only in case from object \"IDLE\" in the same scope" {  } { { "ifu/ifu_ifc_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_ifc_ctl.sv" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1591034817035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wfm WFM ifu_ifc_ctl.sv(82) " "Verilog HDL Declaration information at ifu_ifc_ctl.sv(82): object \"wfm\" differs only in case from object \"WFM\" in the same scope" {  } { { "ifu/ifu_ifc_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_ifc_ctl.sv" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1591034817035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifu/ifu_ifc_ctl.sv 1 1 " "Found 1 design units, including 1 entities, in source file ifu/ifu_ifc_ctl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ifu_ifc_ctl " "Found entity 1: ifu_ifc_ctl" {  } { { "ifu/ifu_ifc_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_ifc_ctl.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034817037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifu/ifu_iccm_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file ifu/ifu_iccm_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ifu_iccm_mem " "Found entity 1: ifu_iccm_mem" {  } { { "ifu/ifu_iccm_mem.sv" "" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_iccm_mem.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034817039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifu/ifu_ic_mem.sv 3 3 " "Found 3 design units, including 3 entities, in source file ifu/ifu_ic_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ifu_ic_mem " "Found entity 1: ifu_ic_mem" {  } { { "ifu/ifu_ic_mem.sv" "" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_ic_mem.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817042 ""} { "Info" "ISGN_ENTITY_NAME" "2 IC_DATA " "Found entity 2: IC_DATA" {  } { { "ifu/ifu_ic_mem.sv" "" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_ic_mem.sv" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817042 ""} { "Info" "ISGN_ENTITY_NAME" "3 IC_TAG " "Found entity 3: IC_TAG" {  } { { "ifu/ifu_ic_mem.sv" "" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_ic_mem.sv" 311 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034817042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifu/ifu_compress_ctl.sv 1 1 " "Found 1 design units, including 1 entities, in source file ifu/ifu_compress_ctl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ifu_compress_ctl " "Found entity 1: ifu_compress_ctl" {  } { { "ifu/ifu_compress_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_compress_ctl.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034817045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifu/ifu_bp_ctl.sv 1 1 " "Found 1 design units, including 1 entities, in source file ifu/ifu_bp_ctl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ifu_bp_ctl " "Found entity 1: ifu_bp_ctl" {  } { { "ifu/ifu_bp_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_bp_ctl.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034817051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifu/ifu_aln_ctl.sv 1 1 " "Found 1 design units, including 1 entities, in source file ifu/ifu_aln_ctl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ifu_aln_ctl " "Found entity 1: ifu_aln_ctl" {  } { { "ifu/ifu_aln_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_aln_ctl.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034817057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifu/ifu.sv 1 1 " "Found 1 design units, including 1 entities, in source file ifu/ifu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ifu " "Found entity 1: ifu" {  } { { "ifu/ifu.sv" "" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034817059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "swerv.sv 1 1 " "Found 1 design units, including 1 entities, in source file swerv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 swerv " "Found entity 1: swerv" {  } { { "swerv.sv" "" { Text "/home/smep/src/Cores-SweRV/design/swerv.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034817064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "include/swerv_types.sv 1 0 " "Found 1 design units, including 0 entities, in source file include/swerv_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 swerv_types (SystemVerilog) " "Found design unit 1: swerv_types (SystemVerilog)" {  } { { "include/swerv_types.sv" "" { Text "/home/smep/src/Cores-SweRV/design/include/swerv_types.sv" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034817066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "swerv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file swerv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 swerv_wrapper " "Found entity 1: swerv_wrapper" {  } { { "swerv_wrapper.sv" "" { Text "/home/smep/src/Cores-SweRV/design/swerv_wrapper.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591034817069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591034817069 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ifu_bp_ctl.sv(103) " "Verilog HDL or VHDL warning at ifu_bp_ctl.sv(103): conditional expression evaluates to a constant" {  } { { "ifu/ifu_bp_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_bp_ctl.sv" 103 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1591034817177 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ifu_bp_ctl.sv(104) " "Verilog HDL or VHDL warning at ifu_bp_ctl.sv(104): conditional expression evaluates to a constant" {  } { { "ifu/ifu_bp_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_bp_ctl.sv" 104 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1591034817177 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ifu_bp_ctl.sv(105) " "Verilog HDL or VHDL warning at ifu_bp_ctl.sv(105): conditional expression evaluates to a constant" {  } { { "ifu/ifu_bp_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_bp_ctl.sv" 105 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1591034817177 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "swerv_wrapper " "Elaborating entity \"swerv_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1591034817304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "swerv swerv:swerv " "Elaborating entity \"swerv\" for hierarchy \"swerv:swerv\"" {  } { { "swerv_wrapper.sv" "swerv" { Text "/home/smep/src/Cores-SweRV/design/swerv_wrapper.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvoclkhdr swerv:swerv\|rvoclkhdr:free_cg " "Elaborating entity \"rvoclkhdr\" for hierarchy \"swerv:swerv\|rvoclkhdr:free_cg\"" {  } { { "swerv.sv" "free_cg" { Text "/home/smep/src/Cores-SweRV/design/swerv.sv" 966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockhdr swerv:swerv\|rvoclkhdr:free_cg\|clockhdr:rvclkhdr " "Elaborating entity \"clockhdr\" for hierarchy \"swerv:swerv\|rvoclkhdr:free_cg\|clockhdr:rvclkhdr\"" {  } { { "lib/beh_lib.sv" "rvclkhdr" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817338 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en_ff beh_lib.sv(92) " "Verilog HDL Always Construct warning at beh_lib.sv(92): inferring latch(es) for variable \"en_ff\", which holds its previous value in one or more paths through the always construct" {  } { { "lib/beh_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1591034817338 "|swerv_wrapper|swerv:swerv|rvoclkhdr:free_cg|clockhdr:rvclkhdr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_ff beh_lib.sv(93) " "Inferred latch for \"en_ff\" at beh_lib.sv(93)" {  } { { "lib/beh_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1591034817338 "|swerv_wrapper|swerv:swerv|rvoclkhdr:free_cg|clockhdr:rvclkhdr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dbg swerv:swerv\|dbg:dbg " "Elaborating entity \"dbg\" for hierarchy \"swerv:swerv\|dbg:dbg\"" {  } { { "swerv.sv" "dbg" { Text "/home/smep/src/Cores-SweRV/design/swerv.sv" 977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817342 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "abstractcs_error_selor dbg.sv(146) " "Verilog HDL or VHDL warning at dbg.sv(146): object \"abstractcs_error_selor\" assigned a value but never read" {  } { { "dbg/dbg.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dbg/dbg.sv" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034817347 "|swerv_wrapper|swerv:swerv|dbg:dbg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvclkhdr swerv:swerv\|dbg:dbg\|rvclkhdr:bus_cgc " "Elaborating entity \"rvclkhdr\" for hierarchy \"swerv:swerv\|dbg:dbg\|rvclkhdr:bus_cgc\"" {  } { { "dbg/dbg.sv" "bus_cgc" { Text "/home/smep/src/Cores-SweRV/design/dbg/dbg.sv" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs swerv:swerv\|dbg:dbg\|rvdffs:sbcs_sbbusyerror_reg " "Elaborating entity \"rvdffs\" for hierarchy \"swerv:swerv\|dbg:dbg\|rvdffs:sbcs_sbbusyerror_reg\"" {  } { { "dbg/dbg.sv" "sbcs_sbbusyerror_reg" { Text "/home/smep/src/Cores-SweRV/design/dbg/dbg.sv" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|dbg:dbg\|rvdffs:sbcs_sbbusyerror_reg\|rvdff:dffs " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|dbg:dbg\|rvdffs:sbcs_sbbusyerror_reg\|rvdff:dffs\"" {  } { { "lib/beh_lib.sv" "dffs" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs swerv:swerv\|dbg:dbg\|rvdffs:sbcs_misc_reg " "Elaborating entity \"rvdffs\" for hierarchy \"swerv:swerv\|dbg:dbg\|rvdffs:sbcs_misc_reg\"" {  } { { "dbg/dbg.sv" "sbcs_misc_reg" { Text "/home/smep/src/Cores-SweRV/design/dbg/dbg.sv" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|dbg:dbg\|rvdffs:sbcs_misc_reg\|rvdff:dffs " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|dbg:dbg\|rvdffs:sbcs_misc_reg\|rvdff:dffs\"" {  } { { "lib/beh_lib.sv" "dffs" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs swerv:swerv\|dbg:dbg\|rvdffs:sbcs_error_reg " "Elaborating entity \"rvdffs\" for hierarchy \"swerv:swerv\|dbg:dbg\|rvdffs:sbcs_error_reg\"" {  } { { "dbg/dbg.sv" "sbcs_error_reg" { Text "/home/smep/src/Cores-SweRV/design/dbg/dbg.sv" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|dbg:dbg\|rvdffs:sbcs_error_reg\|rvdff:dffs " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|dbg:dbg\|rvdffs:sbcs_error_reg\|rvdff:dffs\"" {  } { { "lib/beh_lib.sv" "dffs" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe swerv:swerv\|dbg:dbg\|rvdffe:dbg_sbdata0_reg " "Elaborating entity \"rvdffe\" for hierarchy \"swerv:swerv\|dbg:dbg\|rvdffe:dbg_sbdata0_reg\"" {  } { { "dbg/dbg.sv" "dbg_sbdata0_reg" { Text "/home/smep/src/Cores-SweRV/design/dbg/dbg.sv" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|dbg:dbg\|rvdffe:dbg_sbdata0_reg\|rvdff:dff " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|dbg:dbg\|rvdffe:dbg_sbdata0_reg\|rvdff:dff\"" {  } { { "lib/beh_lib.sv" "dff" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs swerv:swerv\|dbg:dbg\|rvdffs:dmcontrolff " "Elaborating entity \"rvdffs\" for hierarchy \"swerv:swerv\|dbg:dbg\|rvdffs:dmcontrolff\"" {  } { { "dbg/dbg.sv" "dmcontrolff" { Text "/home/smep/src/Cores-SweRV/design/dbg/dbg.sv" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|dbg:dbg\|rvdffs:dmcontrolff\|rvdff:dffs " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|dbg:dbg\|rvdffs:dmcontrolff\|rvdff:dffs\"" {  } { { "lib/beh_lib.sv" "dffs" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffsc swerv:swerv\|dbg:dbg\|rvdffsc:dmstatus_havereset_reg " "Elaborating entity \"rvdffsc\" for hierarchy \"swerv:swerv\|dbg:dbg\|rvdffsc:dmstatus_havereset_reg\"" {  } { { "dbg/dbg.sv" "dmstatus_havereset_reg" { Text "/home/smep/src/Cores-SweRV/design/dbg/dbg.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs swerv:swerv\|dbg:dbg\|rvdffs:dmi_rddata_reg " "Elaborating entity \"rvdffs\" for hierarchy \"swerv:swerv\|dbg:dbg\|rvdffs:dmi_rddata_reg\"" {  } { { "dbg/dbg.sv" "dmi_rddata_reg" { Text "/home/smep/src/Cores-SweRV/design/dbg/dbg.sv" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|dbg:dbg\|rvdff:axi_bresp_ff " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|dbg:dbg\|rvdff:axi_bresp_ff\"" {  } { { "dbg/dbg.sv" "axi_bresp_ff" { Text "/home/smep/src/Cores-SweRV/design/dbg/dbg.sv" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe swerv:swerv\|dbg:dbg\|rvdffe:axi_rdata_ff " "Elaborating entity \"rvdffe\" for hierarchy \"swerv:swerv\|dbg:dbg\|rvdffe:axi_rdata_ff\"" {  } { { "dbg/dbg.sv" "axi_rdata_ff" { Text "/home/smep/src/Cores-SweRV/design/dbg/dbg.sv" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|dbg:dbg\|rvdffe:axi_rdata_ff\|rvdff:dff " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|dbg:dbg\|rvdffe:axi_rdata_ff\|rvdff:dff\"" {  } { { "lib/beh_lib.sv" "dff" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifu swerv:swerv\|ifu:ifu " "Elaborating entity \"ifu\" for hierarchy \"swerv:swerv\|ifu:ifu\"" {  } { { "swerv.sv" "ifu" { Text "/home/smep/src/Cores-SweRV/design/swerv.sv" 988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifu_ifc_ctl swerv:swerv\|ifu:ifu\|ifu_ifc_ctl:ifc " "Elaborating entity \"ifu_ifc_ctl\" for hierarchy \"swerv:swerv\|ifu:ifu\|ifu_ifc_ctl:ifc\"" {  } { { "ifu/ifu.sv" "ifc" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu.sv" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817425 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow_nc ifu_ifc_ctl.sv(80) " "Verilog HDL or VHDL warning at ifu_ifc_ctl.sv(80): object \"overflow_nc\" assigned a value but never read" {  } { { "ifu/ifu_ifc_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_ifc_ctl.sv" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034817428 "|swerv_wrapper|swerv:swerv|ifu:ifu|ifu_ifc_ctl:ifc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe swerv:swerv\|ifu:ifu\|ifu_ifc_ctl:ifc\|rvdffe:faddmiss_ff " "Elaborating entity \"rvdffe\" for hierarchy \"swerv:swerv\|ifu:ifu\|ifu_ifc_ctl:ifc\|rvdffe:faddmiss_ff\"" {  } { { "ifu/ifu_ifc_ctl.sv" "faddmiss_ff" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_ifc_ctl.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|ifu:ifu\|ifu_ifc_ctl:ifc\|rvdffe:faddmiss_ff\|rvdff:dff " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|ifu:ifu\|ifu_ifc_ctl:ifc\|rvdffe:faddmiss_ff\|rvdff:dff\"" {  } { { "lib/beh_lib.sv" "dff" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifu_bp_ctl swerv:swerv\|ifu:ifu\|ifu_bp_ctl:bp " "Elaborating entity \"ifu_bp_ctl\" for hierarchy \"swerv:swerv\|ifu:ifu\|ifu_bp_ctl:bp\"" {  } { { "ifu/ifu.sv" "bp" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu.sv" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817443 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "minus1 ifu_bp_ctl.sv(930) " "Verilog HDL or VHDL warning at ifu_bp_ctl.sv(930): object \"minus1\" assigned a value but never read" {  } { { "ifu/ifu_bp_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_bp_ctl.sv" 930 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034817471 "|swerv_wrapper|swerv:swerv|ifu:ifu|ifu_bp_ctl:bp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "plus1 ifu_bp_ctl.sv(930) " "Verilog HDL or VHDL warning at ifu_bp_ctl.sv(930): object \"plus1\" assigned a value but never read" {  } { { "ifu/ifu_bp_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_bp_ctl.sv" 930 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034817471 "|swerv_wrapper|swerv:swerv|ifu:ifu|ifu_bp_ctl:bp"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "bht_bank_wr_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"bht_bank_wr_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1591034817471 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "bht_bank_rd_data_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"bht_bank_rd_data_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1591034817471 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "bht_bank_sel " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"bht_bank_sel\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1591034817471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvbtb_addr_hash swerv:swerv\|ifu:ifu\|ifu_bp_ctl:bp\|rvbtb_addr_hash:f1hash " "Elaborating entity \"rvbtb_addr_hash\" for hierarchy \"swerv:swerv\|ifu:ifu\|ifu_bp_ctl:bp\|rvbtb_addr_hash:f1hash\"" {  } { { "ifu/ifu_bp_ctl.sv" "f1hash" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_bp_ctl.sv" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|ifu:ifu\|ifu_bp_ctl:bp\|rvdff:coll_ff " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|ifu:ifu\|ifu_bp_ctl:bp\|rvdff:coll_ff\"" {  } { { "ifu/ifu_bp_ctl.sv" "coll_ff" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_bp_ctl.sv" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe swerv:swerv\|ifu:ifu\|ifu_bp_ctl:bp\|rvdffe:btb_lru_ff " "Elaborating entity \"rvdffe\" for hierarchy \"swerv:swerv\|ifu:ifu\|ifu_bp_ctl:bp\|rvdffe:btb_lru_ff\"" {  } { { "ifu/ifu_bp_ctl.sv" "btb_lru_ff" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_bp_ctl.sv" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|ifu:ifu\|ifu_bp_ctl:bp\|rvdffe:btb_lru_ff\|rvdff:dff " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|ifu:ifu\|ifu_bp_ctl:bp\|rvdffe:btb_lru_ff\|rvdff:dff\"" {  } { { "lib/beh_lib.sv" "dff" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe swerv:swerv\|ifu:ifu\|ifu_bp_ctl:bp\|rvdffe:faddrf2_ff " "Elaborating entity \"rvdffe\" for hierarchy \"swerv:swerv\|ifu:ifu\|ifu_bp_ctl:bp\|rvdffe:faddrf2_ff\"" {  } { { "ifu/ifu_bp_ctl.sv" "faddrf2_ff" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_bp_ctl.sv" 1129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|ifu:ifu\|ifu_bp_ctl:bp\|rvdffe:faddrf2_ff\|rvdff:dff " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|ifu:ifu\|ifu_bp_ctl:bp\|rvdffe:faddrf2_ff\|rvdff:dff\"" {  } { { "lib/beh_lib.sv" "dff" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvbradder swerv:swerv\|ifu:ifu\|ifu_bp_ctl:bp\|rvbradder:predtgt_addr " "Elaborating entity \"rvbradder\" for hierarchy \"swerv:swerv\|ifu:ifu\|ifu_bp_ctl:bp\|rvbradder:predtgt_addr\"" {  } { { "ifu/ifu_bp_ctl.sv" "predtgt_addr" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_bp_ctl.sv" 1139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817488 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 beh_lib.sv(230) " "Verilog HDL assignment warning at beh_lib.sv(230): truncated value with size 32 to match size of target (19)" {  } { { "lib/beh_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1591034817489 "|swerv_wrapper|swerv:swerv|ifu:ifu|ifu_bp_ctl:bp|rvbradder:predtgt_addr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 beh_lib.sv(232) " "Verilog HDL assignment warning at beh_lib.sv(232): truncated value with size 32 to match size of target (19)" {  } { { "lib/beh_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1591034817489 "|swerv_wrapper|swerv:swerv|ifu:ifu|ifu_bp_ctl:bp|rvbradder:predtgt_addr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvbtb_tag_hash swerv:swerv\|ifu:ifu\|ifu_bp_ctl:bp\|rvbtb_tag_hash:rdtagf1 " "Elaborating entity \"rvbtb_tag_hash\" for hierarchy \"swerv:swerv\|ifu:ifu\|ifu_bp_ctl:bp\|rvbtb_tag_hash:rdtagf1\"" {  } { { "ifu/ifu_bp_ctl.sv" "rdtagf1" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_bp_ctl.sv" 1374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817515 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hash beh_lib.sv(333) " "Output port \"hash\" at beh_lib.sv(333) has no driver" {  } { { "lib/beh_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 333 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1591034817515 "|swerv_wrapper|swerv:swerv|ifu:ifu|ifu_bp_ctl:bp|rvbtb_tag_hash:rdtagf1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|ifu:ifu\|ifu_bp_ctl:bp\|rvdff:rdtagf " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|ifu:ifu\|ifu_bp_ctl:bp\|rvdff:rdtagf\"" {  } { { "ifu/ifu_bp_ctl.sv" "rdtagf" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_bp_ctl.sv" 1375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvbtb_ghr_hash swerv:swerv\|ifu:ifu\|ifu_bp_ctl:bp\|rvbtb_ghr_hash:mpghrhs " "Elaborating entity \"rvbtb_ghr_hash\" for hierarchy \"swerv:swerv\|ifu:ifu\|ifu_bp_ctl:bp\|rvbtb_ghr_hash:mpghrhs\"" {  } { { "ifu/ifu_bp_ctl.sv" "mpghrhs" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_bp_ctl.sv" 1425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe swerv:swerv\|ifu:ifu\|ifu_bp_ctl:bp\|rvdffe:BTB_FLOPS\[0\].btb_bank0_way0 " "Elaborating entity \"rvdffe\" for hierarchy \"swerv:swerv\|ifu:ifu\|ifu_bp_ctl:bp\|rvdffe:BTB_FLOPS\[0\].btb_bank0_way0\"" {  } { { "ifu/ifu_bp_ctl.sv" "BTB_FLOPS\[0\].btb_bank0_way0" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_bp_ctl.sv" 1448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|ifu:ifu\|ifu_bp_ctl:bp\|rvdffe:BTB_FLOPS\[0\].btb_bank0_way0\|rvdff:dff " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|ifu:ifu\|ifu_bp_ctl:bp\|rvdffe:BTB_FLOPS\[0\].btb_bank0_way0\|rvdff:dff\"" {  } { { "lib/beh_lib.sv" "dff" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs swerv:swerv\|ifu:ifu\|ifu_bp_ctl:bp\|rvdffs:BANKS\[0\].BHT_CLK_GROUP\[0\].BHT_FLOPS\[0\].bht_bank " "Elaborating entity \"rvdffs\" for hierarchy \"swerv:swerv\|ifu:ifu\|ifu_bp_ctl:bp\|rvdffs:BANKS\[0\].BHT_CLK_GROUP\[0\].BHT_FLOPS\[0\].bht_bank\"" {  } { { "ifu/ifu_bp_ctl.sv" "BANKS\[0\].BHT_CLK_GROUP\[0\].BHT_FLOPS\[0\].bht_bank" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_bp_ctl.sv" 1652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifu_aln_ctl swerv:swerv\|ifu:ifu\|ifu_aln_ctl:aln " "Elaborating entity \"ifu_aln_ctl\" for hierarchy \"swerv:swerv\|ifu:ifu\|ifu_aln_ctl:aln\"" {  } { { "ifu/ifu.sv" "aln" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu.sv" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817832 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ibuffer_room1_more ifu_aln_ctl.sv(135) " "Verilog HDL warning at ifu_aln_ctl.sv(135): object ibuffer_room1_more used but never assigned" {  } { { "ifu/ifu_aln_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_aln_ctl.sv" 135 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1591034817848 "|swerv_wrapper|swerv:swerv|ifu:ifu|ifu_aln_ctl:aln"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ibuffer_room2_more ifu_aln_ctl.sv(136) " "Verilog HDL warning at ifu_aln_ctl.sv(136): object ibuffer_room2_more used but never assigned" {  } { { "ifu/ifu_aln_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_aln_ctl.sv" 136 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1591034817848 "|swerv_wrapper|swerv:swerv|ifu:ifu|ifu_aln_ctl:aln"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ibuffer_room1_more 0 ifu_aln_ctl.sv(135) " "Net \"ibuffer_room1_more\" at ifu_aln_ctl.sv(135) has no driver or initial value, using a default initial value '0'" {  } { { "ifu/ifu_aln_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_aln_ctl.sv" 135 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1591034817848 "|swerv_wrapper|swerv:swerv|ifu:ifu|ifu_aln_ctl:aln"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ibuffer_room2_more 0 ifu_aln_ctl.sv(136) " "Net \"ibuffer_room2_more\" at ifu_aln_ctl.sv(136) has no driver or initial value, using a default initial value '0'" {  } { { "ifu/ifu_aln_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_aln_ctl.sv" 136 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1591034817848 "|swerv_wrapper|swerv:swerv|ifu:ifu|ifu_aln_ctl:aln"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe swerv:swerv\|ifu:ifu\|ifu_aln_ctl:aln\|rvdffe:misc2ff " "Elaborating entity \"rvdffe\" for hierarchy \"swerv:swerv\|ifu:ifu\|ifu_aln_ctl:aln\|rvdffe:misc2ff\"" {  } { { "ifu/ifu_aln_ctl.sv" "misc2ff" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_aln_ctl.sv" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|ifu:ifu\|ifu_aln_ctl:aln\|rvdffe:misc2ff\|rvdff:dff " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|ifu:ifu\|ifu_aln_ctl:aln\|rvdffe:misc2ff\|rvdff:dff\"" {  } { { "lib/beh_lib.sv" "dff" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe swerv:swerv\|ifu:ifu\|ifu_aln_ctl:aln\|rvdffe:brdata2ff " "Elaborating entity \"rvdffe\" for hierarchy \"swerv:swerv\|ifu:ifu\|ifu_aln_ctl:aln\|rvdffe:brdata2ff\"" {  } { { "ifu/ifu_aln_ctl.sv" "brdata2ff" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_aln_ctl.sv" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|ifu:ifu\|ifu_aln_ctl:aln\|rvdffe:brdata2ff\|rvdff:dff " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|ifu:ifu\|ifu_aln_ctl:aln\|rvdffe:brdata2ff\|rvdff:dff\"" {  } { { "lib/beh_lib.sv" "dff" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|ifu:ifu\|ifu_aln_ctl:aln\|rvdff:f2valff " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|ifu:ifu\|ifu_aln_ctl:aln\|rvdff:f2valff\"" {  } { { "ifu/ifu_aln_ctl.sv" "f2valff" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_aln_ctl.sv" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe swerv:swerv\|ifu:ifu\|ifu_aln_ctl:aln\|rvdffe:q2parityff " "Elaborating entity \"rvdffe\" for hierarchy \"swerv:swerv\|ifu:ifu\|ifu_aln_ctl:aln\|rvdffe:q2parityff\"" {  } { { "ifu/ifu_aln_ctl.sv" "q2parityff" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_aln_ctl.sv" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe swerv:swerv\|ifu:ifu\|ifu_aln_ctl:aln\|rvdffe:q2ff " "Elaborating entity \"rvdffe\" for hierarchy \"swerv:swerv\|ifu:ifu\|ifu_aln_ctl:aln\|rvdffe:q2ff\"" {  } { { "ifu/ifu_aln_ctl.sv" "q2ff" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_aln_ctl.sv" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|ifu:ifu\|ifu_aln_ctl:aln\|rvdffe:q2ff\|rvdff:dff " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|ifu:ifu\|ifu_aln_ctl:aln\|rvdffe:q2ff\|rvdff:dff\"" {  } { { "lib/beh_lib.sv" "dff" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rveven_paritycheck swerv:swerv\|ifu:ifu\|ifu_aln_ctl:aln\|rveven_paritycheck:ic_par_error\[0\].pchk " "Elaborating entity \"rveven_paritycheck\" for hierarchy \"swerv:swerv\|ifu:ifu\|ifu_aln_ctl:aln\|rveven_paritycheck:ic_par_error\[0\].pchk\"" {  } { { "ifu/ifu_aln_ctl.sv" "ic_par_error\[0\].pchk" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_aln_ctl.sv" 865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifu_compress_ctl swerv:swerv\|ifu:ifu\|ifu_aln_ctl:aln\|ifu_compress_ctl:compress0 " "Elaborating entity \"ifu_compress_ctl\" for hierarchy \"swerv:swerv\|ifu:ifu\|ifu_aln_ctl:aln\|ifu_compress_ctl:compress0\"" {  } { { "ifu/ifu_aln_ctl.sv" "compress0" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_aln_ctl.sv" 1164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifu_mem_ctl swerv:swerv\|ifu:ifu\|ifu_mem_ctl:mem_ctl " "Elaborating entity \"ifu_mem_ctl\" for hierarchy \"swerv:swerv\|ifu:ifu\|ifu_mem_ctl:mem_ctl\"" {  } { { "ifu/ifu.sv" "mem_ctl" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817937 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iccm_ecc_corr_index_ff ifu_mem_ctl.sv(387) " "Verilog HDL or VHDL warning at ifu_mem_ctl.sv(387): object \"iccm_ecc_corr_index_ff\" assigned a value but never read" {  } { { "ifu/ifu_mem_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_mem_ctl.sv" 387 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034817963 "|swerv_wrapper|swerv:swerv|ifu:ifu|ifu_mem_ctl:mem_ctl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iccm_ecc_corr_data_ff ifu_mem_ctl.sv(388) " "Verilog HDL or VHDL warning at ifu_mem_ctl.sv(388): object \"iccm_ecc_corr_data_ff\" assigned a value but never read" {  } { { "ifu/ifu_mem_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_mem_ctl.sv" 388 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034817963 "|swerv_wrapper|swerv:swerv|ifu:ifu|ifu_mem_ctl:mem_ctl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iccm_ecc_write_status ifu_mem_ctl.sv(389) " "Verilog HDL or VHDL warning at ifu_mem_ctl.sv(389): object \"iccm_ecc_write_status\" assigned a value but never read" {  } { { "ifu/ifu_mem_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_mem_ctl.sv" 389 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034817963 "|swerv_wrapper|swerv:swerv|ifu:ifu|ifu_mem_ctl:mem_ctl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iccm_rd_ecc_single_err_ff ifu_mem_ctl.sv(391) " "Verilog HDL or VHDL warning at ifu_mem_ctl.sv(391): object \"iccm_rd_ecc_single_err_ff\" assigned a value but never read" {  } { { "ifu/ifu_mem_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_mem_ctl.sv" 391 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034817963 "|swerv_wrapper|swerv:swerv|ifu:ifu|ifu_mem_ctl:mem_ctl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ic_fetch_val_mem_f2 ifu_mem_ctl.sv(393) " "Verilog HDL or VHDL warning at ifu_mem_ctl.sv(393): object \"ic_fetch_val_mem_f2\" assigned a value but never read" {  } { { "ifu/ifu_mem_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_mem_ctl.sv" 393 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034817963 "|swerv_wrapper|swerv:swerv|ifu:ifu|ifu_mem_ctl:mem_ctl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_hold_rd_addr_cnt ifu_mem_ctl.sv(973) " "Verilog HDL or VHDL warning at ifu_mem_ctl.sv(973): object \"axi_hold_rd_addr_cnt\" assigned a value but never read" {  } { { "ifu/ifu_mem_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_mem_ctl.sv" 973 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034817963 "|swerv_wrapper|swerv:swerv|ifu:ifu|ifu_mem_ctl:mem_ctl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_wrap_addr ifu_mem_ctl.sv(981) " "Verilog HDL or VHDL warning at ifu_mem_ctl.sv(981): object \"axi_wrap_addr\" assigned a value but never read" {  } { { "ifu/ifu_mem_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_mem_ctl.sv" 981 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034817963 "|swerv_wrapper|swerv:swerv|ifu:ifu|ifu_mem_ctl:mem_ctl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rveven_paritygen swerv:swerv\|ifu:ifu\|ifu_mem_ctl:mem_ctl\|rveven_paritygen:DATA_PGEN\[0\].parlo " "Elaborating entity \"rveven_paritygen\" for hierarchy \"swerv:swerv\|ifu:ifu\|ifu_mem_ctl:mem_ctl\|rveven_paritygen:DATA_PGEN\[0\].parlo\"" {  } { { "ifu/ifu_mem_ctl.sv" "DATA_PGEN\[0\].parlo" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_mem_ctl.sv" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdff:ic_index_q " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdff:ic_index_q\"" {  } { { "ifu/ifu_mem_ctl.sv" "ic_index_q" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_mem_ctl.sv" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034817998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs swerv:swerv\|ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdffs:perr_dat_ff " "Elaborating entity \"rvdffs\" for hierarchy \"swerv:swerv\|ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdffs:perr_dat_ff\"" {  } { { "ifu/ifu_mem_ctl.sv" "perr_dat_ff" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_mem_ctl.sv" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034818002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdff:status_wr_addr_ff " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdff:status_wr_addr_ff\"" {  } { { "ifu/ifu_mem_ctl.sv" "status_wr_addr_ff" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_mem_ctl.sv" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034818025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe swerv:swerv\|ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdffe:ifu_debug_sel_ff " "Elaborating entity \"rvdffe\" for hierarchy \"swerv:swerv\|ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdffe:ifu_debug_sel_ff\"" {  } { { "ifu/ifu_mem_ctl.sv" "ifu_debug_sel_ff" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_mem_ctl.sv" 1440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034818500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe swerv:swerv\|ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdffe:ifu_debug_data_ff " "Elaborating entity \"rvdffe\" for hierarchy \"swerv:swerv\|ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdffe:ifu_debug_data_ff\"" {  } { { "ifu/ifu_mem_ctl.sv" "ifu_debug_data_ff" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_mem_ctl.sv" 1482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034818506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdffe:ifu_debug_data_ff\|rvdff:dff " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdffe:ifu_debug_data_ff\|rvdff:dff\"" {  } { { "lib/beh_lib.sv" "dff" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034818509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec swerv:swerv\|dec:dec " "Elaborating entity \"dec\" for hierarchy \"swerv:swerv\|dec:dec\"" {  } { { "swerv.sv" "dec" { Text "/home/smep/src/Cores-SweRV/design/swerv.sv" 996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034818516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_ib_ctl swerv:swerv\|dec:dec\|dec_ib_ctl:instbuff " "Elaborating entity \"dec_ib_ctl\" for hierarchy \"swerv:swerv\|dec:dec\|dec_ib_ctl:instbuff\"" {  } { { "dec/dec.sv" "instbuff" { Text "/home/smep/src/Cores-SweRV/design/dec/dec.sv" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034818529 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ib3 dec_ib_ctl.sv(116) " "Verilog HDL warning at dec_ib_ctl.sv(116): object ib3 used but never assigned" {  } { { "dec/dec_ib_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_ib_ctl.sv" 116 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1591034818533 "|swerv_wrapper|swerv:swerv|dec:dec|dec_ib_ctl:instbuff"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ib2 dec_ib_ctl.sv(116) " "Verilog HDL warning at dec_ib_ctl.sv(116): object ib2 used but never assigned" {  } { { "dec/dec_ib_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_ib_ctl.sv" 116 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1591034818533 "|swerv_wrapper|swerv:swerv|dec:dec|dec_ib_ctl:instbuff"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pc3 dec_ib_ctl.sv(119) " "Verilog HDL warning at dec_ib_ctl.sv(119): object pc3 used but never assigned" {  } { { "dec/dec_ib_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_ib_ctl.sv" 119 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1591034818533 "|swerv_wrapper|swerv:swerv|dec:dec|dec_ib_ctl:instbuff"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pc2 dec_ib_ctl.sv(119) " "Verilog HDL warning at dec_ib_ctl.sv(119): object pc2 used but never assigned" {  } { { "dec/dec_ib_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_ib_ctl.sv" 119 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1591034818534 "|swerv_wrapper|swerv:swerv|dec:dec|dec_ib_ctl:instbuff"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cinst3 dec_ib_ctl.sv(122) " "Verilog HDL warning at dec_ib_ctl.sv(122): object cinst3 used but never assigned" {  } { { "dec/dec_ib_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_ib_ctl.sv" 122 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1591034818534 "|swerv_wrapper|swerv:swerv|dec:dec|dec_ib_ctl:instbuff"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cinst2 dec_ib_ctl.sv(122) " "Verilog HDL warning at dec_ib_ctl.sv(122): object cinst2 used but never assigned" {  } { { "dec/dec_ib_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_ib_ctl.sv" 122 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1591034818534 "|swerv_wrapper|swerv:swerv|dec:dec|dec_ib_ctl:instbuff"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bp3 dec_ib_ctl.sv(302) " "Verilog HDL warning at dec_ib_ctl.sv(302): object bp3 used but never assigned" {  } { { "dec/dec_ib_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_ib_ctl.sv" 302 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1591034818534 "|swerv_wrapper|swerv:swerv|dec:dec|dec_ib_ctl:instbuff"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bp2 dec_ib_ctl.sv(302) " "Verilog HDL warning at dec_ib_ctl.sv(302): object bp2 used but never assigned" {  } { { "dec/dec_ib_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_ib_ctl.sv" 302 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1591034818534 "|swerv_wrapper|swerv:swerv|dec:dec|dec_ib_ctl:instbuff"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ib3 0 dec_ib_ctl.sv(116) " "Net \"ib3\" at dec_ib_ctl.sv(116) has no driver or initial value, using a default initial value '0'" {  } { { "dec/dec_ib_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_ib_ctl.sv" 116 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1591034818534 "|swerv_wrapper|swerv:swerv|dec:dec|dec_ib_ctl:instbuff"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ib2 0 dec_ib_ctl.sv(116) " "Net \"ib2\" at dec_ib_ctl.sv(116) has no driver or initial value, using a default initial value '0'" {  } { { "dec/dec_ib_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_ib_ctl.sv" 116 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1591034818534 "|swerv_wrapper|swerv:swerv|dec:dec|dec_ib_ctl:instbuff"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pc3 0 dec_ib_ctl.sv(119) " "Net \"pc3\" at dec_ib_ctl.sv(119) has no driver or initial value, using a default initial value '0'" {  } { { "dec/dec_ib_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_ib_ctl.sv" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1591034818534 "|swerv_wrapper|swerv:swerv|dec:dec|dec_ib_ctl:instbuff"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pc2 0 dec_ib_ctl.sv(119) " "Net \"pc2\" at dec_ib_ctl.sv(119) has no driver or initial value, using a default initial value '0'" {  } { { "dec/dec_ib_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_ib_ctl.sv" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1591034818534 "|swerv_wrapper|swerv:swerv|dec:dec|dec_ib_ctl:instbuff"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cinst3 0 dec_ib_ctl.sv(122) " "Net \"cinst3\" at dec_ib_ctl.sv(122) has no driver or initial value, using a default initial value '0'" {  } { { "dec/dec_ib_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_ib_ctl.sv" 122 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1591034818534 "|swerv_wrapper|swerv:swerv|dec:dec|dec_ib_ctl:instbuff"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cinst2 0 dec_ib_ctl.sv(122) " "Net \"cinst2\" at dec_ib_ctl.sv(122) has no driver or initial value, using a default initial value '0'" {  } { { "dec/dec_ib_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_ib_ctl.sv" 122 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1591034818534 "|swerv_wrapper|swerv:swerv|dec:dec|dec_ib_ctl:instbuff"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bp3 0 dec_ib_ctl.sv(302) " "Net \"bp3\" at dec_ib_ctl.sv(302) has no driver or initial value, using a default initial value '0'" {  } { { "dec/dec_ib_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_ib_ctl.sv" 302 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1591034818534 "|swerv_wrapper|swerv:swerv|dec:dec|dec_ib_ctl:instbuff"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bp2 0 dec_ib_ctl.sv(302) " "Net \"bp2\" at dec_ib_ctl.sv(302) has no driver or initial value, using a default initial value '0'" {  } { { "dec/dec_ib_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_ib_ctl.sv" 302 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1591034818534 "|swerv_wrapper|swerv:swerv|dec:dec|dec_ib_ctl:instbuff"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe swerv:swerv\|dec:dec\|dec_ib_ctl:instbuff\|rvdffe:pc1ff " "Elaborating entity \"rvdffe\" for hierarchy \"swerv:swerv\|dec:dec\|dec_ib_ctl:instbuff\|rvdffe:pc1ff\"" {  } { { "dec/dec_ib_ctl.sv" "pc1ff" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_ib_ctl.sv" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034818542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|dec:dec\|dec_ib_ctl:instbuff\|rvdffe:pc1ff\|rvdff:dff " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|dec:dec\|dec_ib_ctl:instbuff\|rvdffe:pc1ff\|rvdff:dff\"" {  } { { "lib/beh_lib.sv" "dff" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034818545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe swerv:swerv\|dec:dec\|dec_ib_ctl:instbuff\|rvdffe:bp1ff " "Elaborating entity \"rvdffe\" for hierarchy \"swerv:swerv\|dec:dec\|dec_ib_ctl:instbuff\|rvdffe:bp1ff\"" {  } { { "dec/dec_ib_ctl.sv" "bp1ff" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_ib_ctl.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034818550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|dec:dec\|dec_ib_ctl:instbuff\|rvdffe:bp1ff\|rvdff:dff " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|dec:dec\|dec_ib_ctl:instbuff\|rvdffe:bp1ff\|rvdff:dff\"" {  } { { "lib/beh_lib.sv" "dff" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034818553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_decode_ctl swerv:swerv\|dec:dec\|dec_decode_ctl:decode " "Elaborating entity \"dec_decode_ctl\" for hierarchy \"swerv:swerv\|dec:dec\|dec_decode_ctl:decode\"" {  } { { "dec/dec.sv" "decode" { Text "/home/smep/src/Cores-SweRV/design/dec/dec.sv" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034818566 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i1_rd_d dec_decode_ctl.sv(451) " "Verilog HDL or VHDL warning at dec_decode_ctl.sv(451): object \"i1_rd_d\" assigned a value but never read" {  } { { "dec/dec_decode_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_decode_ctl.sv" 451 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034818589 "|swerv_wrapper|swerv:swerv|dec:dec|dec_decode_ctl:decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i0_rd_d dec_decode_ctl.sv(452) " "Verilog HDL or VHDL warning at dec_decode_ctl.sv(452): object \"i0_rd_d\" assigned a value but never read" {  } { { "dec/dec_decode_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_decode_ctl.sv" 452 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034818590 "|swerv_wrapper|swerv:swerv|dec:dec|dec_decode_ctl:decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i1_wb_ctl_en dec_decode_ctl.sv(474) " "Verilog HDL or VHDL warning at dec_decode_ctl.sv(474): object \"i1_wb_ctl_en\" assigned a value but never read" {  } { { "dec/dec_decode_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_decode_ctl.sv" 474 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034818590 "|swerv_wrapper|swerv:swerv|dec:dec|dec_decode_ctl:decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|dec:dec\|dec_decode_ctl:decode\|rvdff:cam_array\[0\].cam_ff " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|dec:dec\|dec_decode_ctl:decode\|rvdff:cam_array\[0\].cam_ff\"" {  } { { "dec/dec_decode_ctl.sv" "cam_array\[0\].cam_ff" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_decode_ctl.sv" 841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034818591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_dec_ctl swerv:swerv\|dec:dec\|dec_decode_ctl:decode\|dec_dec_ctl:i0_dec " "Elaborating entity \"dec_dec_ctl\" for hierarchy \"swerv:swerv\|dec:dec\|dec_decode_ctl:decode\|dec_dec_ctl:i0_dec\"" {  } { { "dec/dec_decode_ctl.sv" "i0_dec" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_decode_ctl.sv" 992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034818603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe swerv:swerv\|dec:dec\|dec_decode_ctl:decode\|rvdffe:e1ff " "Elaborating entity \"rvdffe\" for hierarchy \"swerv:swerv\|dec:dec\|dec_decode_ctl:decode\|rvdffe:e1ff\"" {  } { { "dec/dec_decode_ctl.sv" "e1ff" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_decode_ctl.sv" 2137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034818668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|dec:dec\|dec_decode_ctl:decode\|rvdffe:e1ff\|rvdff:dff " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|dec:dec\|dec_decode_ctl:decode\|rvdffe:e1ff\|rvdff:dff\"" {  } { { "lib/beh_lib.sv" "dff" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034818672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe swerv:swerv\|dec:dec\|dec_decode_ctl:decode\|rvdffe:e1brpcff " "Elaborating entity \"rvdffe\" for hierarchy \"swerv:swerv\|dec:dec\|dec_decode_ctl:decode\|rvdffe:e1brpcff\"" {  } { { "dec/dec_decode_ctl.sv" "e1brpcff" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_decode_ctl.sv" 2289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034818718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|dec:dec\|dec_decode_ctl:decode\|rvdffe:e1brpcff\|rvdff:dff " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|dec:dec\|dec_decode_ctl:decode\|rvdffe:e1brpcff\|rvdff:dff\"" {  } { { "lib/beh_lib.sv" "dff" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034818721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_tlu_ctl swerv:swerv\|dec:dec\|dec_tlu_ctl:tlu " "Elaborating entity \"dec_tlu_ctl\" for hierarchy \"swerv:swerv\|dec:dec\|dec_tlu_ctl:tlu\"" {  } { { "dec/dec.sv" "tlu" { Text "/home/smep/src/Cores-SweRV/design/dec/dec.sv" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034818801 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "micect_cout_nc dec_tlu_ctl.sv(259) " "Verilog HDL or VHDL warning at dec_tlu_ctl.sv(259): object \"micect_cout_nc\" assigned a value but never read" {  } { { "dec/dec_tlu_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_tlu_ctl.sv" 259 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034818823 "|swerv_wrapper|swerv:swerv|dec:dec|dec_tlu_ctl:tlu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "miccmect_cout_nc dec_tlu_ctl.sv(259) " "Verilog HDL or VHDL warning at dec_tlu_ctl.sv(259): object \"miccmect_cout_nc\" assigned a value but never read" {  } { { "dec/dec_tlu_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_tlu_ctl.sv" 259 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034818823 "|swerv_wrapper|swerv:swerv|dec:dec|dec_tlu_ctl:tlu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mdccmect_cout_nc dec_tlu_ctl.sv(260) " "Verilog HDL or VHDL warning at dec_tlu_ctl.sv(260): object \"mdccmect_cout_nc\" assigned a value but never read" {  } { { "dec/dec_tlu_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_tlu_ctl.sv" 260 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034818823 "|swerv_wrapper|swerv:swerv|dec:dec|dec_tlu_ctl:tlu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vpath_overflow_nc dec_tlu_ctl.sv(310) " "Verilog HDL or VHDL warning at dec_tlu_ctl.sv(310): object \"vpath_overflow_nc\" assigned a value but never read" {  } { { "dec/dec_tlu_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_tlu_ctl.sv" 310 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034818823 "|swerv_wrapper|swerv:swerv|dec:dec|dec_tlu_ctl:tlu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcycleh_cout_nc dec_tlu_ctl.sv(330) " "Verilog HDL or VHDL warning at dec_tlu_ctl.sv(330): object \"mcycleh_cout_nc\" assigned a value but never read" {  } { { "dec/dec_tlu_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_tlu_ctl.sv" 330 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034818823 "|swerv_wrapper|swerv:swerv|dec:dec|dec_tlu_ctl:tlu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "minstreth_cout_nc dec_tlu_ctl.sv(334) " "Verilog HDL or VHDL warning at dec_tlu_ctl.sv(334): object \"minstreth_cout_nc\" assigned a value but never read" {  } { { "dec/dec_tlu_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_tlu_ctl.sv" 334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034818823 "|swerv_wrapper|swerv:swerv|dec:dec|dec_tlu_ctl:tlu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_mpmc dec_tlu_ctl.sv(2210) " "Verilog HDL or VHDL warning at dec_tlu_ctl.sv(2210): object \"csr_mpmc\" assigned a value but never read" {  } { { "dec/dec_tlu_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_tlu_ctl.sv" 2210 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034818823 "|swerv_wrapper|swerv:swerv|dec:dec|dec_tlu_ctl:tlu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_mcpc dec_tlu_ctl.sv(2212) " "Verilog HDL or VHDL warning at dec_tlu_ctl.sv(2212): object \"csr_mcpc\" assigned a value but never read" {  } { { "dec/dec_tlu_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_tlu_ctl.sv" 2212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034818823 "|swerv_wrapper|swerv:swerv|dec:dec|dec_tlu_ctl:tlu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lsu_e3_e4_clk 0 dec_tlu_ctl.sv(406) " "Net \"lsu_e3_e4_clk\" at dec_tlu_ctl.sv(406) has no driver or initial value, using a default initial value '0'" {  } { { "dec/dec_tlu_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_tlu_ctl.sv" 406 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1591034818823 "|swerv_wrapper|swerv:swerv|dec:dec|dec_tlu_ctl:tlu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lsu_e4_e5_clk 0 dec_tlu_ctl.sv(406) " "Net \"lsu_e4_e5_clk\" at dec_tlu_ctl.sv(406) has no driver or initial value, using a default initial value '0'" {  } { { "dec/dec_tlu_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_tlu_ctl.sv" 406 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1591034818823 "|swerv_wrapper|swerv:swerv|dec:dec|dec_tlu_ctl:tlu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_timer_ctl swerv:swerv\|dec:dec\|dec_tlu_ctl:tlu\|dec_timer_ctl:int_timers " "Elaborating entity \"dec_timer_ctl\" for hierarchy \"swerv:swerv\|dec:dec\|dec_tlu_ctl:tlu\|dec_timer_ctl:int_timers\"" {  } { { "dec/dec_tlu_ctl.sv" "int_timers" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_tlu_ctl.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034818824 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mitcnt0_cout_nc dec_tlu_ctl.sv(2656) " "Verilog HDL or VHDL warning at dec_tlu_ctl.sv(2656): object \"mitcnt0_cout_nc\" assigned a value but never read" {  } { { "dec/dec_tlu_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_tlu_ctl.sv" 2656 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034818826 "|swerv_wrapper|swerv:swerv|dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mitcnt1_cout_nc dec_tlu_ctl.sv(2656) " "Verilog HDL or VHDL warning at dec_tlu_ctl.sv(2656): object \"mitcnt1_cout_nc\" assigned a value but never read" {  } { { "dec/dec_tlu_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_tlu_ctl.sv" 2656 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034818826 "|swerv_wrapper|swerv:swerv|dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvsyncss swerv:swerv\|dec:dec\|dec_tlu_ctl:tlu\|rvsyncss:syncro_ff " "Elaborating entity \"rvsyncss\" for hierarchy \"swerv:swerv\|dec:dec\|dec_tlu_ctl:tlu\|rvsyncss:syncro_ff\"" {  } { { "dec/dec_tlu_ctl.sv" "syncro_ff" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_tlu_ctl.sv" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034818842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|dec:dec\|dec_tlu_ctl:tlu\|rvdff:halt_ff " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|dec:dec\|dec_tlu_ctl:tlu\|rvdff:halt_ff\"" {  } { { "dec/dec_tlu_ctl.sv" "halt_ff" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_tlu_ctl.sv" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034818852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|dec:dec\|dec_tlu_ctl:tlu\|rvdff:lsu_error_dc4ff " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|dec:dec\|dec_tlu_ctl:tlu\|rvdff:lsu_error_dc4ff\"" {  } { { "dec/dec_tlu_ctl.sv" "lsu_error_dc4ff" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_tlu_ctl.sv" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034818856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|dec:dec\|dec_tlu_ctl:tlu\|rvdff:bp_wb_ff " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|dec:dec\|dec_tlu_ctl:tlu\|rvdff:bp_wb_ff\"" {  } { { "dec/dec_tlu_ctl.sv" "bp_wb_ff" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_tlu_ctl.sv" 861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034818860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|dec:dec\|dec_tlu_ctl:tlu\|rvdff:excinfo_wb_ff " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|dec:dec\|dec_tlu_ctl:tlu\|rvdff:excinfo_wb_ff\"" {  } { { "dec/dec_tlu_ctl.sv" "excinfo_wb_ff" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_tlu_ctl.sv" 1056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034818865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe swerv:swerv\|dec:dec\|dec_tlu_ctl:tlu\|rvdffe:mfdc_ff " "Elaborating entity \"rvdffe\" for hierarchy \"swerv:swerv\|dec:dec\|dec_tlu_ctl:tlu\|rvdffe:mfdc_ff\"" {  } { { "dec/dec_tlu_ctl.sv" "mfdc_ff" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_tlu_ctl.sv" 1364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034818900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|dec:dec\|dec_tlu_ctl:tlu\|rvdffe:mfdc_ff\|rvdff:dff " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|dec:dec\|dec_tlu_ctl:tlu\|rvdffe:mfdc_ff\|rvdff:dff\"" {  } { { "lib/beh_lib.sv" "dff" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034818904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe swerv:swerv\|dec:dec\|dec_tlu_ctl:tlu\|rvdffe:meivt_ff " "Elaborating entity \"rvdffe\" for hierarchy \"swerv:swerv\|dec:dec\|dec_tlu_ctl:tlu\|rvdffe:meivt_ff\"" {  } { { "dec/dec_tlu_ctl.sv" "meivt_ff" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_tlu_ctl.sv" 1509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034818926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe swerv:swerv\|dec:dec\|dec_tlu_ctl:tlu\|rvdffe:dicawics_ff " "Elaborating entity \"rvdffe\" for hierarchy \"swerv:swerv\|dec:dec\|dec_tlu_ctl:tlu\|rvdffe:dicawics_ff\"" {  } { { "dec/dec_tlu_ctl.sv" "dicawics_ff" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_tlu_ctl.sv" 1647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034818949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|dec:dec\|dec_tlu_ctl:tlu\|rvdffe:dicawics_ff\|rvdff:dff " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|dec:dec\|dec_tlu_ctl:tlu\|rvdffe:dicawics_ff\|rvdff:dff\"" {  } { { "lib/beh_lib.sv" "dff" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034818954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs swerv:swerv\|dec:dec\|dec_tlu_ctl:tlu\|rvdffs:mhpme3_ff " "Elaborating entity \"rvdffs\" for hierarchy \"swerv:swerv\|dec:dec\|dec_tlu_ctl:tlu\|rvdffs:mhpme3_ff\"" {  } { { "dec/dec_tlu_ctl.sv" "mhpme3_ff" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_tlu_ctl.sv" 2100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_gpr_ctl swerv:swerv\|dec:dec\|dec_gpr_ctl:arf " "Elaborating entity \"dec_gpr_ctl\" for hierarchy \"swerv:swerv\|dec:dec\|dec_gpr_ctl:arf\"" {  } { { "dec/dec.sv" "arf" { Text "/home/smep/src/Cores-SweRV/design/dec/dec.sv" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819016 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gpr_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gpr_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1591034819047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_trigger swerv:swerv\|dec:dec\|dec_trigger:dec_trigger " "Elaborating entity \"dec_trigger\" for hierarchy \"swerv:swerv\|dec:dec\|dec_trigger:dec_trigger\"" {  } { { "dec/dec.sv" "dec_trigger" { Text "/home/smep/src/Cores-SweRV/design/dec/dec.sv" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvmaskandmatch swerv:swerv\|dec:dec\|dec_trigger:dec_trigger\|rvmaskandmatch:NIBA333\[0\].trigger_i0_match " "Elaborating entity \"rvmaskandmatch\" for hierarchy \"swerv:swerv\|dec:dec\|dec_trigger:dec_trigger\|rvmaskandmatch:NIBA333\[0\].trigger_i0_match\"" {  } { { "dec/dec_trigger.sv" "NIBA333\[0\].trigger_i0_match" { Text "/home/smep/src/Cores-SweRV/design/dec/dec_trigger.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exu swerv:swerv\|exu:exu " "Elaborating entity \"exu\" for hierarchy \"swerv:swerv\|exu:exu\"" {  } { { "swerv.sv" "exu" { Text "/home/smep/src/Cores-SweRV/design/swerv.sv" 1002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819154 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "final_eghr exu.sv(688) " "Verilog HDL or VHDL warning at exu.sv(688): object \"final_eghr\" assigned a value but never read" {  } { { "exu/exu.sv" "" { Text "/home/smep/src/Cores-SweRV/design/exu/exu.sv" 688 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034819168 "|swerv_wrapper|swerv:swerv|exu:exu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "exu_mp_pkt.valid exu.sv(159) " "Output port \"exu_mp_pkt.valid\" at exu.sv(159) has no driver" {  } { { "exu/exu.sv" "" { Text "/home/smep/src/Cores-SweRV/design/exu/exu.sv" 159 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1591034819168 "|swerv_wrapper|swerv:swerv|exu:exu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "exu_mp_pkt.br_error exu.sv(159) " "Output port \"exu_mp_pkt.br_error\" at exu.sv(159) has no driver" {  } { { "exu/exu.sv" "" { Text "/home/smep/src/Cores-SweRV/design/exu/exu.sv" 159 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1591034819168 "|swerv_wrapper|swerv:swerv|exu:exu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "exu_mp_pkt.br_start_error exu.sv(159) " "Output port \"exu_mp_pkt.br_start_error\" at exu.sv(159) has no driver" {  } { { "exu/exu.sv" "" { Text "/home/smep/src/Cores-SweRV/design/exu/exu.sv" 159 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1591034819169 "|swerv_wrapper|swerv:swerv|exu:exu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "exu_mp_pkt.prett exu.sv(159) " "Output port \"exu_mp_pkt.prett\" at exu.sv(159) has no driver" {  } { { "exu/exu.sv" "" { Text "/home/smep/src/Cores-SweRV/design/exu/exu.sv" 159 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1591034819169 "|swerv_wrapper|swerv:swerv|exu:exu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exu_mul_ctl swerv:swerv\|exu:exu\|exu_mul_ctl:mul_e1 " "Elaborating entity \"exu_mul_ctl\" for hierarchy \"swerv:swerv\|exu:exu\|exu_mul_ctl:mul_e1\"" {  } { { "exu/exu.sv" "mul_e1" { Text "/home/smep/src/Cores-SweRV/design/exu/exu.sv" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe swerv:swerv\|exu:exu\|exu_mul_ctl:mul_e1\|rvdffe:a_e2_ff " "Elaborating entity \"rvdffe\" for hierarchy \"swerv:swerv\|exu:exu\|exu_mul_ctl:mul_e1\|rvdffe:a_e2_ff\"" {  } { { "exu/exu_mul_ctl.sv" "a_e2_ff" { Text "/home/smep/src/Cores-SweRV/design/exu/exu_mul_ctl.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|exu:exu\|exu_mul_ctl:mul_e1\|rvdffe:a_e2_ff\|rvdff:dff " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|exu:exu\|exu_mul_ctl:mul_e1\|rvdffe:a_e2_ff\|rvdff:dff\"" {  } { { "lib/beh_lib.sv" "dff" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exu_div_ctl swerv:swerv\|exu:exu\|exu_div_ctl:div_e1 " "Elaborating entity \"exu_div_ctl\" for hierarchy \"swerv:swerv\|exu:exu\|exu_div_ctl:div_e1\"" {  } { { "exu/exu.sv" "div_e1" { Text "/home/smep/src/Cores-SweRV/design/exu/exu.sv" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvtwoscomp swerv:swerv\|exu:exu\|exu_div_ctl:div_e1\|rvtwoscomp:dividend_c " "Elaborating entity \"rvtwoscomp\" for hierarchy \"swerv:swerv\|exu:exu\|exu_div_ctl:div_e1\|rvtwoscomp:dividend_c\"" {  } { { "exu/exu_div_ctl.sv" "dividend_c" { Text "/home/smep/src/Cores-SweRV/design/exu/exu_div_ctl.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exu_alu_ctl swerv:swerv\|exu:exu\|exu_alu_ctl:i0_alu_e1 " "Elaborating entity \"exu_alu_ctl\" for hierarchy \"swerv:swerv\|exu:exu\|exu_alu_ctl:i0_alu_e1\"" {  } { { "exu/exu.sv" "i0_alu_e1" { Text "/home/smep/src/Cores-SweRV/design/exu/exu.sv" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe swerv:swerv\|exu:exu\|exu_alu_ctl:i0_alu_e1\|rvdffe:predictpacketff " "Elaborating entity \"rvdffe\" for hierarchy \"swerv:swerv\|exu:exu\|exu_alu_ctl:i0_alu_e1\|rvdffe:predictpacketff\"" {  } { { "exu/exu_alu_ctl.sv" "predictpacketff" { Text "/home/smep/src/Cores-SweRV/design/exu/exu_alu_ctl.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|exu:exu\|exu_alu_ctl:i0_alu_e1\|rvdffe:predictpacketff\|rvdff:dff " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|exu:exu\|exu_alu_ctl:i0_alu_e1\|rvdffe:predictpacketff\|rvdff:dff\"" {  } { { "lib/beh_lib.sv" "dff" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe swerv:swerv\|exu:exu\|rvdffe:i0_ap_e1_ff " "Elaborating entity \"rvdffe\" for hierarchy \"swerv:swerv\|exu:exu\|rvdffe:i0_ap_e1_ff\"" {  } { { "exu/exu.sv" "i0_ap_e1_ff" { Text "/home/smep/src/Cores-SweRV/design/exu/exu.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|exu:exu\|rvdffe:i0_ap_e1_ff\|rvdff:dff " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|exu:exu\|rvdffe:i0_ap_e1_ff\|rvdff:dff\"" {  } { { "lib/beh_lib.sv" "dff" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe swerv:swerv\|exu:exu\|rvdffe:i0_src_e1_ff " "Elaborating entity \"rvdffe\" for hierarchy \"swerv:swerv\|exu:exu\|rvdffe:i0_src_e1_ff\"" {  } { { "exu/exu.sv" "i0_src_e1_ff" { Text "/home/smep/src/Cores-SweRV/design/exu/exu.sv" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|exu:exu\|rvdffe:i0_src_e1_ff\|rvdff:dff " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|exu:exu\|rvdffe:i0_src_e1_ff\|rvdff:dff\"" {  } { { "lib/beh_lib.sv" "dff" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe swerv:swerv\|exu:exu\|rvdffe:i0_upper_flush_e3_ff " "Elaborating entity \"rvdffe\" for hierarchy \"swerv:swerv\|exu:exu\|rvdffe:i0_upper_flush_e3_ff\"" {  } { { "exu/exu.sv" "i0_upper_flush_e3_ff" { Text "/home/smep/src/Cores-SweRV/design/exu/exu.sv" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|exu:exu\|rvdffe:i0_upper_flush_e3_ff\|rvdff:dff " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|exu:exu\|rvdffe:i0_upper_flush_e3_ff\|rvdff:dff\"" {  } { { "lib/beh_lib.sv" "dff" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu swerv:swerv\|lsu:lsu " "Elaborating entity \"lsu\" for hierarchy \"swerv:swerv\|lsu:lsu\"" {  } { { "swerv.sv" "lsu" { Text "/home/smep/src/Cores-SweRV/design/swerv.sv" 1008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_lsc_ctl swerv:swerv\|lsu:lsu\|lsu_lsc_ctl:lsu_lsc_ctl " "Elaborating entity \"lsu_lsc_ctl\" for hierarchy \"swerv:swerv\|lsu:lsu\|lsu_lsc_ctl:lsu_lsc_ctl\"" {  } { { "lsu/lsu.sv" "lsu_lsc_ctl" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvlsadder swerv:swerv\|lsu:lsu\|lsu_lsc_ctl:lsu_lsc_ctl\|rvlsadder:lsadder " "Elaborating entity \"rvlsadder\" for hierarchy \"swerv:swerv\|lsu:lsu\|lsu_lsc_ctl:lsu_lsc_ctl\|rvlsadder:lsadder\"" {  } { { "lsu/lsu_lsc_ctl.sv" "lsadder" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu_lsc_ctl.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819413 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 beh_lib.sv(200) " "Verilog HDL assignment warning at beh_lib.sv(200): truncated value with size 32 to match size of target (20)" {  } { { "lib/beh_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1591034819414 "|swerv_wrapper|swerv:swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvlsadder:lsadder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 beh_lib.sv(202) " "Verilog HDL assignment warning at beh_lib.sv(202): truncated value with size 32 to match size of target (20)" {  } { { "lib/beh_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1591034819414 "|swerv_wrapper|swerv:swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvlsadder:lsadder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_addrcheck swerv:swerv\|lsu:lsu\|lsu_lsc_ctl:lsu_lsc_ctl\|lsu_addrcheck:addrcheck " "Elaborating entity \"lsu_addrcheck\" for hierarchy \"swerv:swerv\|lsu:lsu\|lsu_lsc_ctl:lsu_lsc_ctl\|lsu_addrcheck:addrcheck\"" {  } { { "lsu/lsu_lsc_ctl.sv" "addrcheck" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu_lsc_ctl.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvrangecheck swerv:swerv\|lsu:lsu\|lsu_lsc_ctl:lsu_lsc_ctl\|lsu_addrcheck:addrcheck\|rvrangecheck:Gen_dccm_enable.start_addr_dccm_rangecheck " "Elaborating entity \"rvrangecheck\" for hierarchy \"swerv:swerv\|lsu:lsu\|lsu_lsc_ctl:lsu_lsc_ctl\|lsu_addrcheck:addrcheck\|rvrangecheck:Gen_dccm_enable.start_addr_dccm_rangecheck\"" {  } { { "lsu/lsu_addrcheck.sv" "Gen_dccm_enable.start_addr_dccm_rangecheck" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu_addrcheck.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819418 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "in_range beh_lib.sv(383) " "Output port \"in_range\" at beh_lib.sv(383) has no driver" {  } { { "lib/beh_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 383 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1591034819419 "|swerv_wrapper|swerv:swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|lsu_addrcheck:addrcheck|rvrangecheck:Gen_dccm_enable.start_addr_dccm_rangecheck"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvrangecheck swerv:swerv\|lsu:lsu\|lsu_lsc_ctl:lsu_lsc_ctl\|lsu_addrcheck:addrcheck\|rvrangecheck:start_addr_pic_rangecheck " "Elaborating entity \"rvrangecheck\" for hierarchy \"swerv:swerv\|lsu:lsu\|lsu_lsc_ctl:lsu_lsc_ctl\|lsu_addrcheck:addrcheck\|rvrangecheck:start_addr_pic_rangecheck\"" {  } { { "lsu/lsu_addrcheck.sv" "start_addr_pic_rangecheck" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu_addrcheck.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819422 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "in_range beh_lib.sv(383) " "Output port \"in_range\" at beh_lib.sv(383) has no driver" {  } { { "lib/beh_lib.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lib/beh_lib.sv" 383 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1591034819422 "|swerv_wrapper|swerv:swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|lsu_addrcheck:addrcheck|rvrangecheck:start_addr_pic_rangecheck"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe swerv:swerv\|lsu:lsu\|lsu_lsc_ctl:lsu_lsc_ctl\|rvdffe:lsu_pkt_dc1ff " "Elaborating entity \"rvdffe\" for hierarchy \"swerv:swerv\|lsu:lsu\|lsu_lsc_ctl:lsu_lsc_ctl\|rvdffe:lsu_pkt_dc1ff\"" {  } { { "lsu/lsu_lsc_ctl.sv" "lsu_pkt_dc1ff" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu_lsc_ctl.sv" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_dccm_ctl swerv:swerv\|lsu:lsu\|lsu_dccm_ctl:dccm_ctl " "Elaborating entity \"lsu_dccm_ctl\" for hierarchy \"swerv:swerv\|lsu:lsu\|lsu_dccm_ctl:dccm_ctl\"" {  } { { "lsu/lsu.sv" "dccm_ctl" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu.sv" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819477 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lsu_ld_data_dc3_nc lsu_dccm_ctl.sv(121) " "Verilog HDL or VHDL warning at lsu_dccm_ctl.sv(121): object \"lsu_ld_data_dc3_nc\" assigned a value but never read" {  } { { "lsu/lsu_dccm_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu_dccm_ctl.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034819480 "|swerv_wrapper|swerv:swerv|lsu:lsu|lsu_dccm_ctl:dccm_ctl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lsu_ld_data_corr_dc3_nc lsu_dccm_ctl.sv(121) " "Verilog HDL or VHDL warning at lsu_dccm_ctl.sv(121): object \"lsu_ld_data_corr_dc3_nc\" assigned a value but never read" {  } { { "lsu/lsu_dccm_ctl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu_dccm_ctl.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034819480 "|swerv_wrapper|swerv:swerv|lsu:lsu|lsu_dccm_ctl:dccm_ctl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff swerv:swerv\|lsu:lsu\|lsu_dccm_ctl:dccm_ctl\|rvdff:Gen_dccm_enable.dccm_data_ecc_hi_ff " "Elaborating entity \"rvdff\" for hierarchy \"swerv:swerv\|lsu:lsu\|lsu_dccm_ctl:dccm_ctl\|rvdff:Gen_dccm_enable.dccm_data_ecc_hi_ff\"" {  } { { "lsu/lsu_dccm_ctl.sv" "Gen_dccm_enable.dccm_data_ecc_hi_ff" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu_dccm_ctl.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_stbuf swerv:swerv\|lsu:lsu\|lsu_stbuf:stbuf " "Elaborating entity \"lsu_stbuf\" for hierarchy \"swerv:swerv\|lsu:lsu\|lsu_stbuf:stbuf\"" {  } { { "lsu/lsu.sv" "stbuf" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu.sv" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819490 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stbuf_load_repair_dc5 lsu_stbuf.sv(176) " "Verilog HDL or VHDL warning at lsu_stbuf.sv(176): object \"stbuf_load_repair_dc5\" assigned a value but never read" {  } { { "lsu/lsu_stbuf.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu_stbuf.sv" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034819503 "|swerv_wrapper|swerv:swerv|lsu:lsu|lsu_stbuf:stbuf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_ecc swerv:swerv\|lsu:lsu\|lsu_ecc:ecc " "Elaborating entity \"lsu_ecc\" for hierarchy \"swerv:swerv\|lsu:lsu\|lsu_ecc:ecc\"" {  } { { "lsu/lsu.sv" "ecc" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu.sv" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvecc_decode swerv:swerv\|lsu:lsu\|lsu_ecc:ecc\|rvecc_decode:Gen_dccm_enable.lsu_ecc_decode_hi " "Elaborating entity \"rvecc_decode\" for hierarchy \"swerv:swerv\|lsu:lsu\|lsu_ecc:ecc\|rvecc_decode:Gen_dccm_enable.lsu_ecc_decode_hi\"" {  } { { "lsu/lsu_ecc.sv" "Gen_dccm_enable.lsu_ecc_decode_hi" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu_ecc.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvecc_encode swerv:swerv\|lsu:lsu\|lsu_ecc:ecc\|rvecc_encode:Gen_dccm_enable.lsu_ecc_encode " "Elaborating entity \"rvecc_encode\" for hierarchy \"swerv:swerv\|lsu:lsu\|lsu_ecc:ecc\|rvecc_encode:Gen_dccm_enable.lsu_ecc_encode\"" {  } { { "lsu/lsu_ecc.sv" "Gen_dccm_enable.lsu_ecc_encode" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu_ecc.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_trigger swerv:swerv\|lsu:lsu\|lsu_trigger:trigger " "Elaborating entity \"lsu_trigger\" for hierarchy \"swerv:swerv\|lsu:lsu\|lsu_trigger:trigger\"" {  } { { "lsu/lsu.sv" "trigger" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu.sv" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_clkdomain swerv:swerv\|lsu:lsu\|lsu_clkdomain:clkdomain " "Elaborating entity \"lsu_clkdomain\" for hierarchy \"swerv:swerv\|lsu:lsu\|lsu_clkdomain:clkdomain\"" {  } { { "lsu/lsu.sv" "clkdomain" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu.sv" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_bus_intf swerv:swerv\|lsu:lsu\|lsu_bus_intf:bus_intf " "Elaborating entity \"lsu_bus_intf\" for hierarchy \"swerv:swerv\|lsu:lsu\|lsu_bus_intf:bus_intf\"" {  } { { "lsu/lsu.sv" "bus_intf" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819694 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ld_hit_dc2 lsu_bus_intf.sv(222) " "Verilog HDL or VHDL warning at lsu_bus_intf.sv(222): object \"ld_hit_dc2\" assigned a value but never read" {  } { { "lsu/lsu_bus_intf.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu_bus_intf.sv" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034819703 "|swerv_wrapper|swerv:swerv|lsu:lsu|lsu_bus_intf:bus_intf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_aligned_dc5 lsu_bus_intf.sv(223) " "Verilog HDL or VHDL warning at lsu_bus_intf.sv(223): object \"is_aligned_dc5\" assigned a value but never read" {  } { { "lsu/lsu_bus_intf.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu_bus_intf.sv" 223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034819703 "|swerv_wrapper|swerv:swerv|lsu:lsu|lsu_bus_intf:bus_intf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ld_fwddata_dc2_nc lsu_bus_intf.sv(225) " "Verilog HDL or VHDL warning at lsu_bus_intf.sv(225): object \"ld_fwddata_dc2_nc\" assigned a value but never read" {  } { { "lsu/lsu_bus_intf.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu_bus_intf.sv" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034819703 "|swerv_wrapper|swerv:swerv|lsu:lsu|lsu_bus_intf:bus_intf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lsu_write_buffer_empty_any lsu_bus_intf.sv(227) " "Verilog HDL or VHDL warning at lsu_bus_intf.sv(227): object \"lsu_write_buffer_empty_any\" assigned a value but never read" {  } { { "lsu/lsu_bus_intf.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu_bus_intf.sv" 227 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034819703 "|swerv_wrapper|swerv:swerv|lsu:lsu|lsu_bus_intf:bus_intf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_bus_buffer swerv:swerv\|lsu:lsu\|lsu_bus_intf:bus_intf\|lsu_bus_buffer:bus_buffer " "Elaborating entity \"lsu_bus_buffer\" for hierarchy \"swerv:swerv\|lsu:lsu\|lsu_bus_intf:bus_intf\|lsu_bus_buffer:bus_buffer\"" {  } { { "lsu/lsu_bus_intf.sv" "bus_buffer" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu_bus_intf.sv" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819704 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buf_age_temp lsu_bus_buffer.sv(266) " "Verilog HDL or VHDL warning at lsu_bus_buffer.sv(266): object \"buf_age_temp\" assigned a value but never read" {  } { { "lsu/lsu_bus_buffer.sv" "" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu_bus_buffer.sv" 266 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034819750 "|swerv_wrapper|swerv:swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs swerv:swerv\|lsu:lsu\|lsu_bus_intf:bus_intf\|lsu_bus_buffer:bus_buffer\|rvdffs:obuf_byteenff " "Elaborating entity \"rvdffs\" for hierarchy \"swerv:swerv\|lsu:lsu\|lsu_bus_intf:bus_intf\|lsu_bus_buffer:bus_buffer\|rvdffs:obuf_byteenff\"" {  } { { "lsu/lsu_bus_buffer.sv" "obuf_byteenff" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu_bus_buffer.sv" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034819793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pic_ctrl swerv:swerv\|pic_ctrl:pic_ctrl_inst " "Elaborating entity \"pic_ctrl\" for hierarchy \"swerv:swerv\|pic_ctrl:pic_ctrl_inst\"" {  } { { "swerv.sv" "pic_ctrl_inst" { Text "/home/smep/src/Cores-SweRV/design/swerv.sv" 1027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034820057 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pic_ctrl.sv(238) " "Verilog HDL assignment warning at pic_ctrl.sv(238): truncated value with size 32 to match size of target (8)" {  } { { "pic_ctrl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/pic_ctrl.sv" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1591034820062 "|swerv_wrapper|swerv:swerv|pic_ctrl:pic_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pic_ctrl.sv(383) " "Verilog HDL assignment warning at pic_ctrl.sv(383): truncated value with size 32 to match size of target (4)" {  } { { "pic_ctrl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/pic_ctrl.sv" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1591034820062 "|swerv_wrapper|swerv:swerv|pic_ctrl:pic_ctrl_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "level_intpend_w_prior_en " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"level_intpend_w_prior_en\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1591034820062 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "level_intpend_id " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"level_intpend_id\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1591034820062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvsyncss swerv:swerv\|pic_ctrl:pic_ctrl_inst\|rvsyncss:sync_inst " "Elaborating entity \"rvsyncss\" for hierarchy \"swerv:swerv\|pic_ctrl:pic_ctrl_inst\|rvsyncss:sync_inst\"" {  } { { "pic_ctrl.sv" "sync_inst" { Text "/home/smep/src/Cores-SweRV/design/pic_ctrl.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034820072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configurable_gw swerv:swerv\|pic_ctrl:pic_ctrl_inst\|configurable_gw:SETREG\[1\].NON_ZERO_INT.config_gw_inst " "Elaborating entity \"configurable_gw\" for hierarchy \"swerv:swerv\|pic_ctrl:pic_ctrl_inst\|configurable_gw:SETREG\[1\].NON_ZERO_INT.config_gw_inst\"" {  } { { "pic_ctrl.sv" "SETREG\[1\].NON_ZERO_INT.config_gw_inst" { Text "/home/smep/src/Cores-SweRV/design/pic_ctrl.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034820078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp_and_mux swerv:swerv\|pic_ctrl:pic_ctrl_inst\|cmp_and_mux:LEVEL\[0\].COMPARE\[0\].cmp_l1 " "Elaborating entity \"cmp_and_mux\" for hierarchy \"swerv:swerv\|pic_ctrl:pic_ctrl_inst\|cmp_and_mux:LEVEL\[0\].COMPARE\[0\].cmp_l1\"" {  } { { "pic_ctrl.sv" "LEVEL\[0\].COMPARE\[0\].cmp_l1" { Text "/home/smep/src/Cores-SweRV/design/pic_ctrl.sv" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034820116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_ctrl swerv:swerv\|dma_ctrl:dma_ctrl " "Elaborating entity \"dma_ctrl\" for hierarchy \"swerv:swerv\|dma_ctrl:dma_ctrl\"" {  } { { "swerv.sv" "dma_ctrl" { Text "/home/smep/src/Cores-SweRV/design/swerv.sv" 1033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034820129 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dma_addr_in_iccm_region_nc dma_ctrl.sv(174) " "Verilog HDL or VHDL warning at dma_ctrl.sv(174): object \"dma_addr_in_iccm_region_nc\" assigned a value but never read" {  } { { "dma_ctrl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dma_ctrl.sv" 174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034820138 "|swerv_wrapper|swerv:swerv|dma_ctrl:dma_ctrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_slv_posted_write dma_ctrl.sv(221) " "Verilog HDL or VHDL warning at dma_ctrl.sv(221): object \"axi_slv_posted_write\" assigned a value but never read" {  } { { "dma_ctrl.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dma_ctrl.sv" 221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034820138 "|swerv_wrapper|swerv:swerv|dma_ctrl:dma_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffsc swerv:swerv\|dma_ctrl:dma_ctrl\|rvdffsc:GenFifo\[0\].fifo_error_dff " "Elaborating entity \"rvdffsc\" for hierarchy \"swerv:swerv\|dma_ctrl:dma_ctrl\|rvdffsc:GenFifo\[0\].fifo_error_dff\"" {  } { { "dma_ctrl.sv" "GenFifo\[0\].fifo_error_dff" { Text "/home/smep/src/Cores-SweRV/design/dma_ctrl.sv" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034820141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:mem " "Elaborating entity \"mem\" for hierarchy \"mem:mem\"" {  } { { "swerv_wrapper.sv" "mem" { Text "/home/smep/src/Cores-SweRV/design/swerv_wrapper.sv" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034820274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_dccm_mem mem:mem\|lsu_dccm_mem:Gen_dccm_enable.dccm " "Elaborating entity \"lsu_dccm_mem\" for hierarchy \"mem:mem\|lsu_dccm_mem:Gen_dccm_enable.dccm\"" {  } { { "mem.sv" "Gen_dccm_enable.dccm" { Text "/home/smep/src/Cores-SweRV/design/mem.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034820278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_2048x39 mem:mem\|lsu_dccm_mem:Gen_dccm_enable.dccm\|ram_2048x39:mem_bank\[0\].dccm_bank " "Elaborating entity \"ram_2048x39\" for hierarchy \"mem:mem\|lsu_dccm_mem:Gen_dccm_enable.dccm\|ram_2048x39:mem_bank\[0\].dccm_bank\"" {  } { { "lsu/lsu_dccm_mem.sv" "mem_bank\[0\].dccm_bank" { Text "/home/smep/src/Cores-SweRV/design/lsu/lsu_dccm_mem.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034820286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifu_ic_mem mem:mem\|ifu_ic_mem:icm " "Elaborating entity \"ifu_ic_mem\" for hierarchy \"mem:mem\|ifu_ic_mem:icm\"" {  } { { "mem.sv" "icm" { Text "/home/smep/src/Cores-SweRV/design/mem.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034820309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IC_TAG mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst " "Elaborating entity \"IC_TAG\" for hierarchy \"mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\"" {  } { { "ifu/ifu_ic_mem.sv" "ic_tag_inst" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_ic_mem.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034820315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_64x21 mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ram_64x21:WAYS\[0\].ICACHE_SZ_16.ic_way_tag " "Elaborating entity \"ram_64x21\" for hierarchy \"mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ram_64x21:WAYS\[0\].ICACHE_SZ_16.ic_way_tag\"" {  } { { "ifu/ifu_ic_mem.sv" "WAYS\[0\].ICACHE_SZ_16.ic_way_tag" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_ic_mem.sv" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034820321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rveven_paritycheck mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|rveven_paritycheck:WAYS\[0\].ICACHE_SZ_16.parcheck " "Elaborating entity \"rveven_paritycheck\" for hierarchy \"mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|rveven_paritycheck:WAYS\[0\].ICACHE_SZ_16.parcheck\"" {  } { { "ifu/ifu_ic_mem.sv" "WAYS\[0\].ICACHE_SZ_16.parcheck" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_ic_mem.sv" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034820322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IC_DATA mem:mem\|ifu_ic_mem:icm\|IC_DATA:ic_data_inst " "Elaborating entity \"IC_DATA\" for hierarchy \"mem:mem\|ifu_ic_mem:icm\|IC_DATA:ic_data_inst\"" {  } { { "ifu/ifu_ic_mem.sv" "ic_data_inst" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_ic_mem.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034820332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_256x34 mem:mem\|ifu_ic_mem:icm\|IC_DATA:ic_data_inst\|ram_256x34:WAYS\[0\].SUBBANKS\[0\].ic_bank_sb_way_data " "Elaborating entity \"ram_256x34\" for hierarchy \"mem:mem\|ifu_ic_mem:icm\|IC_DATA:ic_data_inst\|ram_256x34:WAYS\[0\].SUBBANKS\[0\].ic_bank_sb_way_data\"" {  } { { "ifu/ifu_ic_mem.sv" "WAYS\[0\].SUBBANKS\[0\].ic_bank_sb_way_data" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_ic_mem.sv" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034820342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmi_wrapper dmi_wrapper:dmi_wrapper " "Elaborating entity \"dmi_wrapper\" for hierarchy \"dmi_wrapper:dmi_wrapper\"" {  } { { "swerv_wrapper.sv" "dmi_wrapper" { Text "/home/smep/src/Cores-SweRV/design/swerv_wrapper.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034820364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvjtag_tap dmi_wrapper:dmi_wrapper\|rvjtag_tap:i_jtag_tap " "Elaborating entity \"rvjtag_tap\" for hierarchy \"dmi_wrapper:dmi_wrapper\|rvjtag_tap:i_jtag_tap\"" {  } { { "dmi/dmi_wrapper.v" "i_jtag_tap" { Text "/home/smep/src/Cores-SweRV/design/dmi/dmi_wrapper.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034820374 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pause_dr rvjtag_tap.sv(62) " "Verilog HDL or VHDL warning at rvjtag_tap.sv(62): object \"pause_dr\" assigned a value but never read" {  } { { "dmi/rvjtag_tap.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dmi/rvjtag_tap.sv" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034820375 "|swerv_wrapper|dmi_wrapper:dmi_wrapper|rvjtag_tap:i_jtag_tap"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pause_ir rvjtag_tap.sv(66) " "Verilog HDL or VHDL warning at rvjtag_tap.sv(66): object \"pause_ir\" assigned a value but never read" {  } { { "dmi/rvjtag_tap.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dmi/rvjtag_tap.sv" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1591034820375 "|swerv_wrapper|dmi_wrapper:dmi_wrapper|rvjtag_tap:i_jtag_tap"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "rvjtag_tap.sv(176) " "Verilog HDL warning at rvjtag_tap.sv(176): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "dmi/rvjtag_tap.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dmi/rvjtag_tap.sv" 176 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Design Software" 0 -1 1591034820377 "|swerv_wrapper|dmi_wrapper:dmi_wrapper|rvjtag_tap:i_jtag_tap"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rvjtag_tap.sv(176) " "Verilog HDL Case Statement warning at rvjtag_tap.sv(176): incomplete case statement has no default case item" {  } { { "dmi/rvjtag_tap.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dmi/rvjtag_tap.sv" 176 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1591034820377 "|swerv_wrapper|dmi_wrapper:dmi_wrapper|rvjtag_tap:i_jtag_tap"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "rvjtag_tap.sv(165) " "Verilog HDL warning at rvjtag_tap.sv(165): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "dmi/rvjtag_tap.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dmi/rvjtag_tap.sv" 165 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Design Software" 0 -1 1591034820377 "|swerv_wrapper|dmi_wrapper:dmi_wrapper|rvjtag_tap:i_jtag_tap"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rvjtag_tap.sv(165) " "Verilog HDL Case Statement warning at rvjtag_tap.sv(165): incomplete case statement has no default case item" {  } { { "dmi/rvjtag_tap.sv" "" { Text "/home/smep/src/Cores-SweRV/design/dmi/rvjtag_tap.sv" 165 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1591034820378 "|swerv_wrapper|dmi_wrapper:dmi_wrapper|rvjtag_tap:i_jtag_tap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmi_jtag_to_core_sync dmi_wrapper:dmi_wrapper\|dmi_jtag_to_core_sync:i_dmi_jtag_to_core_sync " "Elaborating entity \"dmi_jtag_to_core_sync\" for hierarchy \"dmi_wrapper:dmi_wrapper\|dmi_jtag_to_core_sync:i_dmi_jtag_to_core_sync\"" {  } { { "dmi/dmi_wrapper.v" "i_dmi_jtag_to_core_sync" { Text "/home/smep/src/Cores-SweRV/design/dmi/dmi_wrapper.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1591034820409 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[20\] " "Net \"mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[20\]\" is missing source, defaulting to GND" {  } { { "ifu/ifu_ic_mem.sv" "ic_tag_wr_data\[20\]" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_ic_mem.sv" 360 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1591034823883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[19\] " "Net \"mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[19\]\" is missing source, defaulting to GND" {  } { { "ifu/ifu_ic_mem.sv" "ic_tag_wr_data\[19\]" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_ic_mem.sv" 360 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1591034823883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[18\] " "Net \"mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[18\]\" is missing source, defaulting to GND" {  } { { "ifu/ifu_ic_mem.sv" "ic_tag_wr_data\[18\]" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_ic_mem.sv" 360 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1591034823883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[17\] " "Net \"mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[17\]\" is missing source, defaulting to GND" {  } { { "ifu/ifu_ic_mem.sv" "ic_tag_wr_data\[17\]" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_ic_mem.sv" 360 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1591034823883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[16\] " "Net \"mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[16\]\" is missing source, defaulting to GND" {  } { { "ifu/ifu_ic_mem.sv" "ic_tag_wr_data\[16\]" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_ic_mem.sv" 360 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1591034823883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[15\] " "Net \"mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[15\]\" is missing source, defaulting to GND" {  } { { "ifu/ifu_ic_mem.sv" "ic_tag_wr_data\[15\]" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_ic_mem.sv" 360 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1591034823883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[14\] " "Net \"mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[14\]\" is missing source, defaulting to GND" {  } { { "ifu/ifu_ic_mem.sv" "ic_tag_wr_data\[14\]" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_ic_mem.sv" 360 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1591034823883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[13\] " "Net \"mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[13\]\" is missing source, defaulting to GND" {  } { { "ifu/ifu_ic_mem.sv" "ic_tag_wr_data\[13\]" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_ic_mem.sv" 360 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1591034823883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[12\] " "Net \"mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[12\]\" is missing source, defaulting to GND" {  } { { "ifu/ifu_ic_mem.sv" "ic_tag_wr_data\[12\]" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_ic_mem.sv" 360 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1591034823883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[11\] " "Net \"mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[11\]\" is missing source, defaulting to GND" {  } { { "ifu/ifu_ic_mem.sv" "ic_tag_wr_data\[11\]" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_ic_mem.sv" 360 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1591034823883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[10\] " "Net \"mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[10\]\" is missing source, defaulting to GND" {  } { { "ifu/ifu_ic_mem.sv" "ic_tag_wr_data\[10\]" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_ic_mem.sv" 360 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1591034823883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[9\] " "Net \"mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[9\]\" is missing source, defaulting to GND" {  } { { "ifu/ifu_ic_mem.sv" "ic_tag_wr_data\[9\]" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_ic_mem.sv" 360 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1591034823883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[8\] " "Net \"mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[8\]\" is missing source, defaulting to GND" {  } { { "ifu/ifu_ic_mem.sv" "ic_tag_wr_data\[8\]" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_ic_mem.sv" 360 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1591034823883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[7\] " "Net \"mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[7\]\" is missing source, defaulting to GND" {  } { { "ifu/ifu_ic_mem.sv" "ic_tag_wr_data\[7\]" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_ic_mem.sv" 360 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1591034823883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[6\] " "Net \"mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[6\]\" is missing source, defaulting to GND" {  } { { "ifu/ifu_ic_mem.sv" "ic_tag_wr_data\[6\]" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_ic_mem.sv" 360 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1591034823883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[5\] " "Net \"mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[5\]\" is missing source, defaulting to GND" {  } { { "ifu/ifu_ic_mem.sv" "ic_tag_wr_data\[5\]" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_ic_mem.sv" 360 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1591034823883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[4\] " "Net \"mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[4\]\" is missing source, defaulting to GND" {  } { { "ifu/ifu_ic_mem.sv" "ic_tag_wr_data\[4\]" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_ic_mem.sv" 360 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1591034823883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[3\] " "Net \"mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[3\]\" is missing source, defaulting to GND" {  } { { "ifu/ifu_ic_mem.sv" "ic_tag_wr_data\[3\]" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_ic_mem.sv" 360 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1591034823883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[2\] " "Net \"mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[2\]\" is missing source, defaulting to GND" {  } { { "ifu/ifu_ic_mem.sv" "ic_tag_wr_data\[2\]" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_ic_mem.sv" 360 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1591034823883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[1\] " "Net \"mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[1\]\" is missing source, defaulting to GND" {  } { { "ifu/ifu_ic_mem.sv" "ic_tag_wr_data\[1\]" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_ic_mem.sv" 360 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1591034823883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[0\] " "Net \"mem:mem\|ifu_ic_mem:icm\|IC_TAG:ic_tag_inst\|ic_tag_wr_data\[0\]\" is missing source, defaulting to GND" {  } { { "ifu/ifu_ic_mem.sv" "ic_tag_wr_data\[0\]" { Text "/home/smep/src/Cores-SweRV/design/ifu/ifu_ic_mem.sv" 360 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1591034823883 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1591034823883 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/smep/src/Cores-SweRV/design/output_files/smep.map.smsg " "Generated suppressed messages file /home/smep/src/Cores-SweRV/design/output_files/smep.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1591034827930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 103 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1476 " "Peak virtual memory: 1476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591034828156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  1 18:07:08 2020 " "Processing ended: Mon Jun  1 18:07:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591034828156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591034828156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591034828156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1591034828156 ""}
