{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 14 01:53:49 2010 " "Info: Processing started: Wed Jul 14 01:53:49 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DATACTRL -c DATACTRL --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DATACTRL -c DATACTRL --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "I0 R1_B 12.464 ns Longest " "Info: Longest tpd from source pin \"I0\" to destination pin \"R1_B\" is 12.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns I0 1 PIN PIN_233 6 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_233; Fanout = 6; PIN Node = 'I0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { I0 } "NODE_NAME" } } { "DATACTRL.bdf" "" { Schematic "D:/±à³Ì/verilog HDL/cpu/DATACTRL/DATACTRL.bdf" { { -16 8 176 0 "I0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.445 ns) + CELL(0.590 ns) 7.510 ns 74139:inst\|34~8 2 COMB LC_X2_Y26_N1 1 " "Info: 2: + IC(5.445 ns) + CELL(0.590 ns) = 7.510 ns; Loc. = LC_X2_Y26_N1; Fanout = 1; COMB Node = '74139:inst\|34~8'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.035 ns" { I0 74139:inst|34~8 } "NODE_NAME" } } { "74139.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74139.bdf" { { 88 600 664 128 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.590 ns) 8.538 ns inst15 3 COMB LC_X2_Y26_N9 1 " "Info: 3: + IC(0.438 ns) + CELL(0.590 ns) = 8.538 ns; Loc. = LC_X2_Y26_N9; Fanout = 1; COMB Node = 'inst15'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.028 ns" { 74139:inst|34~8 inst15 } "NODE_NAME" } } { "DATACTRL.bdf" "" { Schematic "D:/±à³Ì/verilog HDL/cpu/DATACTRL/DATACTRL.bdf" { { 96 456 520 144 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.802 ns) + CELL(2.124 ns) 12.464 ns R1_B 4 PIN PIN_8 0 " "Info: 4: + IC(1.802 ns) + CELL(2.124 ns) = 12.464 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'R1_B'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.926 ns" { inst15 R1_B } "NODE_NAME" } } { "DATACTRL.bdf" "" { Schematic "D:/±à³Ì/verilog HDL/cpu/DATACTRL/DATACTRL.bdf" { { 160 560 736 176 "R1_B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.779 ns ( 38.34 % ) " "Info: Total cell delay = 4.779 ns ( 38.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.685 ns ( 61.66 % ) " "Info: Total interconnect delay = 7.685 ns ( 61.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.464 ns" { I0 74139:inst|34~8 inst15 R1_B } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "12.464 ns" { I0 {} I0~out0 {} 74139:inst|34~8 {} inst15 {} R1_B {} } { 0.000ns 0.000ns 5.445ns 0.438ns 1.802ns } { 0.000ns 1.475ns 0.590ns 0.590ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "138 " "Info: Allocated 138 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 14 01:53:49 2010 " "Info: Processing ended: Wed Jul 14 01:53:49 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
