{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601077324002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601077324002 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 25 20:42:03 2020 " "Processing started: Fri Sep 25 20:42:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601077324002 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601077324002 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adder_subtractor_4bits -c adder_subtractor_4bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off adder_subtractor_4bits -c adder_subtractor_4bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601077324002 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1601077324461 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1601077324461 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "adder.vhd " "Can't analyze file -- file adder.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1601077334200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_7seg-Behavioral " "Found design unit 1: display_7seg-Behavioral" {  } { { "display_7seg.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/display_7seg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601077334677 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_7seg " "Found entity 1: display_7seg" {  } { { "display_7seg.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/display_7seg.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601077334677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601077334677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-Behavioral " "Found design unit 1: reg-Behavioral" {  } { { "reg.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/reg.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601077334679 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/reg.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601077334679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601077334679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor-Behavioral " "Found design unit 1: subtractor-Behavioral" {  } { { "subtractor.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/subtractor.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601077334682 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "subtractor.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/subtractor.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601077334682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601077334682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_subtractor_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_subtractor_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_subtractor_4bits-Behavioral " "Found design unit 1: adder_subtractor_4bits-Behavioral" {  } { { "adder_subtractor_4bits.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/adder_subtractor_4bits.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601077334683 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor_4bits " "Found entity 1: adder_subtractor_4bits" {  } { { "adder_subtractor_4bits.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/adder_subtractor_4bits.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601077334683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601077334683 ""}
{ "Error" "EVRFX_VHDL_WRONG_SIGNAL_ASSIGN" "D_IN reg.vhd(39) " "VHDL Signal Assignment Statement error at reg.vhd(39): Signal Assignment Statement must use <= to assign value to signal \"D_IN\"" {  } { { "reg.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/reg.vhd" 39 0 0 } }  } 0 10526 "VHDL Signal Assignment Statement error at %2!s!: Signal Assignment Statement must use <= to assign value to signal \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601077334684 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_WRITE_TO_OUT_PORT" "D_IN reg.vhd(39) " "VHDL error at reg.vhd(39): can't write to interface object \"D_IN\" of mode IN" {  } { { "reg.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/reg.vhd" 39 0 0 } }  } 0 10568 "VHDL error at %2!s!: can't write to interface object \"%1!s!\" of mode IN" 0 0 "Analysis & Synthesis" 0 -1 1601077334684 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601077334818 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 25 20:42:14 2020 " "Processing ended: Fri Sep 25 20:42:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601077334818 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601077334818 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601077334818 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601077334818 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601077324002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601077324002 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 25 20:42:03 2020 " "Processing started: Fri Sep 25 20:42:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601077324002 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601077324002 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adder_subtractor_4bits -c adder_subtractor_4bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off adder_subtractor_4bits -c adder_subtractor_4bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601077324002 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1601077324461 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1601077324461 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "adder.vhd " "Can't analyze file -- file adder.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1601077334200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_7seg-Behavioral " "Found design unit 1: display_7seg-Behavioral" {  } { { "display_7seg.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/display_7seg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601077334677 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_7seg " "Found entity 1: display_7seg" {  } { { "display_7seg.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/display_7seg.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601077334677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601077334677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-Behavioral " "Found design unit 1: reg-Behavioral" {  } { { "reg.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/reg.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601077334679 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/reg.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601077334679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601077334679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor-Behavioral " "Found design unit 1: subtractor-Behavioral" {  } { { "subtractor.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/subtractor.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601077334682 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "subtractor.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/subtractor.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601077334682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601077334682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_subtractor_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_subtractor_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_subtractor_4bits-Behavioral " "Found design unit 1: adder_subtractor_4bits-Behavioral" {  } { { "adder_subtractor_4bits.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/adder_subtractor_4bits.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601077334683 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor_4bits " "Found entity 1: adder_subtractor_4bits" {  } { { "adder_subtractor_4bits.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/adder_subtractor_4bits.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601077334683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601077334683 ""}
{ "Error" "EVRFX_VHDL_WRONG_SIGNAL_ASSIGN" "D_IN reg.vhd(39) " "VHDL Signal Assignment Statement error at reg.vhd(39): Signal Assignment Statement must use <= to assign value to signal \"D_IN\"" {  } { { "reg.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/reg.vhd" 39 0 0 } }  } 0 10526 "VHDL Signal Assignment Statement error at %2!s!: Signal Assignment Statement must use <= to assign value to signal \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601077334684 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_WRITE_TO_OUT_PORT" "D_IN reg.vhd(39) " "VHDL error at reg.vhd(39): can't write to interface object \"D_IN\" of mode IN" {  } { { "reg.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/reg.vhd" 39 0 0 } }  } 0 10568 "VHDL error at %2!s!: can't write to interface object \"%1!s!\" of mode IN" 0 0 "Analysis & Synthesis" 0 -1 1601077334684 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601077334818 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 25 20:42:14 2020 " "Processing ended: Fri Sep 25 20:42:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601077334818 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601077334818 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601077334818 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601077334818 ""}
