# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 6
attribute \top 1
attribute \src "dut.sv:1.1-10.10"
module \adff
  attribute \src "dut.sv:1.20-1.21"
  wire input 1 \d
  attribute \src "dut.sv:1.23-1.26"
  wire input 2 \clk
  attribute \src "dut.sv:1.28-1.31"
  wire input 3 \clr
  attribute \src "dut.sv:1.44-1.45"
  attribute \init 1'0
  wire output 4 \q
  attribute \src "dut.sv:5.4-9.16"
  attribute \always_ff 1
  attribute \"has_async_reset" 1
  cell $adff $procdff$5
    parameter \WIDTH 1
    parameter \ARST_POLARITY 1'1
    parameter \ARST_VALUE 1'0
    parameter \CLK_POLARITY 1'1
    connect \D \d
    connect \Q \q
    connect \ARST \clr
    connect \CLK \clk
  end
end
