`timescale 1ns/10ps

module testbench();
reg clock, clear;

DataPath dp(clock, clear