digraph "CFG for '_Z27initializeFloat1DpopulationPfiiP12hiprandStatei' function" {
	label="CFG for '_Z27initializeFloat1DpopulationPfiiP12hiprandStatei' function";

	Node0x4cac390 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %14 = add i32 %12, %13\l  %15 = mul nsw i32 %2, %1\l  %16 = icmp slt i32 %14, %15\l  br i1 %16, label %17, label %47\l|{<s0>T|<s1>F}}"];
	Node0x4cac390:s0 -> Node0x4ca9320;
	Node0x4cac390:s1 -> Node0x4cae350;
	Node0x4ca9320 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%17:\l17:                                               \l  %18 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %3, i64 0, i32 0, i32 0, i32 0\l  %19 = load i32, i32 addrspace(1)* %18, align 8, !amdgpu.noclobber !5\l  %20 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %3, i64 0, i32 0, i32 0, i32 5, i64 0\l  %21 = load i32, i32 addrspace(1)* %20, align 8, !amdgpu.noclobber !5\l  %22 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %3, i64 0, i32 0, i32 0, i32 5, i64 1\l  %23 = load i32, i32 addrspace(1)* %22, align 4, !amdgpu.noclobber !5\l  %24 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %3, i64 0, i32 0, i32 0, i32 5, i64 2\l  %25 = load i32, i32 addrspace(1)* %24, align 8, !amdgpu.noclobber !5\l  %26 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %3, i64 0, i32 0, i32 0, i32 5, i64 3\l  %27 = load i32, i32 addrspace(1)* %26, align 4, !amdgpu.noclobber !5\l  %28 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %3, i64 0, i32 0, i32 0, i32 5, i64 4\l  %29 = load i32, i32 addrspace(1)* %28, align 8, !amdgpu.noclobber !5\l  %30 = lshr i32 %21, 2\l  %31 = xor i32 %30, %21\l  %32 = shl i32 %29, 4\l  %33 = shl i32 %31, 1\l  %34 = xor i32 %33, %32\l  %35 = xor i32 %34, %31\l  %36 = xor i32 %35, %29\l  %37 = add i32 %19, 362437\l  %38 = add i32 %36, %37\l  %39 = uitofp i32 %38 to float\l  %40 = fmul contract float %39, 0x3DF0000000000000\l  %41 = fadd contract float %40, 0x3DF0000000000000\l  store i32 %37, i32 addrspace(1)* %18, align 8\l  store i32 %23, i32 addrspace(1)* %20, align 8\l  store i32 %25, i32 addrspace(1)* %22, align 4\l  store i32 %27, i32 addrspace(1)* %24, align 8\l  store i32 %29, i32 addrspace(1)* %26, align 4\l  store i32 %36, i32 addrspace(1)* %28, align 8\l  %42 = fmul contract float %41, 2.000000e+00\l  %43 = fptosi float %42 to i32\l  %44 = sitofp i32 %43 to float\l  %45 = sext i32 %14 to i64\l  %46 = getelementptr inbounds float, float addrspace(1)* %0, i64 %45\l  store float %44, float addrspace(1)* %46, align 4, !tbaa !7\l  br label %47\l}"];
	Node0x4ca9320 -> Node0x4cae350;
	Node0x4cae350 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%47:\l47:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  ret void\l}"];
}
