{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 04 16:17:30 2018 " "Info: Processing started: Thu Jan 04 16:17:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off countDownTimer -c countDownTimer " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off countDownTimer -c countDownTimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "countDownTimer.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/countDownTimer.vhd" 7 -1 0 } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "short_or_long:u4\|frequencyDivider:inner1\|clkTemp " "Info: Detected ripple clock \"short_or_long:u4\|frequencyDivider:inner1\|clkTemp\" as buffer" {  } { { "frequencyDivider.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/frequencyDivider.vhd" 23 -1 0 } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "short_or_long:u4\|frequencyDivider:inner1\|clkTemp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:u6\|frequencyDivider:inner1\|clkTemp " "Info: Detected ripple clock \"counter:u6\|frequencyDivider:inner1\|clkTemp\" as buffer" {  } { { "frequencyDivider.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/frequencyDivider.vhd" 23 -1 0 } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:u6\|frequencyDivider:inner1\|clkTemp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register counter:u6\|setInit:inner4\|\\startTime_latch:minute_start_buffer1\[2\] register counter:u6\|setInit:inner4\|minute_start\[7\] 14.95 MHz 66.9 ns Internal " "Info: Clock \"clk\" has Internal fmax of 14.95 MHz between source register \"counter:u6\|setInit:inner4\|\\startTime_latch:minute_start_buffer1\[2\]\" and destination register \"counter:u6\|setInit:inner4\|minute_start\[7\]\" (period= 66.9 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "66.200 ns + Longest register register " "Info: + Longest register to register delay is 66.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:u6\|setInit:inner4\|\\startTime_latch:minute_start_buffer1\[2\] 1 REG LC4_B11 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_B11; Fanout = 13; REG Node = 'counter:u6\|setInit:inner4\|\\startTime_latch:minute_start_buffer1\[2\]'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[2] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.000 ns) 1.600 ns counter:u6\|setInit:inner4\|Add4~2 2 COMB LC4_B10 7 " "Info: 2: + IC(0.600 ns) + CELL(1.000 ns) = 1.600 ns; Loc. = LC4_B10; Fanout = 7; COMB Node = 'counter:u6\|setInit:inner4\|Add4~2'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[2] counter:u6|setInit:inner4|Add4~2 } "NODE_NAME" } } { "setInit.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.000 ns) 3.700 ns counter:u6\|setInit:inner4\|Add4~3 3 COMB LC8_F10 6 " "Info: 3: + IC(1.100 ns) + CELL(1.000 ns) = 3.700 ns; Loc. = LC8_F10; Fanout = 6; COMB Node = 'counter:u6\|setInit:inner4\|Add4~3'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { counter:u6|setInit:inner4|Add4~2 counter:u6|setInit:inner4|Add4~3 } "NODE_NAME" } } { "setInit.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.400 ns) 5.300 ns counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~COUT 4 COMB LC5_B3 2 " "Info: 4: + IC(1.200 ns) + CELL(0.400 ns) = 5.300 ns; Loc. = LC5_B3; Fanout = 2; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~COUT'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { counter:u6|setInit:inner4|Add4~3 counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~COUT } "NODE_NAME" } } { "db/add_sub_m7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 6.200 ns counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~32 5 COMB LC6_B3 9 " "Info: 5: + IC(0.000 ns) + CELL(0.900 ns) = 6.200 ns; Loc. = LC6_B3; Fanout = 9; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~32'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~COUT counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~32 } "NODE_NAME" } } { "db/add_sub_m7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.800 ns) 7.500 ns counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|StageOut\[22\]~119 6 COMB LC1_B4 3 " "Info: 6: + IC(0.500 ns) + CELL(0.800 ns) = 7.500 ns; Loc. = LC1_B4; Fanout = 3; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|StageOut\[22\]~119'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~32 counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|StageOut[22]~119 } "NODE_NAME" } } { "db/alt_u_div_mie.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/alt_u_div_mie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.400 ns) 8.400 ns counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~COUT 7 COMB LC8_B3 2 " "Info: 7: + IC(0.500 ns) + CELL(0.400 ns) = 8.400 ns; Loc. = LC8_B3; Fanout = 2; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~COUT'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|StageOut[22]~119 counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_n7c:add_sub_4|add_sub_cella[2]~COUT } "NODE_NAME" } } { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.100 ns) 8.800 ns counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[3\]~COUT 8 COMB LC1_B5 2 " "Info: 8: + IC(0.300 ns) + CELL(0.100 ns) = 8.800 ns; Loc. = LC1_B5; Fanout = 2; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[3\]~COUT'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_n7c:add_sub_4|add_sub_cella[2]~COUT counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_n7c:add_sub_4|add_sub_cella[3]~COUT } "NODE_NAME" } } { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 8.900 ns counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~COUT 9 COMB LC2_B5 2 " "Info: 9: + IC(0.000 ns) + CELL(0.100 ns) = 8.900 ns; Loc. = LC2_B5; Fanout = 2; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~COUT'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_n7c:add_sub_4|add_sub_cella[3]~COUT counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_n7c:add_sub_4|add_sub_cella[4]~COUT } "NODE_NAME" } } { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 9.800 ns counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~44 10 COMB LC3_B5 12 " "Info: 10: + IC(0.000 ns) + CELL(0.900 ns) = 9.800 ns; Loc. = LC3_B5; Fanout = 12; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~44'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_n7c:add_sub_4|add_sub_cella[4]~COUT counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_n7c:add_sub_4|add_sub_cella[4]~44 } "NODE_NAME" } } { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.000 ns) 11.300 ns counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|StageOut\[29\]~99 11 COMB LC1_B6 3 " "Info: 11: + IC(0.500 ns) + CELL(1.000 ns) = 11.300 ns; Loc. = LC1_B6; Fanout = 3; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|StageOut\[29\]~99'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_n7c:add_sub_4|add_sub_cella[4]~44 counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|StageOut[29]~99 } "NODE_NAME" } } { "db/alt_u_div_mie.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/alt_u_div_mie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.400 ns) 12.200 ns counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[2\]~COUT 12 COMB LC5_B5 2 " "Info: 12: + IC(0.500 ns) + CELL(0.400 ns) = 12.200 ns; Loc. = LC5_B5; Fanout = 2; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[2\]~COUT'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|StageOut[29]~99 counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_o7c:add_sub_5|add_sub_cella[2]~COUT } "NODE_NAME" } } { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 12.300 ns counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[3\]~COUT 13 COMB LC6_B5 2 " "Info: 13: + IC(0.000 ns) + CELL(0.100 ns) = 12.300 ns; Loc. = LC6_B5; Fanout = 2; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[3\]~COUT'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_o7c:add_sub_5|add_sub_cella[2]~COUT counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_o7c:add_sub_5|add_sub_cella[3]~COUT } "NODE_NAME" } } { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 12.400 ns counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[4\]~COUT 14 COMB LC7_B5 2 " "Info: 14: + IC(0.000 ns) + CELL(0.100 ns) = 12.400 ns; Loc. = LC7_B5; Fanout = 2; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[4\]~COUT'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_o7c:add_sub_5|add_sub_cella[3]~COUT counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_o7c:add_sub_5|add_sub_cella[4]~COUT } "NODE_NAME" } } { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 12.500 ns counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[5\]~COUT 15 COMB LC8_B5 2 " "Info: 15: + IC(0.000 ns) + CELL(0.100 ns) = 12.500 ns; Loc. = LC8_B5; Fanout = 2; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[5\]~COUT'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_o7c:add_sub_5|add_sub_cella[4]~COUT counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_o7c:add_sub_5|add_sub_cella[5]~COUT } "NODE_NAME" } } { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.900 ns) 13.700 ns counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[5\]~54 16 COMB LC1_B7 12 " "Info: 16: + IC(0.300 ns) + CELL(0.900 ns) = 13.700 ns; Loc. = LC1_B7; Fanout = 12; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[5\]~54'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_o7c:add_sub_5|add_sub_cella[5]~COUT counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_o7c:add_sub_5|add_sub_cella[5]~54 } "NODE_NAME" } } { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.000 ns) 15.300 ns counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|StageOut\[36\]~112 17 COMB LC8_B8 2 " "Info: 17: + IC(0.600 ns) + CELL(1.000 ns) = 15.300 ns; Loc. = LC8_B8; Fanout = 2; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|StageOut\[36\]~112'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_o7c:add_sub_5|add_sub_cella[5]~54 counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|StageOut[36]~112 } "NODE_NAME" } } { "db/alt_u_div_mie.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/alt_u_div_mie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.400 ns) 16.200 ns counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_p7c:add_sub_6\|add_sub_cella\[2\]~COUT 18 COMB LC3_B7 2 " "Info: 18: + IC(0.500 ns) + CELL(0.400 ns) = 16.200 ns; Loc. = LC3_B7; Fanout = 2; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_p7c:add_sub_6\|add_sub_cella\[2\]~COUT'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|StageOut[36]~112 counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_p7c:add_sub_6|add_sub_cella[2]~COUT } "NODE_NAME" } } { "db/add_sub_p7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_p7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 16.300 ns counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_p7c:add_sub_6\|add_sub_cella\[3\]~COUT 19 COMB LC4_B7 1 " "Info: 19: + IC(0.000 ns) + CELL(0.100 ns) = 16.300 ns; Loc. = LC4_B7; Fanout = 1; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_p7c:add_sub_6\|add_sub_cella\[3\]~COUT'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_p7c:add_sub_6|add_sub_cella[2]~COUT counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_p7c:add_sub_6|add_sub_cella[3]~COUT } "NODE_NAME" } } { "db/add_sub_p7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_p7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 16.400 ns counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_p7c:add_sub_6\|add_sub_cella\[4\]~COUT 20 COMB LC5_B7 1 " "Info: 20: + IC(0.000 ns) + CELL(0.100 ns) = 16.400 ns; Loc. = LC5_B7; Fanout = 1; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_p7c:add_sub_6\|add_sub_cella\[4\]~COUT'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_p7c:add_sub_6|add_sub_cella[3]~COUT counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_p7c:add_sub_6|add_sub_cella[4]~COUT } "NODE_NAME" } } { "db/add_sub_p7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_p7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 16.500 ns counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_p7c:add_sub_6\|add_sub_cella\[5\]~COUT 21 COMB LC6_B7 1 " "Info: 21: + IC(0.000 ns) + CELL(0.100 ns) = 16.500 ns; Loc. = LC6_B7; Fanout = 1; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_p7c:add_sub_6\|add_sub_cella\[5\]~COUT'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_p7c:add_sub_6|add_sub_cella[4]~COUT counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_p7c:add_sub_6|add_sub_cella[5]~COUT } "NODE_NAME" } } { "db/add_sub_p7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_p7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 17.400 ns counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_p7c:add_sub_6\|add_sub_cella\[6\]~21 22 COMB LC7_B7 8 " "Info: 22: + IC(0.000 ns) + CELL(0.900 ns) = 17.400 ns; Loc. = LC7_B7; Fanout = 8; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_p7c:add_sub_6\|add_sub_cella\[6\]~21'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_p7c:add_sub_6|add_sub_cella[5]~COUT counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_p7c:add_sub_6|add_sub_cella[6]~21 } "NODE_NAME" } } { "db/add_sub_p7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_p7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.000 ns) 20.400 ns counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|StageOut\[43\]~127 23 COMB LC5_F20 2 " "Info: 23: + IC(2.000 ns) + CELL(1.000 ns) = 20.400 ns; Loc. = LC5_F20; Fanout = 2; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|StageOut\[43\]~127'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_p7c:add_sub_6|add_sub_cella[6]~21 counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|StageOut[43]~127 } "NODE_NAME" } } { "db/alt_u_div_mie.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/alt_u_div_mie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 21.500 ns counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~47 24 COMB LC1_F20 2 " "Info: 24: + IC(0.100 ns) + CELL(1.000 ns) = 21.500 ns; Loc. = LC1_F20; Fanout = 2; COMB Node = 'counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~47'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|StageOut[43]~127 counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~47 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.800 ns) 24.100 ns counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~39 25 COMB LC8_C12 2 " "Info: 25: + IC(1.800 ns) + CELL(0.800 ns) = 24.100 ns; Loc. = LC8_C12; Fanout = 2; COMB Node = 'counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~39'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~47 counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~39 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 25.000 ns counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~31 26 COMB LC6_C12 2 " "Info: 26: + IC(0.100 ns) + CELL(0.800 ns) = 25.000 ns; Loc. = LC6_C12; Fanout = 2; COMB Node = 'counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~31'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~39 counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~31 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 25.900 ns counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~23 27 COMB LC5_C12 2 " "Info: 27: + IC(0.100 ns) + CELL(0.800 ns) = 25.900 ns; Loc. = LC5_C12; Fanout = 2; COMB Node = 'counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~23'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~31 counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~23 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 26.800 ns counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~15 28 COMB LC1_C12 2 " "Info: 28: + IC(0.100 ns) + CELL(0.800 ns) = 26.800 ns; Loc. = LC1_C12; Fanout = 2; COMB Node = 'counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~15'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~23 counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~15 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.800 ns) 28.200 ns counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~7 29 COMB LC2_C11 17 " "Info: 29: + IC(0.600 ns) + CELL(0.800 ns) = 28.200 ns; Loc. = LC2_C11; Fanout = 17; COMB Node = 'counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~7'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~15 counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~7 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 29.100 ns counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[0\]~67 30 COMB LC6_C11 2 " "Info: 30: + IC(0.100 ns) + CELL(0.800 ns) = 29.100 ns; Loc. = LC6_C11; Fanout = 2; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[0\]~67'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~7 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[0]~67 } "NODE_NAME" } } { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 30.000 ns counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[1\]~62 31 COMB LC8_C11 2 " "Info: 31: + IC(0.100 ns) + CELL(0.800 ns) = 30.000 ns; Loc. = LC8_C11; Fanout = 2; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[1\]~62'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[0]~67 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[1]~62 } "NODE_NAME" } } { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 30.900 ns counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[2\]~54 32 COMB LC7_C11 2 " "Info: 32: + IC(0.100 ns) + CELL(0.800 ns) = 30.900 ns; Loc. = LC7_C11; Fanout = 2; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[2\]~54'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[1]~62 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[2]~54 } "NODE_NAME" } } { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 31.800 ns counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[3\]~46 33 COMB LC3_C11 2 " "Info: 33: + IC(0.100 ns) + CELL(0.800 ns) = 31.800 ns; Loc. = LC3_C11; Fanout = 2; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[3\]~46'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[2]~54 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[3]~46 } "NODE_NAME" } } { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 32.700 ns counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[4\]~38 34 COMB LC1_C11 2 " "Info: 34: + IC(0.100 ns) + CELL(0.800 ns) = 32.700 ns; Loc. = LC1_C11; Fanout = 2; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[4\]~38'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[3]~46 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[4]~38 } "NODE_NAME" } } { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.800 ns) 34.200 ns counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[5\]~18 35 COMB LC7_C4 4 " "Info: 35: + IC(0.700 ns) + CELL(0.800 ns) = 34.200 ns; Loc. = LC7_C4; Fanout = 4; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[5\]~18'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[4]~38 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[5]~18 } "NODE_NAME" } } { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.800 ns) 35.500 ns counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~17 36 COMB LC8_C1 2 " "Info: 36: + IC(0.500 ns) + CELL(0.800 ns) = 35.500 ns; Loc. = LC8_C1; Fanout = 2; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~17'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[5]~18 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_n7c:add_sub_4|add_sub_cella[1]~17 } "NODE_NAME" } } { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 36.400 ns counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~29 37 COMB LC7_C1 2 " "Info: 37: + IC(0.100 ns) + CELL(0.800 ns) = 36.400 ns; Loc. = LC7_C1; Fanout = 2; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~29'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_n7c:add_sub_4|add_sub_cella[1]~17 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_n7c:add_sub_4|add_sub_cella[2]~29 } "NODE_NAME" } } { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 37.300 ns counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[3\]~23 38 COMB LC1_C1 2 " "Info: 38: + IC(0.100 ns) + CELL(0.800 ns) = 37.300 ns; Loc. = LC1_C1; Fanout = 2; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[3\]~23'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_n7c:add_sub_4|add_sub_cella[2]~29 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_n7c:add_sub_4|add_sub_cella[3]~23 } "NODE_NAME" } } { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.800 ns) 38.500 ns counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~13 39 COMB LC1_C2 10 " "Info: 39: + IC(0.400 ns) + CELL(0.800 ns) = 38.500 ns; Loc. = LC1_C2; Fanout = 10; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~13'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_n7c:add_sub_4|add_sub_cella[3]~23 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_n7c:add_sub_4|add_sub_cella[4]~13 } "NODE_NAME" } } { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.000 ns) 40.100 ns counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|StageOut\[25\]~118 40 COMB LC8_C4 2 " "Info: 40: + IC(0.600 ns) + CELL(1.000 ns) = 40.100 ns; Loc. = LC8_C4; Fanout = 2; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|StageOut\[25\]~118'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_n7c:add_sub_4|add_sub_cella[4]~13 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|StageOut[25]~118 } "NODE_NAME" } } { "db/alt_u_div_nie.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/alt_u_div_nie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 41.200 ns counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[2\]~27 41 COMB LC2_C4 2 " "Info: 41: + IC(0.100 ns) + CELL(1.000 ns) = 41.200 ns; Loc. = LC2_C4; Fanout = 2; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[2\]~27'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|StageOut[25]~118 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_5|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.800 ns) 42.500 ns counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[3\]~43 42 COMB LC1_C3 2 " "Info: 42: + IC(0.500 ns) + CELL(0.800 ns) = 42.500 ns; Loc. = LC1_C3; Fanout = 2; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[3\]~43'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_5|add_sub_cella[2]~27 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_5|add_sub_cella[3]~43 } "NODE_NAME" } } { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.800 ns) 43.700 ns counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[4\]~35 43 COMB LC5_C2 1 " "Info: 43: + IC(0.400 ns) + CELL(0.800 ns) = 43.700 ns; Loc. = LC5_C2; Fanout = 1; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[4\]~35'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_5|add_sub_cella[3]~43 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_5|add_sub_cella[4]~35 } "NODE_NAME" } } { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 44.600 ns counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[5\]~19 44 COMB LC8_C2 2 " "Info: 44: + IC(0.100 ns) + CELL(0.800 ns) = 44.600 ns; Loc. = LC8_C2; Fanout = 2; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[5\]~19'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_5|add_sub_cella[4]~35 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_5|add_sub_cella[5]~19 } "NODE_NAME" } } { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.000 ns) 46.100 ns counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[5\]~54 45 COMB LC3_C5 13 " "Info: 45: + IC(0.500 ns) + CELL(1.000 ns) = 46.100 ns; Loc. = LC3_C5; Fanout = 13; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[5\]~54'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_5|add_sub_cella[5]~19 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_5|add_sub_cella[5]~54 } "NODE_NAME" } } { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.000 ns) 47.600 ns counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|StageOut\[31\]~130 46 COMB LC8_C6 2 " "Info: 46: + IC(0.500 ns) + CELL(1.000 ns) = 47.600 ns; Loc. = LC8_C6; Fanout = 2; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|StageOut\[31\]~130'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_5|add_sub_cella[5]~54 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|StageOut[31]~130 } "NODE_NAME" } } { "db/alt_u_div_nie.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/alt_u_div_nie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.400 ns) 48.500 ns counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[2\]~COUT 47 COMB LC5_C5 2 " "Info: 47: + IC(0.500 ns) + CELL(0.400 ns) = 48.500 ns; Loc. = LC5_C5; Fanout = 2; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[2\]~COUT'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|StageOut[31]~130 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_6|add_sub_cella[2]~COUT } "NODE_NAME" } } { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 48.600 ns counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[3\]~COUT 48 COMB LC6_C5 2 " "Info: 48: + IC(0.000 ns) + CELL(0.100 ns) = 48.600 ns; Loc. = LC6_C5; Fanout = 2; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[3\]~COUT'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_6|add_sub_cella[2]~COUT counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_6|add_sub_cella[3]~COUT } "NODE_NAME" } } { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 48.700 ns counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[4\]~COUT 49 COMB LC7_C5 1 " "Info: 49: + IC(0.000 ns) + CELL(0.100 ns) = 48.700 ns; Loc. = LC7_C5; Fanout = 1; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[4\]~COUT'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_6|add_sub_cella[3]~COUT counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_6|add_sub_cella[4]~COUT } "NODE_NAME" } } { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 49.600 ns counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[5\]~19 50 COMB LC8_C5 14 " "Info: 50: + IC(0.000 ns) + CELL(0.900 ns) = 49.600 ns; Loc. = LC8_C5; Fanout = 14; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[5\]~19'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_6|add_sub_cella[4]~COUT counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_6|add_sub_cella[5]~19 } "NODE_NAME" } } { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.000 ns) 51.200 ns counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|StageOut\[38\]~131 51 COMB LC2_C6 2 " "Info: 51: + IC(0.600 ns) + CELL(1.000 ns) = 51.200 ns; Loc. = LC2_C6; Fanout = 2; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|StageOut\[38\]~131'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_6|add_sub_cella[5]~19 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|StageOut[38]~131 } "NODE_NAME" } } { "db/alt_u_div_nie.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/alt_u_div_nie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.400 ns) 52.300 ns counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[3\]~COUT 52 COMB LC3_C10 2 " "Info: 52: + IC(0.700 ns) + CELL(0.400 ns) = 52.300 ns; Loc. = LC3_C10; Fanout = 2; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[3\]~COUT'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|StageOut[38]~131 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_7|add_sub_cella[3]~COUT } "NODE_NAME" } } { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 52.400 ns counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[4\]~COUT 53 COMB LC4_C10 1 " "Info: 53: + IC(0.000 ns) + CELL(0.100 ns) = 52.400 ns; Loc. = LC4_C10; Fanout = 1; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[4\]~COUT'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_7|add_sub_cella[3]~COUT counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_7|add_sub_cella[4]~COUT } "NODE_NAME" } } { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 53.300 ns counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[5\]~19 54 COMB LC5_C10 11 " "Info: 54: + IC(0.000 ns) + CELL(0.900 ns) = 53.300 ns; Loc. = LC5_C10; Fanout = 11; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[5\]~19'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_7|add_sub_cella[4]~COUT counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_7|add_sub_cella[5]~19 } "NODE_NAME" } } { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.000 ns) 54.900 ns counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|StageOut\[44\]~134 55 COMB LC1_C8 1 " "Info: 55: + IC(0.600 ns) + CELL(1.000 ns) = 54.900 ns; Loc. = LC1_C8; Fanout = 1; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|StageOut\[44\]~134'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_7|add_sub_cella[5]~19 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|StageOut[44]~134 } "NODE_NAME" } } { "db/alt_u_div_nie.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/alt_u_div_nie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.400 ns) 55.900 ns counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_8\|add_sub_cella\[3\]~COUT 56 COMB LC6_C9 1 " "Info: 56: + IC(0.600 ns) + CELL(0.400 ns) = 55.900 ns; Loc. = LC6_C9; Fanout = 1; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_8\|add_sub_cella\[3\]~COUT'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|StageOut[44]~134 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_8|add_sub_cella[3]~COUT } "NODE_NAME" } } { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 56.000 ns counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_8\|add_sub_cella\[4\]~COUT 57 COMB LC7_C9 1 " "Info: 57: + IC(0.000 ns) + CELL(0.100 ns) = 56.000 ns; Loc. = LC7_C9; Fanout = 1; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_8\|add_sub_cella\[4\]~COUT'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_8|add_sub_cella[3]~COUT counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_8|add_sub_cella[4]~COUT } "NODE_NAME" } } { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 56.900 ns counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_8\|add_sub_cella\[5\]~19 58 COMB LC8_C9 3 " "Info: 58: + IC(0.000 ns) + CELL(0.900 ns) = 56.900 ns; Loc. = LC8_C9; Fanout = 3; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_8\|add_sub_cella\[5\]~19'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_8|add_sub_cella[4]~COUT counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_8|add_sub_cella[5]~19 } "NODE_NAME" } } { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.800 ns) 59.200 ns counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\]~21 59 COMB LC1_C24 2 " "Info: 59: + IC(1.500 ns) + CELL(0.800 ns) = 59.200 ns; Loc. = LC1_C24; Fanout = 2; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\]~21'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_8|add_sub_cella[5]~19 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|add_sub_ive:compl_add_quot|add_sub_cella[0]~21 } "NODE_NAME" } } { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 60.300 ns counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[1\]~33 60 COMB LC8_C24 2 " "Info: 60: + IC(0.100 ns) + CELL(1.000 ns) = 60.300 ns; Loc. = LC8_C24; Fanout = 2; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[1\]~33'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|add_sub_ive:compl_add_quot|add_sub_cella[0]~21 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|add_sub_ive:compl_add_quot|add_sub_cella[1]~33 } "NODE_NAME" } } { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 61.400 ns counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[2\]~27 61 COMB LC4_C24 1 " "Info: 61: + IC(0.100 ns) + CELL(1.000 ns) = 61.400 ns; Loc. = LC4_C24; Fanout = 1; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[2\]~27'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|add_sub_ive:compl_add_quot|add_sub_cella[1]~33 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|add_sub_ive:compl_add_quot|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.800 ns) 62.800 ns counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[3\]~14 62 COMB LC8_C27 1 " "Info: 62: + IC(0.600 ns) + CELL(0.800 ns) = 62.800 ns; Loc. = LC8_C27; Fanout = 1; COMB Node = 'counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[3\]~14'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|add_sub_ive:compl_add_quot|add_sub_cella[2]~27 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|add_sub_ive:compl_add_quot|add_sub_cella[3]~14 } "NODE_NAME" } } { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 63.900 ns counter:u6\|setInit:inner4\|minute_start~174 63 COMB LC3_C27 1 " "Info: 63: + IC(0.100 ns) + CELL(1.000 ns) = 63.900 ns; Loc. = LC3_C27; Fanout = 1; COMB Node = 'counter:u6\|setInit:inner4\|minute_start~174'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|add_sub_ive:compl_add_quot|add_sub_cella[3]~14 counter:u6|setInit:inner4|minute_start~174 } "NODE_NAME" } } { "setInit.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.700 ns) 64.700 ns counter:u6\|setInit:inner4\|minute_start~221 64 COMB LC6_C27 1 " "Info: 64: + IC(0.100 ns) + CELL(0.700 ns) = 64.700 ns; Loc. = LC6_C27; Fanout = 1; COMB Node = 'counter:u6\|setInit:inner4\|minute_start~221'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { counter:u6|setInit:inner4|minute_start~174 counter:u6|setInit:inner4|minute_start~221 } "NODE_NAME" } } { "setInit.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 65.700 ns counter:u6\|setInit:inner4\|minute_start~166 65 COMB LC7_C27 1 " "Info: 65: + IC(0.000 ns) + CELL(1.000 ns) = 65.700 ns; Loc. = LC7_C27; Fanout = 1; COMB Node = 'counter:u6\|setInit:inner4\|minute_start~166'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { counter:u6|setInit:inner4|minute_start~221 counter:u6|setInit:inner4|minute_start~166 } "NODE_NAME" } } { "setInit.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.400 ns) 66.200 ns counter:u6\|setInit:inner4\|minute_start\[7\] 66 REG LC5_C27 2 " "Info: 66: + IC(0.100 ns) + CELL(0.400 ns) = 66.200 ns; Loc. = LC5_C27; Fanout = 2; REG Node = 'counter:u6\|setInit:inner4\|minute_start\[7\]'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { counter:u6|setInit:inner4|minute_start~166 counter:u6|setInit:inner4|minute_start[7] } "NODE_NAME" } } { "setInit.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "44.200 ns ( 66.77 % ) " "Info: Total cell delay = 44.200 ns ( 66.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "22.000 ns ( 33.23 % ) " "Info: Total interconnect delay = 22.000 ns ( 33.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "66.200 ns" { counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[2] counter:u6|setInit:inner4|Add4~2 counter:u6|setInit:inner4|Add4~3 counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~COUT counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~32 counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|StageOut[22]~119 counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_n7c:add_sub_4|add_sub_cella[2]~COUT counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_n7c:add_sub_4|add_sub_cella[3]~COUT counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_n7c:add_sub_4|add_sub_cella[4]~COUT counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_n7c:add_sub_4|add_sub_cella[4]~44 counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|StageOut[29]~99 counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_o7c:add_sub_5|add_sub_cella[2]~COUT counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_o7c:add_sub_5|add_sub_cella[3]~COUT counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_o7c:add_sub_5|add_sub_cella[4]~COUT counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_o7c:add_sub_5|add_sub_cella[5]~COUT counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_o7c:add_sub_5|add_sub_cella[5]~54 counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|StageOut[36]~112 counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_p7c:add_sub_6|add_sub_cella[2]~COUT counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_p7c:add_sub_6|add_sub_cella[3]~COUT counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_p7c:add_sub_6|add_sub_cella[4]~COUT counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_p7c:add_sub_6|add_sub_cella[5]~COUT counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_p7c:add_sub_6|add_sub_cella[6]~21 counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|StageOut[43]~127 counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~47 counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~39 counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~31 counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~23 counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~15 counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~7 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[0]~67 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[1]~62 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[2]~54 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[3]~46 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[4]~38 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[5]~18 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_n7c:add_sub_4|add_sub_cella[1]~17 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_n7c:add_sub_4|add_sub_cella[2]~29 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_n7c:add_sub_4|add_sub_cella[3]~23 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_n7c:add_sub_4|add_sub_cella[4]~13 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|StageOut[25]~118 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_5|add_sub_cella[2]~27 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_5|add_sub_cella[3]~43 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_5|add_sub_cella[4]~35 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_5|add_sub_cella[5]~19 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_5|add_sub_cella[5]~54 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|StageOut[31]~130 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_6|add_sub_cella[2]~COUT counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_6|add_sub_cella[3]~COUT counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_6|add_sub_cella[4]~COUT counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_6|add_sub_cella[5]~19 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|StageOut[38]~131 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_7|add_sub_cella[3]~COUT counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_7|add_sub_cella[4]~COUT counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_7|add_sub_cella[5]~19 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|StageOut[44]~134 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_8|add_sub_cella[3]~COUT counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_8|add_sub_cella[4]~COUT counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_8|add_sub_cella[5]~19 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|add_sub_ive:compl_add_quot|add_sub_cella[0]~21 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|add_sub_ive:compl_add_quot|add_sub_cella[1]~33 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|add_sub_ive:compl_add_quot|add_sub_cella[2]~27 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|add_sub_ive:compl_add_quot|add_sub_cella[3]~14 counter:u6|setInit:inner4|minute_start~174 counter:u6|setInit:inner4|minute_start~221 counter:u6|setInit:inner4|minute_start~166 counter:u6|setInit:inner4|minute_start[7] } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "66.200 ns" { counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[2] {} counter:u6|setInit:inner4|Add4~2 {} counter:u6|setInit:inner4|Add4~3 {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~COUT {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~32 {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|StageOut[22]~119 {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_n7c:add_sub_4|add_sub_cella[2]~COUT {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_n7c:add_sub_4|add_sub_cella[3]~COUT {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_n7c:add_sub_4|add_sub_cella[4]~COUT {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_n7c:add_sub_4|add_sub_cella[4]~44 {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|StageOut[29]~99 {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_o7c:add_sub_5|add_sub_cella[2]~COUT {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_o7c:add_sub_5|add_sub_cella[3]~COUT {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_o7c:add_sub_5|add_sub_cella[4]~COUT {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_o7c:add_sub_5|add_sub_cella[5]~COUT {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_o7c:add_sub_5|add_sub_cella[5]~54 {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|StageOut[36]~112 {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_p7c:add_sub_6|add_sub_cella[2]~COUT {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_p7c:add_sub_6|add_sub_cella[3]~COUT {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_p7c:add_sub_6|add_sub_cella[4]~COUT {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_p7c:add_sub_6|add_sub_cella[5]~COUT {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_p7c:add_sub_6|add_sub_cella[6]~21 {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|StageOut[43]~127 {} counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~47 {} counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~39 {} counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~31 {} counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~23 {} counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~15 {} counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~7 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[0]~67 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[1]~62 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[2]~54 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[3]~46 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[4]~38 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[5]~18 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_n7c:add_sub_4|add_sub_cella[1]~17 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_n7c:add_sub_4|add_sub_cella[2]~29 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_n7c:add_sub_4|add_sub_cella[3]~23 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_n7c:add_sub_4|add_sub_cella[4]~13 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|StageOut[25]~118 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_5|add_sub_cella[2]~27 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_5|add_sub_cella[3]~43 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_5|add_sub_cella[4]~35 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_5|add_sub_cella[5]~19 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_5|add_sub_cella[5]~54 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|StageOut[31]~130 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_6|add_sub_cella[2]~COUT {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_6|add_sub_cella[3]~COUT {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_6|add_sub_cella[4]~COUT {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_6|add_sub_cella[5]~19 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|StageOut[38]~131 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_7|add_sub_cella[3]~COUT {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_7|add_sub_cella[4]~COUT {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_7|add_sub_cella[5]~19 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|StageOut[44]~134 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_8|add_sub_cella[3]~COUT {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_8|add_sub_cella[4]~COUT {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_8|add_sub_cella[5]~19 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|add_sub_ive:compl_add_quot|add_sub_cella[0]~21 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|add_sub_ive:compl_add_quot|add_sub_cella[1]~33 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|add_sub_ive:compl_add_quot|add_sub_cella[2]~27 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|add_sub_ive:compl_add_quot|add_sub_cella[3]~14 {} counter:u6|setInit:inner4|minute_start~174 {} counter:u6|setInit:inner4|minute_start~221 {} counter:u6|setInit:inner4|minute_start~166 {} counter:u6|setInit:inner4|minute_start[7] {} } { 0.000ns 0.600ns 1.100ns 1.200ns 0.000ns 0.500ns 0.500ns 0.300ns 0.000ns 0.000ns 0.500ns 0.500ns 0.000ns 0.000ns 0.000ns 0.300ns 0.600ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 2.000ns 0.100ns 1.800ns 0.100ns 0.100ns 0.100ns 0.600ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.700ns 0.500ns 0.100ns 0.100ns 0.400ns 0.600ns 0.100ns 0.500ns 0.400ns 0.100ns 0.500ns 0.500ns 0.500ns 0.000ns 0.000ns 0.000ns 0.600ns 0.700ns 0.000ns 0.000ns 0.600ns 0.600ns 0.000ns 0.000ns 1.500ns 0.100ns 0.100ns 0.600ns 0.100ns 0.100ns 0.000ns 0.100ns } { 0.000ns 1.000ns 1.000ns 0.400ns 0.900ns 0.800ns 0.400ns 0.100ns 0.100ns 0.900ns 1.000ns 0.400ns 0.100ns 0.100ns 0.100ns 0.900ns 1.000ns 0.400ns 0.100ns 0.100ns 0.100ns 0.900ns 1.000ns 1.000ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 1.000ns 1.000ns 0.800ns 0.800ns 0.800ns 1.000ns 1.000ns 0.400ns 0.100ns 0.100ns 0.900ns 1.000ns 0.400ns 0.100ns 0.900ns 1.000ns 0.400ns 0.100ns 0.900ns 0.800ns 1.000ns 1.000ns 0.800ns 1.000ns 0.700ns 1.000ns 0.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.100 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_L8 78 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_L8; Fanout = 78; CLK Node = 'clk'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "countDownTimer.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/countDownTimer.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.300 ns) 1.800 ns counter:u6\|frequencyDivider:inner1\|clkTemp 2 REG LC1_A35 40 " "Info: 2: + IC(0.200 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = LC1_A35; Fanout = 40; REG Node = 'counter:u6\|frequencyDivider:inner1\|clkTemp'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { clk counter:u6|frequencyDivider:inner1|clkTemp } "NODE_NAME" } } { "frequencyDivider.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/frequencyDivider.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(0.000 ns) 5.100 ns counter:u6\|setInit:inner4\|minute_start\[7\] 3 REG LC5_C27 2 " "Info: 3: + IC(3.300 ns) + CELL(0.000 ns) = 5.100 ns; Loc. = LC5_C27; Fanout = 2; REG Node = 'counter:u6\|setInit:inner4\|minute_start\[7\]'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { counter:u6|frequencyDivider:inner1|clkTemp counter:u6|setInit:inner4|minute_start[7] } "NODE_NAME" } } { "setInit.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 31.37 % ) " "Info: Total cell delay = 1.600 ns ( 31.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.500 ns ( 68.63 % ) " "Info: Total interconnect delay = 3.500 ns ( 68.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { clk counter:u6|frequencyDivider:inner1|clkTemp counter:u6|setInit:inner4|minute_start[7] } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { clk {} clk~out {} counter:u6|frequencyDivider:inner1|clkTemp {} counter:u6|setInit:inner4|minute_start[7] {} } { 0.000ns 0.000ns 0.200ns 3.300ns } { 0.000ns 1.300ns 0.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.100 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_L8 78 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_L8; Fanout = 78; CLK Node = 'clk'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "countDownTimer.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/countDownTimer.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.300 ns) 1.800 ns counter:u6\|frequencyDivider:inner1\|clkTemp 2 REG LC1_A35 40 " "Info: 2: + IC(0.200 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = LC1_A35; Fanout = 40; REG Node = 'counter:u6\|frequencyDivider:inner1\|clkTemp'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { clk counter:u6|frequencyDivider:inner1|clkTemp } "NODE_NAME" } } { "frequencyDivider.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/frequencyDivider.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(0.000 ns) 5.100 ns counter:u6\|setInit:inner4\|\\startTime_latch:minute_start_buffer1\[2\] 3 REG LC4_B11 13 " "Info: 3: + IC(3.300 ns) + CELL(0.000 ns) = 5.100 ns; Loc. = LC4_B11; Fanout = 13; REG Node = 'counter:u6\|setInit:inner4\|\\startTime_latch:minute_start_buffer1\[2\]'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { counter:u6|frequencyDivider:inner1|clkTemp counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[2] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 31.37 % ) " "Info: Total cell delay = 1.600 ns ( 31.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.500 ns ( 68.63 % ) " "Info: Total interconnect delay = 3.500 ns ( 68.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { clk counter:u6|frequencyDivider:inner1|clkTemp counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[2] } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { clk {} clk~out {} counter:u6|frequencyDivider:inner1|clkTemp {} counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[2] {} } { 0.000ns 0.000ns 0.200ns 3.300ns } { 0.000ns 1.300ns 0.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { clk counter:u6|frequencyDivider:inner1|clkTemp counter:u6|setInit:inner4|minute_start[7] } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { clk {} clk~out {} counter:u6|frequencyDivider:inner1|clkTemp {} counter:u6|setInit:inner4|minute_start[7] {} } { 0.000ns 0.000ns 0.200ns 3.300ns } { 0.000ns 1.300ns 0.300ns 0.000ns } "" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { clk counter:u6|frequencyDivider:inner1|clkTemp counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[2] } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { clk {} clk~out {} counter:u6|frequencyDivider:inner1|clkTemp {} counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[2] {} } { 0.000ns 0.000ns 0.200ns 3.300ns } { 0.000ns 1.300ns 0.300ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.400 ns + " "Info: + Micro setup delay of destination is 0.400 ns" {  } { { "setInit.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "66.200 ns" { counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[2] counter:u6|setInit:inner4|Add4~2 counter:u6|setInit:inner4|Add4~3 counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~COUT counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~32 counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|StageOut[22]~119 counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_n7c:add_sub_4|add_sub_cella[2]~COUT counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_n7c:add_sub_4|add_sub_cella[3]~COUT counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_n7c:add_sub_4|add_sub_cella[4]~COUT counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_n7c:add_sub_4|add_sub_cella[4]~44 counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|StageOut[29]~99 counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_o7c:add_sub_5|add_sub_cella[2]~COUT counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_o7c:add_sub_5|add_sub_cella[3]~COUT counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_o7c:add_sub_5|add_sub_cella[4]~COUT counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_o7c:add_sub_5|add_sub_cella[5]~COUT counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_o7c:add_sub_5|add_sub_cella[5]~54 counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|StageOut[36]~112 counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_p7c:add_sub_6|add_sub_cella[2]~COUT counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_p7c:add_sub_6|add_sub_cella[3]~COUT counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_p7c:add_sub_6|add_sub_cella[4]~COUT counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_p7c:add_sub_6|add_sub_cella[5]~COUT counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_p7c:add_sub_6|add_sub_cella[6]~21 counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|StageOut[43]~127 counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~47 counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~39 counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~31 counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~23 counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~15 counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~7 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[0]~67 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[1]~62 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[2]~54 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[3]~46 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[4]~38 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[5]~18 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_n7c:add_sub_4|add_sub_cella[1]~17 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_n7c:add_sub_4|add_sub_cella[2]~29 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_n7c:add_sub_4|add_sub_cella[3]~23 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_n7c:add_sub_4|add_sub_cella[4]~13 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|StageOut[25]~118 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_5|add_sub_cella[2]~27 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_5|add_sub_cella[3]~43 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_5|add_sub_cella[4]~35 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_5|add_sub_cella[5]~19 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_5|add_sub_cella[5]~54 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|StageOut[31]~130 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_6|add_sub_cella[2]~COUT counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_6|add_sub_cella[3]~COUT counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_6|add_sub_cella[4]~COUT counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_6|add_sub_cella[5]~19 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|StageOut[38]~131 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_7|add_sub_cella[3]~COUT counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_7|add_sub_cella[4]~COUT counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_7|add_sub_cella[5]~19 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|StageOut[44]~134 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_8|add_sub_cella[3]~COUT counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_8|add_sub_cella[4]~COUT counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_8|add_sub_cella[5]~19 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|add_sub_ive:compl_add_quot|add_sub_cella[0]~21 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|add_sub_ive:compl_add_quot|add_sub_cella[1]~33 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|add_sub_ive:compl_add_quot|add_sub_cella[2]~27 counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|add_sub_ive:compl_add_quot|add_sub_cella[3]~14 counter:u6|setInit:inner4|minute_start~174 counter:u6|setInit:inner4|minute_start~221 counter:u6|setInit:inner4|minute_start~166 counter:u6|setInit:inner4|minute_start[7] } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "66.200 ns" { counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[2] {} counter:u6|setInit:inner4|Add4~2 {} counter:u6|setInit:inner4|Add4~3 {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~COUT {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~32 {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|StageOut[22]~119 {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_n7c:add_sub_4|add_sub_cella[2]~COUT {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_n7c:add_sub_4|add_sub_cella[3]~COUT {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_n7c:add_sub_4|add_sub_cella[4]~COUT {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_n7c:add_sub_4|add_sub_cella[4]~44 {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|StageOut[29]~99 {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_o7c:add_sub_5|add_sub_cella[2]~COUT {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_o7c:add_sub_5|add_sub_cella[3]~COUT {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_o7c:add_sub_5|add_sub_cella[4]~COUT {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_o7c:add_sub_5|add_sub_cella[5]~COUT {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_o7c:add_sub_5|add_sub_cella[5]~54 {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|StageOut[36]~112 {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_p7c:add_sub_6|add_sub_cella[2]~COUT {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_p7c:add_sub_6|add_sub_cella[3]~COUT {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_p7c:add_sub_6|add_sub_cella[4]~COUT {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_p7c:add_sub_6|add_sub_cella[5]~COUT {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_p7c:add_sub_6|add_sub_cella[6]~21 {} counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|StageOut[43]~127 {} counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~47 {} counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~39 {} counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~31 {} counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~23 {} counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~15 {} counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~7 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[0]~67 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[1]~62 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[2]~54 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[3]~46 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[4]~38 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[5]~18 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_n7c:add_sub_4|add_sub_cella[1]~17 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_n7c:add_sub_4|add_sub_cella[2]~29 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_n7c:add_sub_4|add_sub_cella[3]~23 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_n7c:add_sub_4|add_sub_cella[4]~13 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|StageOut[25]~118 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_5|add_sub_cella[2]~27 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_5|add_sub_cella[3]~43 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_5|add_sub_cella[4]~35 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_5|add_sub_cella[5]~19 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_5|add_sub_cella[5]~54 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|StageOut[31]~130 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_6|add_sub_cella[2]~COUT {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_6|add_sub_cella[3]~COUT {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_6|add_sub_cella[4]~COUT {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_6|add_sub_cella[5]~19 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|StageOut[38]~131 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_7|add_sub_cella[3]~COUT {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_7|add_sub_cella[4]~COUT {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_7|add_sub_cella[5]~19 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|StageOut[44]~134 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_8|add_sub_cella[3]~COUT {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_8|add_sub_cella[4]~COUT {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_8|add_sub_cella[5]~19 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|add_sub_ive:compl_add_quot|add_sub_cella[0]~21 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|add_sub_ive:compl_add_quot|add_sub_cella[1]~33 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|add_sub_ive:compl_add_quot|add_sub_cella[2]~27 {} counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|add_sub_ive:compl_add_quot|add_sub_cella[3]~14 {} counter:u6|setInit:inner4|minute_start~174 {} counter:u6|setInit:inner4|minute_start~221 {} counter:u6|setInit:inner4|minute_start~166 {} counter:u6|setInit:inner4|minute_start[7] {} } { 0.000ns 0.600ns 1.100ns 1.200ns 0.000ns 0.500ns 0.500ns 0.300ns 0.000ns 0.000ns 0.500ns 0.500ns 0.000ns 0.000ns 0.000ns 0.300ns 0.600ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 2.000ns 0.100ns 1.800ns 0.100ns 0.100ns 0.100ns 0.600ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.700ns 0.500ns 0.100ns 0.100ns 0.400ns 0.600ns 0.100ns 0.500ns 0.400ns 0.100ns 0.500ns 0.500ns 0.500ns 0.000ns 0.000ns 0.000ns 0.600ns 0.700ns 0.000ns 0.000ns 0.600ns 0.600ns 0.000ns 0.000ns 1.500ns 0.100ns 0.100ns 0.600ns 0.100ns 0.100ns 0.000ns 0.100ns } { 0.000ns 1.000ns 1.000ns 0.400ns 0.900ns 0.800ns 0.400ns 0.100ns 0.100ns 0.900ns 1.000ns 0.400ns 0.100ns 0.100ns 0.100ns 0.900ns 1.000ns 0.400ns 0.100ns 0.100ns 0.100ns 0.900ns 1.000ns 1.000ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 1.000ns 1.000ns 0.800ns 0.800ns 0.800ns 1.000ns 1.000ns 0.400ns 0.100ns 0.100ns 0.900ns 1.000ns 0.400ns 0.100ns 0.900ns 1.000ns 0.400ns 0.100ns 0.900ns 0.800ns 1.000ns 1.000ns 0.800ns 1.000ns 0.700ns 1.000ns 0.400ns } "" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { clk counter:u6|frequencyDivider:inner1|clkTemp counter:u6|setInit:inner4|minute_start[7] } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { clk {} clk~out {} counter:u6|frequencyDivider:inner1|clkTemp {} counter:u6|setInit:inner4|minute_start[7] {} } { 0.000ns 0.000ns 0.200ns 3.300ns } { 0.000ns 1.300ns 0.300ns 0.000ns } "" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { clk counter:u6|frequencyDivider:inner1|clkTemp counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[2] } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { clk {} clk~out {} counter:u6|frequencyDivider:inner1|clkTemp {} counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[2] {} } { 0.000ns 0.000ns 0.200ns 3.300ns } { 0.000ns 1.300ns 0.300ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 30 " "Warning: Circuit may not operate. Detected 30 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter:u6\|jitter:inner2\|key_out counter:u6\|setInit:inner4\|\\startTime_latch:minute_start_buffer1\[5\] clk 1.4 ns " "Info: Found hold time violation between source  pin or register \"counter:u6\|jitter:inner2\|key_out\" and destination pin or register \"counter:u6\|setInit:inner4\|\\startTime_latch:minute_start_buffer1\[5\]\" for clock \"clk\" (Hold time is 1.4 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.600 ns + Largest " "Info: + Largest clock skew is 3.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.100 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_L8 78 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_L8; Fanout = 78; CLK Node = 'clk'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "countDownTimer.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/countDownTimer.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.300 ns) 1.800 ns counter:u6\|frequencyDivider:inner1\|clkTemp 2 REG LC1_A35 40 " "Info: 2: + IC(0.200 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = LC1_A35; Fanout = 40; REG Node = 'counter:u6\|frequencyDivider:inner1\|clkTemp'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { clk counter:u6|frequencyDivider:inner1|clkTemp } "NODE_NAME" } } { "frequencyDivider.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/frequencyDivider.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(0.000 ns) 5.100 ns counter:u6\|setInit:inner4\|\\startTime_latch:minute_start_buffer1\[5\] 3 REG LC5_F10 17 " "Info: 3: + IC(3.300 ns) + CELL(0.000 ns) = 5.100 ns; Loc. = LC5_F10; Fanout = 17; REG Node = 'counter:u6\|setInit:inner4\|\\startTime_latch:minute_start_buffer1\[5\]'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { counter:u6|frequencyDivider:inner1|clkTemp counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[5] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 31.37 % ) " "Info: Total cell delay = 1.600 ns ( 31.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.500 ns ( 68.63 % ) " "Info: Total interconnect delay = 3.500 ns ( 68.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { clk counter:u6|frequencyDivider:inner1|clkTemp counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[5] } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { clk {} clk~out {} counter:u6|frequencyDivider:inner1|clkTemp {} counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[5] {} } { 0.000ns 0.000ns 0.200ns 3.300ns } { 0.000ns 1.300ns 0.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.500 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_L8 78 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_L8; Fanout = 78; CLK Node = 'clk'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "countDownTimer.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/countDownTimer.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns counter:u6\|jitter:inner2\|key_out 2 REG LC1_D4 30 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC1_D4; Fanout = 30; REG Node = 'counter:u6\|jitter:inner2\|key_out'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clk counter:u6|jitter:inner2|key_out } "NODE_NAME" } } { "jitter.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/jitter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk counter:u6|jitter:inner2|key_out } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} counter:u6|jitter:inner2|key_out {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { clk counter:u6|frequencyDivider:inner1|clkTemp counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[5] } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { clk {} clk~out {} counter:u6|frequencyDivider:inner1|clkTemp {} counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[5] {} } { 0.000ns 0.000ns 0.200ns 3.300ns } { 0.000ns 1.300ns 0.300ns 0.000ns } "" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk counter:u6|jitter:inner2|key_out } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} counter:u6|jitter:inner2|key_out {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns - " "Info: - Micro clock to output delay of source is 0.300 ns" {  } { { "jitter.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/jitter.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.600 ns - Shortest register register " "Info: - Shortest register to register delay is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:u6\|jitter:inner2\|key_out 1 REG LC1_D4 30 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_D4; Fanout = 30; REG Node = 'counter:u6\|jitter:inner2\|key_out'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:u6|jitter:inner2|key_out } "NODE_NAME" } } { "jitter.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/jitter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 0.900 ns counter:u6\|setInit:inner4\|\\startTime_latch:minute_start_buffer1\[2\]~3 2 COMB LC4_D4 6 " "Info: 2: + IC(0.100 ns) + CELL(0.800 ns) = 0.900 ns; Loc. = LC4_D4; Fanout = 6; COMB Node = 'counter:u6\|setInit:inner4\|\\startTime_latch:minute_start_buffer1\[2\]~3'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { counter:u6|jitter:inner2|key_out counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[2]~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.600 ns) 2.600 ns counter:u6\|setInit:inner4\|\\startTime_latch:minute_start_buffer1\[5\] 3 REG LC5_F10 17 " "Info: 3: + IC(1.100 ns) + CELL(0.600 ns) = 2.600 ns; Loc. = LC5_F10; Fanout = 17; REG Node = 'counter:u6\|setInit:inner4\|\\startTime_latch:minute_start_buffer1\[5\]'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[2]~3 counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[5] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 53.85 % ) " "Info: Total cell delay = 1.400 ns ( 53.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 46.15 % ) " "Info: Total interconnect delay = 1.200 ns ( 46.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { counter:u6|jitter:inner2|key_out counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[2]~3 counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[5] } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { counter:u6|jitter:inner2|key_out {} counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[2]~3 {} counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[5] {} } { 0.000ns 0.100ns 1.100ns } { 0.000ns 0.800ns 0.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.700 ns + " "Info: + Micro hold delay of destination is 0.700 ns" {  } {  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "jitter.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/jitter.vhd" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { clk counter:u6|frequencyDivider:inner1|clkTemp counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[5] } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { clk {} clk~out {} counter:u6|frequencyDivider:inner1|clkTemp {} counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[5] {} } { 0.000ns 0.000ns 0.200ns 3.300ns } { 0.000ns 1.300ns 0.300ns 0.000ns } "" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk counter:u6|jitter:inner2|key_out } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} counter:u6|jitter:inner2|key_out {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { counter:u6|jitter:inner2|key_out counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[2]~3 counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[5] } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { counter:u6|jitter:inner2|key_out {} counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[2]~3 {} counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[5] {} } { 0.000ns 0.100ns 1.100ns } { 0.000ns 0.800ns 0.600ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "remove_jitter:u3\|lpm_counter:key_l_rtl_11\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] key_inc clk 2.100 ns register " "Info: tsu for register \"remove_jitter:u3\|lpm_counter:key_l_rtl_11\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]\" (data pin = \"key_inc\", clock pin = \"clk\") is 2.100 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.200 ns + Longest pin register " "Info: + Longest pin to register delay is 3.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns key_inc 1 PIN PIN_R8 5 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_R8; Fanout = 5; PIN Node = 'key_inc'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_inc } "NODE_NAME" } } { "countDownTimer.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/countDownTimer.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.800 ns) 2.500 ns key_inc~_wirecell 2 COMB LC1_D28 4 " "Info: 2: + IC(0.400 ns) + CELL(0.800 ns) = 2.500 ns; Loc. = LC1_D28; Fanout = 4; COMB Node = 'key_inc~_wirecell'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { key_inc key_inc~_wirecell } "NODE_NAME" } } { "countDownTimer.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/countDownTimer.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.600 ns) 3.200 ns remove_jitter:u3\|lpm_counter:key_l_rtl_11\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] 3 REG LC7_D28 2 " "Info: 3: + IC(0.100 ns) + CELL(0.600 ns) = 3.200 ns; Loc. = LC7_D28; Fanout = 2; REG Node = 'remove_jitter:u3\|lpm_counter:key_l_rtl_11\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { key_inc~_wirecell remove_jitter:u3|lpm_counter:key_l_rtl_11|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.700 ns ( 84.38 % ) " "Info: Total cell delay = 2.700 ns ( 84.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.500 ns ( 15.63 % ) " "Info: Total interconnect delay = 0.500 ns ( 15.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { key_inc key_inc~_wirecell remove_jitter:u3|lpm_counter:key_l_rtl_11|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.200 ns" { key_inc {} key_inc~out {} key_inc~_wirecell {} remove_jitter:u3|lpm_counter:key_l_rtl_11|alt_counter_f10ke:wysi_counter|counter_cell[3] {} } { 0.000ns 0.000ns 0.400ns 0.100ns } { 0.000ns 1.300ns 0.800ns 0.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.400 ns + " "Info: + Micro setup delay of destination is 0.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.500 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_L8 78 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_L8; Fanout = 78; CLK Node = 'clk'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "countDownTimer.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/countDownTimer.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns remove_jitter:u3\|lpm_counter:key_l_rtl_11\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] 2 REG LC7_D28 2 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC7_D28; Fanout = 2; REG Node = 'remove_jitter:u3\|lpm_counter:key_l_rtl_11\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clk remove_jitter:u3|lpm_counter:key_l_rtl_11|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk remove_jitter:u3|lpm_counter:key_l_rtl_11|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} remove_jitter:u3|lpm_counter:key_l_rtl_11|alt_counter_f10ke:wysi_counter|counter_cell[3] {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { key_inc key_inc~_wirecell remove_jitter:u3|lpm_counter:key_l_rtl_11|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.200 ns" { key_inc {} key_inc~out {} key_inc~_wirecell {} remove_jitter:u3|lpm_counter:key_l_rtl_11|alt_counter_f10ke:wysi_counter|counter_cell[3] {} } { 0.000ns 0.000ns 0.400ns 0.100ns } { 0.000ns 1.300ns 0.800ns 0.600ns } "" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk remove_jitter:u3|lpm_counter:key_l_rtl_11|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} remove_jitter:u3|lpm_counter:key_l_rtl_11|alt_counter_f10ke:wysi_counter|counter_cell[3] {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk alarm counter:u6\|minuteCountDown:inner5\|minute\[2\] 19.100 ns register " "Info: tco from clock \"clk\" to destination pin \"alarm\" through register \"counter:u6\|minuteCountDown:inner5\|minute\[2\]\" is 19.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.100 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_L8 78 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_L8; Fanout = 78; CLK Node = 'clk'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "countDownTimer.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/countDownTimer.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.300 ns) 1.800 ns counter:u6\|frequencyDivider:inner1\|clkTemp 2 REG LC1_A35 40 " "Info: 2: + IC(0.200 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = LC1_A35; Fanout = 40; REG Node = 'counter:u6\|frequencyDivider:inner1\|clkTemp'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { clk counter:u6|frequencyDivider:inner1|clkTemp } "NODE_NAME" } } { "frequencyDivider.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/frequencyDivider.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(0.000 ns) 5.100 ns counter:u6\|minuteCountDown:inner5\|minute\[2\] 3 REG LC6_A8 4 " "Info: 3: + IC(3.300 ns) + CELL(0.000 ns) = 5.100 ns; Loc. = LC6_A8; Fanout = 4; REG Node = 'counter:u6\|minuteCountDown:inner5\|minute\[2\]'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { counter:u6|frequencyDivider:inner1|clkTemp counter:u6|minuteCountDown:inner5|minute[2] } "NODE_NAME" } } { "minuteCountDown.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/minuteCountDown.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 31.37 % ) " "Info: Total cell delay = 1.600 ns ( 31.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.500 ns ( 68.63 % ) " "Info: Total interconnect delay = 3.500 ns ( 68.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { clk counter:u6|frequencyDivider:inner1|clkTemp counter:u6|minuteCountDown:inner5|minute[2] } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { clk {} clk~out {} counter:u6|frequencyDivider:inner1|clkTemp {} counter:u6|minuteCountDown:inner5|minute[2] {} } { 0.000ns 0.000ns 0.200ns 3.300ns } { 0.000ns 1.300ns 0.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "minuteCountDown.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/minuteCountDown.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.700 ns + Longest register pin " "Info: + Longest register to pin delay is 13.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:u6\|minuteCountDown:inner5\|minute\[2\] 1 REG LC6_A8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_A8; Fanout = 4; REG Node = 'counter:u6\|minuteCountDown:inner5\|minute\[2\]'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:u6|minuteCountDown:inner5|minute[2] } "NODE_NAME" } } { "minuteCountDown.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/minuteCountDown.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.000 ns) 3.000 ns counter:u6\|minuteCountDown:inner5\|Equal1~0 2 COMB LC7_E25 4 " "Info: 2: + IC(2.000 ns) + CELL(1.000 ns) = 3.000 ns; Loc. = LC7_E25; Fanout = 4; COMB Node = 'counter:u6\|minuteCountDown:inner5\|Equal1~0'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { counter:u6|minuteCountDown:inner5|minute[2] counter:u6|minuteCountDown:inner5|Equal1~0 } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.100 ns) 4.700 ns counter:u6\|testCout:inner7\|Equal1~0 3 COMB LC2_E24 3 " "Info: 3: + IC(0.600 ns) + CELL(1.100 ns) = 4.700 ns; Loc. = LC2_E24; Fanout = 3; COMB Node = 'counter:u6\|testCout:inner7\|Equal1~0'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { counter:u6|minuteCountDown:inner5|Equal1~0 counter:u6|testCout:inner7|Equal1~0 } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(1.000 ns) 6.400 ns control:u5\|Selector6~2 4 COMB LC8_E28 5 " "Info: 4: + IC(0.700 ns) + CELL(1.000 ns) = 6.400 ns; Loc. = LC8_E28; Fanout = 5; COMB Node = 'control:u5\|Selector6~2'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { counter:u6|testCout:inner7|Equal1~0 control:u5|Selector6~2 } "NODE_NAME" } } { "control.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/control.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.000 ns) 8.500 ns control:u5\|Selector6~3 5 COMB LC3_D23 1 " "Info: 5: + IC(1.100 ns) + CELL(1.000 ns) = 8.500 ns; Loc. = LC3_D23; Fanout = 1; COMB Node = 'control:u5\|Selector6~3'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { control:u5|Selector6~2 control:u5|Selector6~3 } "NODE_NAME" } } { "control.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/control.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(3.800 ns) 13.700 ns alarm 6 PIN PIN_J3 0 " "Info: 6: + IC(1.400 ns) + CELL(3.800 ns) = 13.700 ns; Loc. = PIN_J3; Fanout = 0; PIN Node = 'alarm'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { control:u5|Selector6~3 alarm } "NODE_NAME" } } { "countDownTimer.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/countDownTimer.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.900 ns ( 57.66 % ) " "Info: Total cell delay = 7.900 ns ( 57.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.800 ns ( 42.34 % ) " "Info: Total interconnect delay = 5.800 ns ( 42.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.700 ns" { counter:u6|minuteCountDown:inner5|minute[2] counter:u6|minuteCountDown:inner5|Equal1~0 counter:u6|testCout:inner7|Equal1~0 control:u5|Selector6~2 control:u5|Selector6~3 alarm } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.700 ns" { counter:u6|minuteCountDown:inner5|minute[2] {} counter:u6|minuteCountDown:inner5|Equal1~0 {} counter:u6|testCout:inner7|Equal1~0 {} control:u5|Selector6~2 {} control:u5|Selector6~3 {} alarm {} } { 0.000ns 2.000ns 0.600ns 0.700ns 1.100ns 1.400ns } { 0.000ns 1.000ns 1.100ns 1.000ns 1.000ns 3.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { clk counter:u6|frequencyDivider:inner1|clkTemp counter:u6|minuteCountDown:inner5|minute[2] } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { clk {} clk~out {} counter:u6|frequencyDivider:inner1|clkTemp {} counter:u6|minuteCountDown:inner5|minute[2] {} } { 0.000ns 0.000ns 0.200ns 3.300ns } { 0.000ns 1.300ns 0.300ns 0.000ns } "" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.700 ns" { counter:u6|minuteCountDown:inner5|minute[2] counter:u6|minuteCountDown:inner5|Equal1~0 counter:u6|testCout:inner7|Equal1~0 control:u5|Selector6~2 control:u5|Selector6~3 alarm } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.700 ns" { counter:u6|minuteCountDown:inner5|minute[2] {} counter:u6|minuteCountDown:inner5|Equal1~0 {} counter:u6|testCout:inner7|Equal1~0 {} control:u5|Selector6~2 {} control:u5|Selector6~3 {} alarm {} } { 0.000ns 2.000ns 0.600ns 0.700ns 1.100ns 1.400ns } { 0.000ns 1.000ns 1.100ns 1.000ns 1.000ns 3.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "remove_jitter:u1\|lpm_counter:key_h_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] key_reset clk 0.100 ns register " "Info: th for register \"remove_jitter:u1\|lpm_counter:key_h_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]\" (data pin = \"key_reset\", clock pin = \"clk\") is 0.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.500 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_L8 78 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_L8; Fanout = 78; CLK Node = 'clk'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "countDownTimer.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/countDownTimer.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns remove_jitter:u1\|lpm_counter:key_h_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] 2 REG LC4_D34 2 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC4_D34; Fanout = 2; REG Node = 'remove_jitter:u1\|lpm_counter:key_h_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clk remove_jitter:u1|lpm_counter:key_h_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk remove_jitter:u1|lpm_counter:key_h_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} remove_jitter:u1|lpm_counter:key_h_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3] {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.700 ns + " "Info: + Micro hold delay of destination is 0.700 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.100 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns key_reset 1 PIN PIN_M9 5 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_M9; Fanout = 5; PIN Node = 'key_reset'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_reset } "NODE_NAME" } } { "countDownTimer.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/countDownTimer.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.600 ns) 2.100 ns remove_jitter:u1\|lpm_counter:key_h_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] 2 REG LC4_D34 2 " "Info: 2: + IC(0.200 ns) + CELL(0.600 ns) = 2.100 ns; Loc. = LC4_D34; Fanout = 2; REG Node = 'remove_jitter:u1\|lpm_counter:key_h_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { key_reset remove_jitter:u1|lpm_counter:key_h_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 90.48 % ) " "Info: Total cell delay = 1.900 ns ( 90.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 9.52 % ) " "Info: Total interconnect delay = 0.200 ns ( 9.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { key_reset remove_jitter:u1|lpm_counter:key_h_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.100 ns" { key_reset {} key_reset~out {} remove_jitter:u1|lpm_counter:key_h_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3] {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk remove_jitter:u1|lpm_counter:key_h_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} remove_jitter:u1|lpm_counter:key_h_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3] {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { key_reset remove_jitter:u1|lpm_counter:key_h_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.100 ns" { key_reset {} key_reset~out {} remove_jitter:u1|lpm_counter:key_h_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3] {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.600ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 04 16:17:33 2018 " "Info: Processing ended: Thu Jan 04 16:17:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
