#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Dec  9 23:57:34 2024
# Process ID: 22687
# Current directory: /home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/vivado.log
# Journal file: /home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/vivado.jou
# Running On        :eecs-digital-15
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency     :2397.976 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :33324 MB
# Swap memory       :8589 MB
# Total Virtual     :41914 MB
# Available Virtual :40781 MB
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 4
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set sources_sv [ glob ./hdl/*.sv ]
# read_verilog -sv $sources_sv
# set sources_v [ glob -nocomplain ./hdl/*.v ]
# if {[llength $sources_v] > 0 } {
#     read_verilog $sources_v
# }
# read_xdc [ glob ./xdc/*.xdc ]
# set sources_mem [ glob -nocomplain ./data/*.mem ]
# if {[llength $sources_mem] > 0} {
#     read_mem $sources_mem
# }
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set sources_ip [ glob -nocomplain -directory ./ip -tails * ]
# puts $sources_ip
blk_mem_gen_0
# foreach ip_source $sources_ip {
#     if {[file isdirectory ./ip/$ip_source]} {
# 	read_ip ./ip/$ip_source/$ip_source.xci
#     }
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/ip/blk_mem_gen_0/blk_mem_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target all [get_ips]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
# synth_ip [get_ips]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/ip/blk_mem_gen_0/blk_mem_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
Command: synth_design -top blk_mem_gen_0 -part xc7s50csga324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22707
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2201.031 ; gain = 411.715 ; free physical = 27127 ; free virtual = 37447
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:76]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 57600 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 57600 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 57600 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 57600 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 24 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 8 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     33.457774 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_8' declared at '/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_8' [/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (0#1) [/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:76]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[15] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[14] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[13] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[12] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MUX_RST[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_LAT_RST in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MUX_REGCE[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[15] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[14] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[13] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[12] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[11] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[10] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[9] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[8] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[7] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[6] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[5] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[4] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[3] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[2] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[1] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[511] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[510] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[509] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[508] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[507] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.508 ; gain = 718.191 ; free physical = 26805 ; free virtual = 37126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.508 ; gain = 718.191 ; free physical = 26804 ; free virtual = 37125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.508 ; gain = 718.191 ; free physical = 26808 ; free virtual = 37130
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2507.508 ; gain = 0.000 ; free physical = 26815 ; free virtual = 37137
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2603.555 ; gain = 0.000 ; free physical = 26815 ; free virtual = 37136
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2603.555 ; gain = 0.000 ; free physical = 26815 ; free virtual = 37136
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2603.555 ; gain = 814.238 ; free physical = 26814 ; free virtual = 37135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2603.555 ; gain = 814.238 ; free physical = 26814 ; free virtual = 37135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2603.555 ; gain = 814.238 ; free physical = 26814 ; free virtual = 37135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2603.555 ; gain = 814.238 ; free physical = 26813 ; free virtual = 37135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2603.555 ; gain = 814.238 ; free physical = 26812 ; free virtual = 37135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2603.555 ; gain = 814.238 ; free physical = 26812 ; free virtual = 37134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2603.555 ; gain = 814.238 ; free physical = 26812 ; free virtual = 37134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2603.555 ; gain = 814.238 ; free physical = 26812 ; free virtual = 37134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2603.555 ; gain = 814.238 ; free physical = 26814 ; free virtual = 37136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2603.555 ; gain = 814.238 ; free physical = 26814 ; free virtual = 37136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2603.555 ; gain = 814.238 ; free physical = 26814 ; free virtual = 37136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2603.555 ; gain = 814.238 ; free physical = 26814 ; free virtual = 37136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2603.555 ; gain = 814.238 ; free physical = 26814 ; free virtual = 37136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2603.555 ; gain = 814.238 ; free physical = 26814 ; free virtual = 37136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT2     |     2|
|2     |LUT3     |    10|
|3     |LUT4     |     2|
|4     |LUT5     |    30|
|5     |LUT6     |    82|
|6     |MUXF7    |    36|
|7     |MUXF8    |    18|
|8     |RAMB18E1 |     8|
|12    |RAMB36E1 |    24|
|16    |FDRE     |    20|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2603.555 ; gain = 814.238 ; free physical = 26814 ; free virtual = 37136
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 135 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2603.555 ; gain = 718.191 ; free physical = 26814 ; free virtual = 37136
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2603.555 ; gain = 814.238 ; free physical = 26814 ; free virtual = 37136
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2603.555 ; gain = 0.000 ; free physical = 27085 ; free virtual = 37408
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clka. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc:54]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clkb. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc:57]
Finished Parsing XDC File [/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2603.555 ; gain = 0.000 ; free physical = 27091 ; free virtual = 37413
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c77b6d5c
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2603.555 ; gain = 1150.082 ; free physical = 27091 ; free virtual = 37413
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2330.026; main = 2047.979; forked = 445.108
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3605.035; main = 2571.543; forked = 1033.492
INFO: [Coretcl 2-1174] Renamed 66 cell refs.
ERROR: [Common 17-176] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp]
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2603.555 ; gain = 1150.082 ; free physical = 27097 ; free virtual = 37418
INFO: [Common 17-2834] synth_ip peak Physical Memory [PSS] (MB): overall = 2330.026; main = 2048.678; forked = 445.108
INFO: [Common 17-2834] synth_ip peak Virtual Memory [VSS] (MB): overall = 3605.035; main = 2571.543; forked = 1033.492
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2603.555 ; gain = 0.000 ; free physical = 26824 ; free virtual = 37145
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'TOTAL_PIXELS' is used before its declaration [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/video_sig_gen.sv:15]
WARNING: [Synth 8-6901] identifier 'TOTAL_LINES' is used before its declaration [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/video_sig_gen.sv:16]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:160]
WARNING: [Synth 8-11065] parameter 'COUNTER_MAX' becomes localparam in 'debouncer' with formal parameter declaration list [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/debouncer.sv:13]
WARNING: [Synth 8-11065] parameter 'COUNTER_SIZE' becomes localparam in 'debouncer' with formal parameter declaration list [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/debouncer.sv:14]
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'cw_hdmi_clk_wiz' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/cw_hdmi_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'cw_hdmi_clk_wiz' (0#1) [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/cw_hdmi_clk_wiz.v:69]
WARNING: [Synth 8-7071] port 'locked' of module 'cw_hdmi_clk_wiz' is unconnected for instance 'wizard_hdmi' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/top_level.sv:41]
WARNING: [Synth 8-7023] instance 'wizard_hdmi' of module 'cw_hdmi_clk_wiz' has 5 connections declared, but only 4 given [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/top_level.sv:41]
INFO: [Synth 8-6157] synthesizing module 'cw_fast_clk_wiz' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/cw_fast_clk_wiz.v:71]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
INFO: [Synth 8-6155] done synthesizing module 'cw_fast_clk_wiz' (0#1) [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/cw_fast_clk_wiz.v:71]
WARNING: [Synth 8-7071] port 'clk_mig' of module 'cw_fast_clk_wiz' is unconnected for instance 'wizard_migcam' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/top_level.sv:47]
WARNING: [Synth 8-7071] port 'locked' of module 'cw_fast_clk_wiz' is unconnected for instance 'wizard_migcam' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/top_level.sv:47]
WARNING: [Synth 8-7023] instance 'wizard_migcam' of module 'cw_fast_clk_wiz' has 7 connections declared, but only 5 given [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/top_level.sv:47]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/debouncer.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/debouncer.sv:6]
INFO: [Synth 8-6157] synthesizing module 'bombe_module' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:1]
INFO: [Synth 8-6157] synthesizing module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/enigma.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'enigma' (0#1) [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/enigma.sv:3]
WARNING: [Synth 8-689] width (40) of port connection 'rotor_select' does not match port width (9) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:75]
WARNING: [Synth 8-689] width (12) of port connection 'rotor_initial' does not match port width (15) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:80]
WARNING: [Synth 8-689] width (40) of port connection 'rotor_select' does not match port width (9) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:75]
WARNING: [Synth 8-689] width (12) of port connection 'rotor_initial' does not match port width (15) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:80]
WARNING: [Synth 8-689] width (40) of port connection 'rotor_select' does not match port width (9) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:75]
WARNING: [Synth 8-689] width (12) of port connection 'rotor_initial' does not match port width (15) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:80]
WARNING: [Synth 8-689] width (40) of port connection 'rotor_select' does not match port width (9) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:75]
WARNING: [Synth 8-689] width (12) of port connection 'rotor_initial' does not match port width (15) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:80]
WARNING: [Synth 8-689] width (40) of port connection 'rotor_select' does not match port width (9) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:75]
WARNING: [Synth 8-689] width (12) of port connection 'rotor_initial' does not match port width (15) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:80]
WARNING: [Synth 8-689] width (40) of port connection 'rotor_select' does not match port width (9) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:75]
WARNING: [Synth 8-689] width (12) of port connection 'rotor_initial' does not match port width (15) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:80]
WARNING: [Synth 8-689] width (40) of port connection 'rotor_select' does not match port width (9) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:75]
WARNING: [Synth 8-689] width (12) of port connection 'rotor_initial' does not match port width (15) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:80]
WARNING: [Synth 8-689] width (40) of port connection 'rotor_select' does not match port width (9) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:75]
WARNING: [Synth 8-689] width (12) of port connection 'rotor_initial' does not match port width (15) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:80]
WARNING: [Synth 8-689] width (40) of port connection 'rotor_select' does not match port width (9) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:75]
WARNING: [Synth 8-689] width (12) of port connection 'rotor_initial' does not match port width (15) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:80]
WARNING: [Synth 8-689] width (40) of port connection 'rotor_select' does not match port width (9) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:75]
WARNING: [Synth 8-689] width (12) of port connection 'rotor_initial' does not match port width (15) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:80]
WARNING: [Synth 8-689] width (40) of port connection 'rotor_select' does not match port width (9) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:75]
WARNING: [Synth 8-689] width (12) of port connection 'rotor_initial' does not match port width (15) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:80]
WARNING: [Synth 8-689] width (40) of port connection 'rotor_select' does not match port width (9) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:75]
WARNING: [Synth 8-689] width (12) of port connection 'rotor_initial' does not match port width (15) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:80]
WARNING: [Synth 8-689] width (40) of port connection 'rotor_select' does not match port width (9) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:75]
WARNING: [Synth 8-689] width (12) of port connection 'rotor_initial' does not match port width (15) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:80]
WARNING: [Synth 8-689] width (40) of port connection 'rotor_select' does not match port width (9) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:75]
WARNING: [Synth 8-689] width (12) of port connection 'rotor_initial' does not match port width (15) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:80]
WARNING: [Synth 8-689] width (40) of port connection 'rotor_select' does not match port width (9) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:75]
WARNING: [Synth 8-689] width (12) of port connection 'rotor_initial' does not match port width (15) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:80]
WARNING: [Synth 8-689] width (40) of port connection 'rotor_select' does not match port width (9) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:75]
WARNING: [Synth 8-689] width (12) of port connection 'rotor_initial' does not match port width (15) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:80]
WARNING: [Synth 8-689] width (40) of port connection 'rotor_select' does not match port width (9) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:75]
WARNING: [Synth 8-689] width (12) of port connection 'rotor_initial' does not match port width (15) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:80]
WARNING: [Synth 8-689] width (40) of port connection 'rotor_select' does not match port width (9) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:75]
WARNING: [Synth 8-689] width (12) of port connection 'rotor_initial' does not match port width (15) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:80]
WARNING: [Synth 8-689] width (40) of port connection 'rotor_select' does not match port width (9) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:75]
WARNING: [Synth 8-689] width (12) of port connection 'rotor_initial' does not match port width (15) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:80]
WARNING: [Synth 8-689] width (40) of port connection 'rotor_select' does not match port width (9) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:75]
WARNING: [Synth 8-689] width (12) of port connection 'rotor_initial' does not match port width (15) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:80]
WARNING: [Synth 8-689] width (40) of port connection 'rotor_select' does not match port width (9) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:75]
WARNING: [Synth 8-689] width (12) of port connection 'rotor_initial' does not match port width (15) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:80]
WARNING: [Synth 8-689] width (40) of port connection 'rotor_select' does not match port width (9) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:75]
WARNING: [Synth 8-689] width (12) of port connection 'rotor_initial' does not match port width (15) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:80]
WARNING: [Synth 8-689] width (40) of port connection 'rotor_select' does not match port width (9) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:75]
WARNING: [Synth 8-689] width (12) of port connection 'rotor_initial' does not match port width (15) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:80]
WARNING: [Synth 8-689] width (40) of port connection 'rotor_select' does not match port width (9) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:75]
WARNING: [Synth 8-689] width (12) of port connection 'rotor_initial' does not match port width (15) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:80]
WARNING: [Synth 8-689] width (40) of port connection 'rotor_select' does not match port width (9) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:75]
WARNING: [Synth 8-689] width (12) of port connection 'rotor_initial' does not match port width (15) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:80]
WARNING: [Synth 8-689] width (40) of port connection 'rotor_select' does not match port width (9) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:75]
WARNING: [Synth 8-689] width (12) of port connection 'rotor_initial' does not match port width (15) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:80]
WARNING: [Synth 8-689] width (40) of port connection 'rotor_select' does not match port width (9) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:75]
WARNING: [Synth 8-689] width (12) of port connection 'rotor_initial' does not match port width (15) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:80]
WARNING: [Synth 8-689] width (40) of port connection 'rotor_select' does not match port width (9) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:75]
WARNING: [Synth 8-689] width (12) of port connection 'rotor_initial' does not match port width (15) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:80]
WARNING: [Synth 8-689] width (40) of port connection 'rotor_select' does not match port width (9) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:75]
WARNING: [Synth 8-689] width (12) of port connection 'rotor_initial' does not match port width (15) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:80]
WARNING: [Synth 8-689] width (40) of port connection 'rotor_select' does not match port width (9) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:75]
WARNING: [Synth 8-689] width (12) of port connection 'rotor_initial' does not match port width (15) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:80]
WARNING: [Synth 8-689] width (40) of port connection 'rotor_select' does not match port width (9) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:75]
WARNING: [Synth 8-689] width (12) of port connection 'rotor_initial' does not match port width (15) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:80]
WARNING: [Synth 8-689] width (40) of port connection 'rotor_select' does not match port width (9) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:75]
WARNING: [Synth 8-689] width (12) of port connection 'rotor_initial' does not match port width (15) of module 'enigma' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:80]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 5 - type: integer 
	Parameter RAM_DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (10) of module 'xilinx_true_dual_port_read_first_2_clock_ram' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'bombe_module' (0#1) [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/bombe_module.sv:1]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_controller' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/seven_segment_controller.sv:2]
INFO: [Synth 8-6157] synthesizing module 'bto7s' [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/seven_segment_controller.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'bto7s' (0#1) [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/seven_segment_controller.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_controller' (0#1) [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/seven_segment_controller.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/top_level.sv:4]
WARNING: [Synth 8-3848] Net led in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/top_level.sv:7]
WARNING: [Synth 8-3848] Net pmodb_o in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/top_level.sv:13]
WARNING: [Synth 8-3848] Net hdmi_tx_p in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/top_level.sv:20]
WARNING: [Synth 8-3848] Net hdmi_tx_n in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/top_level.sv:21]
WARNING: [Synth 8-3848] Net hdmi_clk_p in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/top_level.sv:22]
WARNING: [Synth 8-3848] Net hdmi_clk_n in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/hdl/top_level.sv:22]
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port led[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_o[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_o[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_o[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_o[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdmi_tx_p[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdmi_tx_p[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdmi_tx_p[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdmi_tx_n[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdmi_tx_n[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdmi_tx_n[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdmi_clk_p in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdmi_clk_n in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_i[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_i[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_i[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_i[0] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2603.555 ; gain = 0.000 ; free physical = 26815 ; free virtual = 37138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2603.555 ; gain = 0.000 ; free physical = 26815 ; free virtual = 37138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2603.555 ; gain = 0.000 ; free physical = 26815 ; free virtual = 37138
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2603.555 ; gain = 0.000 ; free physical = 26812 ; free virtual = 37134
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'camera_d[1]'. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[3]'. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[5]'. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[7]'. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[0]'. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[2]'. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[4]'. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[6]'. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_xclk'. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_hsync'. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_sda'. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_pclk'. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_vsync'. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_scl'. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_clk'. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodblock'. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_sda'. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_scl'. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2880.262 ; gain = 0.000 ; free physical = 26570 ; free virtual = 36892
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2880.262 ; gain = 0.000 ; free physical = 26570 ; free virtual = 36892
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2880.262 ; gain = 276.707 ; free physical = 26536 ; free virtual = 36859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2880.262 ; gain = 276.707 ; free physical = 26536 ; free virtual = 36859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2880.262 ; gain = 276.707 ; free physical = 26536 ; free virtual = 36859
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2880.262 ; gain = 276.707 ; free physical = 26560 ; free virtual = 36894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 4897  
	   3 Input    5 Bit       Adders := 2496  
	   2 Input    5 Bit       Adders := 4960  
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 9764  
	                4 Bit    Registers := 675   
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 263   
+---RAMs : 
	               5K Bit	(1024 X 5 bit)          RAMs := 1     
+---Muxes : 
	   2 Input    9 Bit        Muxes := 8     
	   2 Input    6 Bit        Muxes := 2496  
	   6 Input    5 Bit        Muxes := 4320  
	   2 Input    5 Bit        Muxes := 7616  
	   4 Input    5 Bit        Muxes := 32    
	   6 Input    4 Bit        Muxes := 672   
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 1968  
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port led[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_o[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_o[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_o[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_o[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdmi_tx_p[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdmi_tx_p[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdmi_tx_p[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdmi_tx_n[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdmi_tx_n[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdmi_tx_n[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdmi_clk_p in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdmi_clk_n in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_i[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_i[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_i[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_i[0] in module top_level is either unconnected or has no load
INFO: [Synth 8-3971] The signal "top_level/text_bram/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:18 ; elapsed = 00:02:16 . Memory (MB): peak = 3635.012 ; gain = 1031.457 ; free physical = 25786 ; free virtual = 36140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|enigma      | reflector  | 32x5          | LUT            | 
|enigma      | reflector  | 32x5          | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_level   | text_bram/BRAM_reg | 1 K x 5(READ_FIRST)    | W |   | 1 K x 5(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:23 ; elapsed = 00:02:20 . Memory (MB): peak = 3635.012 ; gain = 1031.457 ; free physical = 25789 ; free virtual = 36143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:27 ; elapsed = 00:02:24 . Memory (MB): peak = 3651.020 ; gain = 1047.465 ; free physical = 25780 ; free virtual = 36134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_level   | text_bram/BRAM_reg | 1 K x 5(READ_FIRST)    | W |   | 1 K x 5(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:47 ; elapsed = 00:02:44 . Memory (MB): peak = 3681.098 ; gain = 1077.543 ; free physical = 25766 ; free virtual = 36119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:52 ; elapsed = 00:02:50 . Memory (MB): peak = 3681.098 ; gain = 1077.543 ; free physical = 25770 ; free virtual = 36123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:52 ; elapsed = 00:02:50 . Memory (MB): peak = 3681.098 ; gain = 1077.543 ; free physical = 25769 ; free virtual = 36123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:57 ; elapsed = 00:02:54 . Memory (MB): peak = 3681.098 ; gain = 1077.543 ; free physical = 25769 ; free virtual = 36122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:57 ; elapsed = 00:02:55 . Memory (MB): peak = 3681.098 ; gain = 1077.543 ; free physical = 25769 ; free virtual = 36122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:03 ; elapsed = 00:03:01 . Memory (MB): peak = 3681.098 ; gain = 1077.543 ; free physical = 25768 ; free virtual = 36122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:03 ; elapsed = 00:03:01 . Memory (MB): peak = 3681.098 ; gain = 1077.543 ; free physical = 25768 ; free virtual = 36122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level   | gragas_machine/genblk1[0].curr_enigma/data_valid_out_pipeline_reg[5] | 5      | 32    | NO           | NO                 | YES               | 32     | 0       | 
+------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     8|
|2     |CARRY4     |    13|
|3     |LUT1       |    80|
|4     |LUT2       |  6127|
|5     |LUT3       | 10868|
|6     |LUT4       |  6957|
|7     |LUT5       | 16642|
|8     |LUT6       | 33331|
|9     |MMCME2_ADV |     1|
|10    |MUXF7      |  3159|
|11    |MUXF8      |   964|
|12    |PLLE2_ADV  |     1|
|13    |RAMB18E1   |     1|
|14    |SRL16E     |    32|
|15    |FDRE       | 20735|
|16    |FDSE       |  8417|
|17    |IBUF       |    10|
|18    |OBUF       |    28|
|19    |OBUFT      |    28|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:03 ; elapsed = 00:03:01 . Memory (MB): peak = 3681.098 ; gain = 1077.543 ; free physical = 25768 ; free virtual = 36121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 51 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:49 ; elapsed = 00:02:51 . Memory (MB): peak = 3681.098 ; gain = 800.836 ; free physical = 25768 ; free virtual = 36121
Synthesis Optimization Complete : Time (s): cpu = 00:03:03 ; elapsed = 00:03:01 . Memory (MB): peak = 3681.105 ; gain = 1077.543 ; free physical = 25768 ; free virtual = 36121
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3681.105 ; gain = 0.000 ; free physical = 26059 ; free virtual = 36412
INFO: [Netlist 29-17] Analyzing 4139 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. wizard_hdmi/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
Parsing XDC File [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'camera_d[1]'. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[3]'. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[5]'. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[7]'. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[0]'. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[2]'. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[4]'. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[6]'. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_xclk'. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_hsync'. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_sda'. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_pclk'. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_vsync'. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_scl'. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_clk'. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodblock'. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_sda'. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_scl'. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3681.105 ; gain = 0.000 ; free physical = 26062 ; free virtual = 36416
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 74cd75b7
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 219 Warnings, 36 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:14 ; elapsed = 00:03:09 . Memory (MB): peak = 3681.105 ; gain = 1077.551 ; free physical = 26063 ; free virtual = 36416
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3441.748; main = 3146.759; forked = 443.309
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4713.035; main = 3681.102; forked = 1031.934
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3713.113 ; gain = 0.000 ; free physical = 26062 ; free virtual = 36416
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3713.113 ; gain = 0.000 ; free physical = 26062 ; free virtual = 36416
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3713.113 ; gain = 0.000 ; free physical = 26061 ; free virtual = 36415
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3713.113 ; gain = 0.000 ; free physical = 26061 ; free virtual = 36415
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3713.113 ; gain = 0.000 ; free physical = 26059 ; free virtual = 36413
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3713.113 ; gain = 0.000 ; free physical = 26059 ; free virtual = 36413
Write ShapeDB Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3713.113 ; gain = 0.000 ; free physical = 26054 ; free virtual = 36417
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/temp/073e58aea0914c8d9a0519556134bfd2/obj/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3803.801 ; gain = 90.688 ; free physical = 26921 ; free virtual = 37286
# report_utilization -file $outputDir/post_synth_util.rpt -hierarchical -hierarchical_depth 4
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3809.738 ; gain = 5.938 ; free physical = 26909 ; free virtual = 37274

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 20eaf4a74

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3809.738 ; gain = 0.000 ; free physical = 26909 ; free virtual = 37274

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 20eaf4a74

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3809.738 ; gain = 0.000 ; free physical = 26634 ; free virtual = 36999

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 20eaf4a74

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3809.738 ; gain = 0.000 ; free physical = 26634 ; free virtual = 36999
Phase 1 Initialization | Checksum: 20eaf4a74

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3809.738 ; gain = 0.000 ; free physical = 26634 ; free virtual = 36999

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 20eaf4a74

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3809.738 ; gain = 0.000 ; free physical = 26634 ; free virtual = 36998

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 20eaf4a74

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3809.738 ; gain = 0.000 ; free physical = 26634 ; free virtual = 36999
Phase 2 Timer Update And Timing Data Collection | Checksum: 20eaf4a74

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3809.738 ; gain = 0.000 ; free physical = 26634 ; free virtual = 36999

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 3 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1ff62e10a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3809.738 ; gain = 0.000 ; free physical = 26635 ; free virtual = 36999
Retarget | Checksum: 1ff62e10a
INFO: [Opt 31-389] Phase Retarget created 907 cells and removed 914 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 132 inverter(s) to 240 load pin(s).
Phase 4 Constant propagation | Checksum: 1f4c4d714

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3809.738 ; gain = 0.000 ; free physical = 26636 ; free virtual = 37000
Constant propagation | Checksum: 1f4c4d714
INFO: [Opt 31-389] Phase Constant propagation created 3869 cells and removed 4330 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1ef340394

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3809.738 ; gain = 0.000 ; free physical = 26628 ; free virtual = 36992
Sweep | Checksum: 1ef340394
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 29 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1ef340394

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3809.738 ; gain = 0.000 ; free physical = 26626 ; free virtual = 36990
BUFG optimization | Checksum: 1ef340394
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1ef340394

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3809.738 ; gain = 0.000 ; free physical = 26625 ; free virtual = 36990
Shift Register Optimization | Checksum: 1ef340394
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1ef340394

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3809.738 ; gain = 0.000 ; free physical = 26625 ; free virtual = 36990
Post Processing Netlist | Checksum: 1ef340394
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 18cda2e55

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3809.738 ; gain = 0.000 ; free physical = 26626 ; free virtual = 36990

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3809.738 ; gain = 0.000 ; free physical = 26628 ; free virtual = 36993
Phase 9.2 Verifying Netlist Connectivity | Checksum: 18cda2e55

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3809.738 ; gain = 0.000 ; free physical = 26628 ; free virtual = 36993
Phase 9 Finalization | Checksum: 18cda2e55

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3809.738 ; gain = 0.000 ; free physical = 26628 ; free virtual = 36993
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             907  |             914  |                                              1  |
|  Constant propagation         |            3869  |            4330  |                                              0  |
|  Sweep                        |               0  |              29  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 18cda2e55

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3809.738 ; gain = 0.000 ; free physical = 26628 ; free virtual = 36993

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 18cda2e55

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4042.656 ; gain = 0.000 ; free physical = 26720 ; free virtual = 37085
Ending Power Optimization Task | Checksum: 18cda2e55

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 4042.656 ; gain = 232.918 ; free physical = 26720 ; free virtual = 37085

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18cda2e55

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4042.656 ; gain = 0.000 ; free physical = 26720 ; free virtual = 37085

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4042.656 ; gain = 0.000 ; free physical = 26720 ; free virtual = 37085
Ending Netlist Obfuscation Task | Checksum: 18cda2e55

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4042.656 ; gain = 0.000 ; free physical = 26720 ; free virtual = 37085
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 4042.656 ; gain = 238.855 ; free physical = 26720 ; free virtual = 37085
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
ERROR: [DRC UTLZ-1] Resource utilization: LUT as Logic over-utilized in Top Level Design (This design requires more LUT as Logic cells than are available in the target device. This design requires 59913 of such cell types but only 32600 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [DRC UTLZ-1] Resource utilization: LUT1 and LUT2 and LUT3 and LUT4 and LUT5 and LUT6 and SRL16E over-utilized in Top Level Design (This design requires more LUT1 and LUT2 and LUT3 and LUT4 and LUT5 and LUT6 and SRL16E cells than are available in the target device. This design requires 73612 of such cell types but only 65200 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
CRITICAL WARNING: [DRC IOSTDTYPE-1] IOStandard Type: I/O port hdmi_clk_n is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC IOSTDTYPE-1] IOStandard Type: I/O port hdmi_clk_p is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC IOSTDTYPE-1] IOStandard Type: I/O port hdmi_tx_n[0] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC IOSTDTYPE-1] IOStandard Type: I/O port hdmi_tx_n[1] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC IOSTDTYPE-1] IOStandard Type: I/O port hdmi_tx_n[2] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC IOSTDTYPE-1] IOStandard Type: I/O port hdmi_tx_p[0] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC IOSTDTYPE-1] IOStandard Type: I/O port hdmi_tx_p[1] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC IOSTDTYPE-1] IOStandard Type: I/O port hdmi_tx_p[2] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
INFO: [Vivado_Tcl 4-198] DRC finished with 2 Errors, 8 Critical Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-23] Error(s) found during DRC. Placer not run.
8 Infos, 0 Warnings, 8 Critical Warnings and 3 Errors encountered.
place_design failed
ERROR: [Common 17-39] 'place_design' failed due to earlier errors.

    while executing
"place_design"
    (file "build.tcl" line 66)
INFO: [Common 17-206] Exiting Vivado at Tue Dec 10 00:01:30 2024...
