Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jul  8 15:17:55 2020
| Host         : stu32 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_control_sets_placed.rpt
| Design       : vga
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              45 |           26 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              10 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              26 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+--------------------+------------------+------------------+----------------+
|   Clock Signal   |    Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+--------------------+------------------+------------------+----------------+
|  clock_IBUF_BUFG |                    |                  |                1 |              3 |
|  vga_clk_BUFG    |                    | hcount_ov        |                4 |             10 |
|  vga_clk_BUFG    | hcount_ov          | vcount           |                3 |             10 |
|  vga_clk_BUFG    | address[0]_i_1_n_0 | vcount           |                4 |             16 |
|  vga_clk_BUFG    |                    |                  |               25 |             42 |
+------------------+--------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 10     |                     2 |
| 16+    |                     2 |
+--------+-----------------------+


