
*** Running vivado
    with args -log Lab4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab4.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Lab4.tcl -notrace
Command: synth_design -top Lab4 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14276 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 809.641 ; gain = 178.340
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab4' [C:/Users/Vking/Desktop/ECE3300L/Lab4/Lab4.srcs/sources_1/new/SevenSeg.v:3]
INFO: [Synth 8-6157] synthesizing module 'Decoder3_8' [C:/Users/Vking/Desktop/ECE3300L/Lab4/Lab4.srcs/sources_1/new/SevenSeg.v:35]
INFO: [Synth 8-6155] done synthesizing module 'Decoder3_8' (1#1) [C:/Users/Vking/Desktop/ECE3300L/Lab4/Lab4.srcs/sources_1/new/SevenSeg.v:35]
INFO: [Synth 8-6157] synthesizing module 'SevenSegController' [C:/Users/Vking/Desktop/ECE3300L/Lab4/Lab4.srcs/sources_1/new/SevenSeg.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Vking/Desktop/ECE3300L/Lab4/Lab4.srcs/sources_1/new/SevenSeg.v:22]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegController' (2#1) [C:/Users/Vking/Desktop/ECE3300L/Lab4/Lab4.srcs/sources_1/new/SevenSeg.v:12]
INFO: [Synth 8-6155] done synthesizing module 'Lab4' (3#1) [C:/Users/Vking/Desktop/ECE3300L/Lab4/Lab4.srcs/sources_1/new/SevenSeg.v:3]
WARNING: [Synth 8-3331] design SevenSegController has unconnected port X[2]
WARNING: [Synth 8-3331] design SevenSegController has unconnected port X[1]
WARNING: [Synth 8-3331] design SevenSegController has unconnected port X[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 872.863 ; gain = 241.562
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 872.863 ; gain = 241.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 872.863 ; gain = 241.562
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Vking/Desktop/ECE3300L/Lab4/100t.xdc]
Finished Parsing XDC File [C:/Users/Vking/Desktop/ECE3300L/Lab4/100t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Vking/Desktop/ECE3300L/Lab4/100t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lab4_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lab4_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 969.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 969.867 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 969.867 ; gain = 338.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 969.867 ; gain = 338.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 969.867 ; gain = 338.566
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'CA_reg' [C:/Users/Vking/Desktop/ECE3300L/Lab4/Lab4.srcs/sources_1/new/SevenSeg.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'CB_reg' [C:/Users/Vking/Desktop/ECE3300L/Lab4/Lab4.srcs/sources_1/new/SevenSeg.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'CC_reg' [C:/Users/Vking/Desktop/ECE3300L/Lab4/Lab4.srcs/sources_1/new/SevenSeg.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'CD_reg' [C:/Users/Vking/Desktop/ECE3300L/Lab4/Lab4.srcs/sources_1/new/SevenSeg.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'CE_reg' [C:/Users/Vking/Desktop/ECE3300L/Lab4/Lab4.srcs/sources_1/new/SevenSeg.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'CF_reg' [C:/Users/Vking/Desktop/ECE3300L/Lab4/Lab4.srcs/sources_1/new/SevenSeg.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'CG_reg' [C:/Users/Vking/Desktop/ECE3300L/Lab4/Lab4.srcs/sources_1/new/SevenSeg.v:23]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 969.867 ; gain = 338.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SevenSegController 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design Lab4 has port DP driven by constant 1
WARNING: [Synth 8-3917] design Lab4 has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design Lab4 has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design Lab4 has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design Lab4 has port AN[4] driven by constant 1
WARNING: [Synth 8-3917] design Lab4 has port AN[3] driven by constant 1
WARNING: [Synth 8-3917] design Lab4 has port AN[2] driven by constant 1
WARNING: [Synth 8-3917] design Lab4 has port AN[1] driven by constant 1
WARNING: [Synth 8-3917] design Lab4 has port AN[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 969.867 ; gain = 338.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 969.867 ; gain = 338.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 969.867 ; gain = 338.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (nolabel_line9/CA_reg) is unused and will be removed from module Lab4.
WARNING: [Synth 8-3332] Sequential element (nolabel_line9/CB_reg) is unused and will be removed from module Lab4.
WARNING: [Synth 8-3332] Sequential element (nolabel_line9/CC_reg) is unused and will be removed from module Lab4.
WARNING: [Synth 8-3332] Sequential element (nolabel_line9/CD_reg) is unused and will be removed from module Lab4.
WARNING: [Synth 8-3332] Sequential element (nolabel_line9/CE_reg) is unused and will be removed from module Lab4.
WARNING: [Synth 8-3332] Sequential element (nolabel_line9/CF_reg) is unused and will be removed from module Lab4.
WARNING: [Synth 8-3332] Sequential element (nolabel_line9/CG_reg) is unused and will be removed from module Lab4.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 974.363 ; gain = 343.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 990.180 ; gain = 358.879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 990.180 ; gain = 358.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 990.180 ; gain = 358.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 990.180 ; gain = 358.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 990.180 ; gain = 358.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 990.180 ; gain = 358.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     7|
|2     |IBUF |     3|
|3     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+----------------+-------------------+------+
|      |Instance        |Module             |Cells |
+------+----------------+-------------------+------+
|1     |top             |                   |    26|
|2     |  nolabel_line9 |SevenSegController |     4|
+------+----------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 990.180 ; gain = 358.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 990.180 ; gain = 261.875
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 990.180 ; gain = 358.879
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1007.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1007.094 ; gain = 653.992
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1007.094 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Vking/Desktop/ECE3300L/Lab4/Lab4.runs/synth_1/Lab4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab4_utilization_synth.rpt -pb Lab4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 18 17:27:05 2022...
