Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Nov 22 22:43:13 2017
| Host         : DESKTOP-GLIA512 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.045        0.000                      0                 2218        0.027        0.000                      0                 2218        0.000        0.000                       0                  1024  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk_fpga_0                     {0.000 10.000}       20.000          50.000          
clock_rtl                      {0.000 10.000}       20.000          50.000          
  clk_out1_system_clk_wiz_0_0  {0.000 101.643}      203.285         4.919           
  clkfbout_system_clk_wiz_0_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                          13.045        0.000                      0                 2184        0.027        0.000                      0                 2184        9.020        0.000                       0                  1018  
clock_rtl                                                                                                                                                                        7.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                   10.075        0.000                       0                     2  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                    0.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              16.443        0.000                      0                   34        0.780        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.045ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 1.706ns (27.059%)  route 4.599ns (72.941%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.696     6.103    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.227 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           1.023     7.250    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y49         LUT4 (Prop_lut4_I3_O)        0.124     7.374 r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3[15]_i_3/O
                         net (fo=4, routed)           1.115     8.489    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X14Y47         LUT4 (Prop_lut4_I0_O)        0.124     8.613 r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3[15]_i_2/O
                         net (fo=8, routed)           0.765     9.377    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X13Y44         FDRE                                         r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.507    22.700    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y44         FDRE                                         r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[10]/C
                         clock pessimism              0.230    22.930    
                         clock uncertainty           -0.302    22.628    
    SLICE_X13Y44         FDRE (Setup_fdre_C_CE)      -0.205    22.423    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[10]
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                 13.045    

Slack (MET) :             13.157ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.186ns  (logic 1.706ns (27.577%)  route 4.480ns (72.423%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.696     6.103    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.227 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           1.023     7.250    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y49         LUT4 (Prop_lut4_I3_O)        0.124     7.374 r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3[15]_i_3/O
                         net (fo=4, routed)           1.115     8.489    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X14Y47         LUT4 (Prop_lut4_I0_O)        0.124     8.613 r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3[15]_i_2/O
                         net (fo=8, routed)           0.646     9.259    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X17Y43         FDRE                                         r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.500    22.693    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y43         FDRE                                         r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[11]/C
                         clock pessimism              0.230    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X17Y43         FDRE (Setup_fdre_C_CE)      -0.205    22.416    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[11]
  -------------------------------------------------------------------
                         required time                         22.416    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                 13.157    

Slack (MET) :             13.157ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.186ns  (logic 1.706ns (27.577%)  route 4.480ns (72.423%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.696     6.103    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.227 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           1.023     7.250    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y49         LUT4 (Prop_lut4_I3_O)        0.124     7.374 r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3[15]_i_3/O
                         net (fo=4, routed)           1.115     8.489    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X14Y47         LUT4 (Prop_lut4_I0_O)        0.124     8.613 r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3[15]_i_2/O
                         net (fo=8, routed)           0.646     9.259    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X17Y43         FDRE                                         r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.500    22.693    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y43         FDRE                                         r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[12]/C
                         clock pessimism              0.230    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X17Y43         FDRE (Setup_fdre_C_CE)      -0.205    22.416    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[12]
  -------------------------------------------------------------------
                         required time                         22.416    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                 13.157    

Slack (MET) :             13.157ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.186ns  (logic 1.706ns (27.577%)  route 4.480ns (72.423%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.696     6.103    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.227 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           1.023     7.250    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y49         LUT4 (Prop_lut4_I3_O)        0.124     7.374 r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3[15]_i_3/O
                         net (fo=4, routed)           1.115     8.489    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X14Y47         LUT4 (Prop_lut4_I0_O)        0.124     8.613 r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3[15]_i_2/O
                         net (fo=8, routed)           0.646     9.259    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X17Y43         FDRE                                         r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.500    22.693    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y43         FDRE                                         r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[13]/C
                         clock pessimism              0.230    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X17Y43         FDRE (Setup_fdre_C_CE)      -0.205    22.416    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[13]
  -------------------------------------------------------------------
                         required time                         22.416    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                 13.157    

Slack (MET) :             13.157ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.186ns  (logic 1.706ns (27.577%)  route 4.480ns (72.423%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.696     6.103    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.227 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           1.023     7.250    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y49         LUT4 (Prop_lut4_I3_O)        0.124     7.374 r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3[15]_i_3/O
                         net (fo=4, routed)           1.115     8.489    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X14Y47         LUT4 (Prop_lut4_I0_O)        0.124     8.613 r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3[15]_i_2/O
                         net (fo=8, routed)           0.646     9.259    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X17Y43         FDRE                                         r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.500    22.693    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y43         FDRE                                         r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[14]/C
                         clock pessimism              0.230    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X17Y43         FDRE (Setup_fdre_C_CE)      -0.205    22.416    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[14]
  -------------------------------------------------------------------
                         required time                         22.416    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                 13.157    

Slack (MET) :             13.157ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.186ns  (logic 1.706ns (27.577%)  route 4.480ns (72.423%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.696     6.103    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.227 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           1.023     7.250    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y49         LUT4 (Prop_lut4_I3_O)        0.124     7.374 r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3[15]_i_3/O
                         net (fo=4, routed)           1.115     8.489    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X14Y47         LUT4 (Prop_lut4_I0_O)        0.124     8.613 r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3[15]_i_2/O
                         net (fo=8, routed)           0.646     9.259    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X17Y43         FDRE                                         r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.500    22.693    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y43         FDRE                                         r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[8]/C
                         clock pessimism              0.230    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X17Y43         FDRE (Setup_fdre_C_CE)      -0.205    22.416    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[8]
  -------------------------------------------------------------------
                         required time                         22.416    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                 13.157    

Slack (MET) :             13.157ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.186ns  (logic 1.706ns (27.577%)  route 4.480ns (72.423%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.696     6.103    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.227 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           1.023     7.250    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y49         LUT4 (Prop_lut4_I3_O)        0.124     7.374 r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3[15]_i_3/O
                         net (fo=4, routed)           1.115     8.489    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X14Y47         LUT4 (Prop_lut4_I0_O)        0.124     8.613 r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3[15]_i_2/O
                         net (fo=8, routed)           0.646     9.259    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X17Y43         FDRE                                         r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.500    22.693    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y43         FDRE                                         r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[9]/C
                         clock pessimism              0.230    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X17Y43         FDRE (Setup_fdre_C_CE)      -0.205    22.416    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[9]
  -------------------------------------------------------------------
                         required time                         22.416    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                 13.157    

Slack (MET) :             13.232ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.113ns  (logic 1.706ns (27.907%)  route 4.407ns (72.093%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.696     6.103    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.227 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           1.023     7.250    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y49         LUT4 (Prop_lut4_I3_O)        0.124     7.374 r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3[15]_i_3/O
                         net (fo=4, routed)           1.108     8.482    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X14Y47         LUT4 (Prop_lut4_I0_O)        0.124     8.606 r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.580     9.186    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/p_1_in[23]
    SLICE_X14Y47         FDRE                                         r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.502    22.694    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y47         FDRE                                         r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[22]/C
                         clock pessimism              0.230    22.925    
                         clock uncertainty           -0.302    22.623    
    SLICE_X14Y47         FDRE (Setup_fdre_C_CE)      -0.205    22.418    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[22]
  -------------------------------------------------------------------
                         required time                         22.418    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                 13.232    

Slack (MET) :             13.232ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.113ns  (logic 1.706ns (27.907%)  route 4.407ns (72.093%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.696     6.103    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.227 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           1.023     7.250    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y49         LUT4 (Prop_lut4_I3_O)        0.124     7.374 r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3[15]_i_3/O
                         net (fo=4, routed)           1.108     8.482    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X14Y47         LUT4 (Prop_lut4_I0_O)        0.124     8.606 r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.580     9.186    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/p_1_in[23]
    SLICE_X14Y47         FDRE                                         r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.502    22.694    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y47         FDRE                                         r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[23]/C
                         clock pessimism              0.230    22.925    
                         clock uncertainty           -0.302    22.623    
    SLICE_X14Y47         FDRE (Setup_fdre_C_CE)      -0.205    22.418    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[23]
  -------------------------------------------------------------------
                         required time                         22.418    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                 13.232    

Slack (MET) :             13.300ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 1.706ns (28.230%)  route 4.337ns (71.770%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.696     6.103    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.227 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           1.023     7.250    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y49         LUT4 (Prop_lut4_I3_O)        0.124     7.374 r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3[15]_i_3/O
                         net (fo=4, routed)           1.115     8.489    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X14Y47         LUT4 (Prop_lut4_I0_O)        0.124     8.613 r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3[15]_i_2/O
                         net (fo=8, routed)           0.503     9.116    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X17Y45         FDRE                                         r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.500    22.693    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y45         FDRE                                         r  system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
                         clock pessimism              0.230    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X17Y45         FDRE (Setup_fdre_C_CE)      -0.205    22.416    system_i/DDS_0/inst/DDS_v1_0_S00_AXI_inst/slv_reg3_reg[15]
  -------------------------------------------------------------------
                         required time                         22.416    
                         arrival time                          -9.116    
  -------------------------------------------------------------------
                         slack                                 13.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.245%)  route 0.200ns (51.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.564     0.905    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X17Y49         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[24]/Q
                         net (fo=1, routed)           0.200     1.245    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[24]
    SLICE_X17Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.290 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_1/O
                         net (fo=1, routed)           0.000     1.290    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]
    SLICE_X17Y50         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.831     1.201    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X17Y50         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X17Y50         FDRE (Hold_fdre_C_D)         0.091     1.263    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.658%)  route 0.215ns (60.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.215     1.280    system_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.893     1.263    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.119%)  route 0.266ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.565     0.906    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X12Y50         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.266     1.336    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X8Y44          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.834     1.204    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y44          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.284    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.529%)  route 0.231ns (52.471%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.567     0.908    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y49         FDRE                                         r  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/slv_reg1_reg[24]/Q
                         net (fo=1, routed)           0.231     1.302    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/slv_reg1[24]
    SLICE_X10Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.347 r  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     1.347    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X10Y50         FDRE                                         r  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.834     1.204    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y50         FDRE                                         r  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.120     1.295    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.585     0.926    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y43          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.110     1.177    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X4Y42          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.852     1.222    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y42          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.225ns (49.657%)  route 0.228ns (50.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[52]/Q
                         net (fo=1, routed)           0.228     1.281    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[52]
    SLICE_X0Y50          LUT3 (Prop_lut3_I2_O)        0.097     1.378 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[52]_i_1/O
                         net (fo=1, routed)           0.000     1.378    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[52]
    SLICE_X0Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.851     1.221    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.131     1.323    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.800%)  route 0.194ns (60.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.194     1.246    system_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.893     1.263    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.565     0.906    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y41         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.056     1.102    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X12Y41         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.833     1.203    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y41         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X12Y41         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.036    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.772%)  route 0.294ns (64.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.565     0.906    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X12Y50         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/Q
                         net (fo=1, routed)           0.294     1.364    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X8Y47          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.835     1.205    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y47          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y47          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.291    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.040%)  route 0.134ns (44.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.565     0.906    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y41         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.134     1.203    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X8Y41          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.833     1.203    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y41          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X8Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y16   system_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_cos_RAM_op_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X22Y36   system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/adc_reset_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X18Y39   system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/cnt_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X18Y39   system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/cnt_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X18Y39   system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/cnt_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X18Y39   system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/cnt_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X18Y39   system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X16Y44   system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X15Y43   system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y40    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y40    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X12Y41   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X12Y41   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y43    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X12Y41   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X12Y41   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y43    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y47   system_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y40    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y40    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X12Y41   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X12Y41   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y43    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y43    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X12Y41   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clock_rtl
  To Clock:  clock_rtl

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_rtl
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_rtl }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 101.643 }
Period(ns):         203.285
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         203.285     201.130    BUFGCTRL_X0Y1    system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         203.285     202.036    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       203.285     10.075     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2    system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.780ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.443ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/adc_reset_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.642ns (23.936%)  route 2.040ns (76.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.672     2.980    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y41         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=9, routed)           0.867     4.365    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/ADC_reset
    SLICE_X14Y40         LUT1 (Prop_lut1_I0_O)        0.124     4.489 f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/adc_reset_i_1/O
                         net (fo=34, routed)          1.173     5.662    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i_n_1
    SLICE_X22Y36         FDCE                                         f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/adc_reset_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.490    22.683    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/ADC_Clk_2Mhz
    SLICE_X22Y36         FDCE                                         r  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/adc_reset_reg/C
                         clock pessimism              0.130    22.812    
                         clock uncertainty           -0.302    22.510    
    SLICE_X22Y36         FDCE (Recov_fdce_C_CLR)     -0.405    22.105    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/adc_reset_reg
  -------------------------------------------------------------------
                         required time                         22.105    
                         arrival time                          -5.662    
  -------------------------------------------------------------------
                         slack                                 16.443    

Slack (MET) :             16.447ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/prev_done_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.787ns  (logic 0.642ns (23.033%)  route 2.145ns (76.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.672     2.980    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y41         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=9, routed)           0.867     4.365    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/ADC_reset
    SLICE_X14Y40         LUT1 (Prop_lut1_I0_O)        0.124     4.489 f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/adc_reset_i_1/O
                         net (fo=34, routed)          1.278     5.767    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i_n_1
    SLICE_X17Y40         FDCE                                         f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/prev_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.498    22.691    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/ADC_Clk_2Mhz
    SLICE_X17Y40         FDCE                                         r  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/prev_done_reg/C
                         clock pessimism              0.230    22.921    
                         clock uncertainty           -0.302    22.619    
    SLICE_X17Y40         FDCE (Recov_fdce_C_CLR)     -0.405    22.214    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/prev_done_reg
  -------------------------------------------------------------------
                         required time                         22.214    
                         arrival time                          -5.767    
  -------------------------------------------------------------------
                         slack                                 16.447    

Slack (MET) :             16.447ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.787ns  (logic 0.642ns (23.033%)  route 2.145ns (76.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.672     2.980    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y41         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=9, routed)           0.867     4.365    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/ADC_reset
    SLICE_X14Y40         LUT1 (Prop_lut1_I0_O)        0.124     4.489 f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/adc_reset_i_1/O
                         net (fo=34, routed)          1.278     5.767    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/received_reg[0]_0
    SLICE_X17Y40         FDCE                                         f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.498    22.691    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/ADC_Clk_2Mhz
    SLICE_X17Y40         FDCE                                         r  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/state_reg[1]/C
                         clock pessimism              0.230    22.921    
                         clock uncertainty           -0.302    22.619    
    SLICE_X17Y40         FDCE (Recov_fdce_C_CLR)     -0.405    22.214    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/state_reg[1]
  -------------------------------------------------------------------
                         required time                         22.214    
                         arrival time                          -5.767    
  -------------------------------------------------------------------
                         slack                                 16.447    

Slack (MET) :             16.447ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.787ns  (logic 0.642ns (23.033%)  route 2.145ns (76.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.672     2.980    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y41         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=9, routed)           0.867     4.365    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/ADC_reset
    SLICE_X14Y40         LUT1 (Prop_lut1_I0_O)        0.124     4.489 f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/adc_reset_i_1/O
                         net (fo=34, routed)          1.278     5.767    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/received_reg[0]_0
    SLICE_X17Y40         FDCE                                         f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.498    22.691    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/ADC_Clk_2Mhz
    SLICE_X17Y40         FDCE                                         r  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/state_reg[2]/C
                         clock pessimism              0.230    22.921    
                         clock uncertainty           -0.302    22.619    
    SLICE_X17Y40         FDCE (Recov_fdce_C_CLR)     -0.405    22.214    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/state_reg[2]
  -------------------------------------------------------------------
                         required time                         22.214    
                         arrival time                          -5.767    
  -------------------------------------------------------------------
                         slack                                 16.447    

Slack (MET) :             16.447ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/transmit_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.787ns  (logic 0.642ns (23.033%)  route 2.145ns (76.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.672     2.980    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y41         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=9, routed)           0.867     4.365    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/ADC_reset
    SLICE_X14Y40         LUT1 (Prop_lut1_I0_O)        0.124     4.489 f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/adc_reset_i_1/O
                         net (fo=34, routed)          1.278     5.767    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i_n_1
    SLICE_X17Y40         FDCE                                         f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/transmit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.498    22.691    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/ADC_Clk_2Mhz
    SLICE_X17Y40         FDCE                                         r  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/transmit_reg/C
                         clock pessimism              0.230    22.921    
                         clock uncertainty           -0.302    22.619    
    SLICE_X17Y40         FDCE (Recov_fdce_C_CLR)     -0.405    22.214    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/transmit_reg
  -------------------------------------------------------------------
                         required time                         22.214    
                         arrival time                          -5.767    
  -------------------------------------------------------------------
                         slack                                 16.447    

Slack (MET) :             16.493ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.787ns  (logic 0.642ns (23.033%)  route 2.145ns (76.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.672     2.980    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y41         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=9, routed)           0.867     4.365    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/ADC_reset
    SLICE_X14Y40         LUT1 (Prop_lut1_I0_O)        0.124     4.489 f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/adc_reset_i_1/O
                         net (fo=34, routed)          1.278     5.767    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/received_reg[0]_0
    SLICE_X17Y40         FDPE                                         f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.498    22.691    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/ADC_Clk_2Mhz
    SLICE_X17Y40         FDPE                                         r  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/state_reg[0]/C
                         clock pessimism              0.230    22.921    
                         clock uncertainty           -0.302    22.619    
    SLICE_X17Y40         FDPE (Recov_fdpe_C_PRE)     -0.359    22.260    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/state_reg[0]
  -------------------------------------------------------------------
                         required time                         22.260    
                         arrival time                          -5.767    
  -------------------------------------------------------------------
                         slack                                 16.493    

Slack (MET) :             16.744ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 0.642ns (25.785%)  route 1.848ns (74.215%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.672     2.980    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y41         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=9, routed)           0.867     4.365    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/ADC_reset
    SLICE_X14Y40         LUT1 (Prop_lut1_I0_O)        0.124     4.489 f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/adc_reset_i_1/O
                         net (fo=34, routed)          0.980     5.470    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i_n_1
    SLICE_X19Y40         FDCE                                         f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.498    22.691    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/ADC_Clk_2Mhz
    SLICE_X19Y40         FDCE                                         r  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/state_reg[3]/C
                         clock pessimism              0.230    22.921    
                         clock uncertainty           -0.302    22.619    
    SLICE_X19Y40         FDCE (Recov_fdce_C_CLR)     -0.405    22.214    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/state_reg[3]
  -------------------------------------------------------------------
                         required time                         22.214    
                         arrival time                          -5.470    
  -------------------------------------------------------------------
                         slack                                 16.744    

Slack (MET) :             16.888ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 0.642ns (27.367%)  route 1.704ns (72.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.672     2.980    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y41         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=9, routed)           0.867     4.365    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/ADC_reset
    SLICE_X14Y40         LUT1 (Prop_lut1_I0_O)        0.124     4.489 f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/adc_reset_i_1/O
                         net (fo=34, routed)          0.837     5.326    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i_n_1
    SLICE_X18Y39         FDCE                                         f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.498    22.691    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/ADC_Clk_2Mhz
    SLICE_X18Y39         FDCE                                         r  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/cnt_reg[0]/C
                         clock pessimism              0.230    22.921    
                         clock uncertainty           -0.302    22.619    
    SLICE_X18Y39         FDCE (Recov_fdce_C_CLR)     -0.405    22.214    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         22.214    
                         arrival time                          -5.326    
  -------------------------------------------------------------------
                         slack                                 16.888    

Slack (MET) :             16.892ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/to_send_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.642ns (27.418%)  route 1.700ns (72.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.672     2.980    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y41         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=9, routed)           0.867     4.365    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/ADC_reset
    SLICE_X14Y40         LUT1 (Prop_lut1_I0_O)        0.124     4.489 f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/adc_reset_i_1/O
                         net (fo=34, routed)          0.832     5.322    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i_n_1
    SLICE_X19Y39         FDCE                                         f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/to_send_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.498    22.691    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/ADC_Clk_2Mhz
    SLICE_X19Y39         FDCE                                         r  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/to_send_reg[2]/C
                         clock pessimism              0.230    22.921    
                         clock uncertainty           -0.302    22.619    
    SLICE_X19Y39         FDCE (Recov_fdce_C_CLR)     -0.405    22.214    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/to_send_reg[2]
  -------------------------------------------------------------------
                         required time                         22.214    
                         arrival time                          -5.322    
  -------------------------------------------------------------------
                         slack                                 16.892    

Slack (MET) :             16.892ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/to_send_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.642ns (27.418%)  route 1.700ns (72.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.672     2.980    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y41         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=9, routed)           0.867     4.365    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/ADC_reset
    SLICE_X14Y40         LUT1 (Prop_lut1_I0_O)        0.124     4.489 f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/adc_reset_i_1/O
                         net (fo=34, routed)          0.832     5.322    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i_n_1
    SLICE_X19Y39         FDCE                                         f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/to_send_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        1.498    22.691    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/ADC_Clk_2Mhz
    SLICE_X19Y39         FDCE                                         r  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/to_send_reg[3]/C
                         clock pessimism              0.230    22.921    
                         clock uncertainty           -0.302    22.619    
    SLICE_X19Y39         FDCE (Recov_fdce_C_CLR)     -0.405    22.214    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/to_send_reg[3]
  -------------------------------------------------------------------
                         required time                         22.214    
                         arrival time                          -5.322    
  -------------------------------------------------------------------
                         slack                                 16.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.209ns (27.873%)  route 0.541ns (72.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.559     0.900    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y41         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=9, routed)           0.335     1.399    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/ADC_reset
    SLICE_X14Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.444 f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/adc_reset_i_1/O
                         net (fo=34, routed)          0.205     1.649    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i_n_1
    SLICE_X16Y39         FDCE                                         f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.829     1.199    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/ADC_Clk_2Mhz
    SLICE_X16Y39         FDCE                                         r  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/state_reg[1]/C
                         clock pessimism             -0.262     0.937    
    SLICE_X16Y39         FDCE (Remov_fdce_C_CLR)     -0.067     0.870    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/state_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.209ns (27.873%)  route 0.541ns (72.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.559     0.900    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y41         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=9, routed)           0.335     1.399    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/ADC_reset
    SLICE_X14Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.444 f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/adc_reset_i_1/O
                         net (fo=34, routed)          0.205     1.649    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i_n_1
    SLICE_X16Y39         FDCE                                         f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.829     1.199    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/ADC_Clk_2Mhz
    SLICE_X16Y39         FDCE                                         r  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/state_reg[5]/C
                         clock pessimism             -0.262     0.937    
    SLICE_X16Y39         FDCE (Remov_fdce_C_CLR)     -0.067     0.870    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/state_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/cnt_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.209ns (28.316%)  route 0.529ns (71.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.559     0.900    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y41         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=9, routed)           0.335     1.399    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/ADC_reset
    SLICE_X14Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.444 f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/adc_reset_i_1/O
                         net (fo=34, routed)          0.194     1.638    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/received_reg[0]_0
    SLICE_X15Y40         FDPE                                         f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/cnt_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.830     1.200    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/ADC_Clk_2Mhz
    SLICE_X15Y40         FDPE                                         r  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/cnt_reg[0]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X15Y40         FDPE (Remov_fdpe_C_PRE)     -0.095     0.843    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/cnt_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.209ns (28.316%)  route 0.529ns (71.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.559     0.900    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y41         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=9, routed)           0.335     1.399    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/ADC_reset
    SLICE_X14Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.444 f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/adc_reset_i_1/O
                         net (fo=34, routed)          0.194     1.638    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/received_reg[0]_0
    SLICE_X15Y40         FDPE                                         f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/cnt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.830     1.200    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/ADC_Clk_2Mhz
    SLICE_X15Y40         FDPE                                         r  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/cnt_reg[1]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X15Y40         FDPE (Remov_fdpe_C_PRE)     -0.095     0.843    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/cnt_reg[2]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.209ns (28.316%)  route 0.529ns (71.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.559     0.900    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y41         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=9, routed)           0.335     1.399    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/ADC_reset
    SLICE_X14Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.444 f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/adc_reset_i_1/O
                         net (fo=34, routed)          0.194     1.638    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/received_reg[0]_0
    SLICE_X15Y40         FDPE                                         f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/cnt_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.830     1.200    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/ADC_Clk_2Mhz
    SLICE_X15Y40         FDPE                                         r  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/cnt_reg[2]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X15Y40         FDPE (Remov_fdpe_C_PRE)     -0.095     0.843    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/cnt_reg[3]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.209ns (28.316%)  route 0.529ns (71.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.559     0.900    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y41         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=9, routed)           0.335     1.399    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/ADC_reset
    SLICE_X14Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.444 f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/adc_reset_i_1/O
                         net (fo=34, routed)          0.194     1.638    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/received_reg[0]_0
    SLICE_X15Y40         FDPE                                         f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/cnt_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.830     1.200    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/ADC_Clk_2Mhz
    SLICE_X15Y40         FDPE                                         r  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/cnt_reg[3]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X15Y40         FDPE (Remov_fdpe_C_PRE)     -0.095     0.843    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.209ns (27.873%)  route 0.541ns (72.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.559     0.900    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y41         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=9, routed)           0.335     1.399    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/ADC_reset
    SLICE_X14Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.444 f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/adc_reset_i_1/O
                         net (fo=34, routed)          0.205     1.649    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i_n_1
    SLICE_X17Y39         FDCE                                         f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.829     1.199    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/ADC_Clk_2Mhz
    SLICE_X17Y39         FDCE                                         r  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/state_reg[2]/C
                         clock pessimism             -0.262     0.937    
    SLICE_X17Y39         FDCE (Remov_fdce_C_CLR)     -0.092     0.845    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/state_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.209ns (27.873%)  route 0.541ns (72.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.559     0.900    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y41         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=9, routed)           0.335     1.399    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/ADC_reset
    SLICE_X14Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.444 f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/adc_reset_i_1/O
                         net (fo=34, routed)          0.205     1.649    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i_n_1
    SLICE_X17Y39         FDCE                                         f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.829     1.199    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/ADC_Clk_2Mhz
    SLICE_X17Y39         FDCE                                         r  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/state_reg[4]/C
                         clock pessimism             -0.262     0.937    
    SLICE_X17Y39         FDCE (Remov_fdce_C_CLR)     -0.092     0.845    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/state_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/state_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.209ns (27.873%)  route 0.541ns (72.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.559     0.900    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y41         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=9, routed)           0.335     1.399    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/ADC_reset
    SLICE_X14Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.444 f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/adc_reset_i_1/O
                         net (fo=34, routed)          0.205     1.649    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i_n_1
    SLICE_X17Y39         FDPE                                         f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.829     1.199    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/ADC_Clk_2Mhz
    SLICE_X17Y39         FDPE                                         r  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/state_reg[0]/C
                         clock pessimism             -0.262     0.937    
    SLICE_X17Y39         FDPE (Remov_fdpe_C_PRE)     -0.095     0.842    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/received_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.209ns (26.255%)  route 0.587ns (73.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.559     0.900    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y41         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=9, routed)           0.335     1.399    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/ADC_reset
    SLICE_X14Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.444 f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/adc_reset_i_1/O
                         net (fo=34, routed)          0.252     1.696    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/received_reg[0]_0
    SLICE_X16Y41         FDCE                                         f  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/received_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1018, routed)        0.830     1.200    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/ADC_Clk_2Mhz
    SLICE_X16Y41         FDCE                                         r  system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/received_reg[0]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X16Y41         FDCE (Remov_fdce_C_CLR)     -0.067     0.871    system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/received_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.825    





