// Seed: 3768192127
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output wor id_2,
    input tri0 id_3,
    input tri0 id_4,
    output wire id_5,
    output supply1 id_6,
    output supply1 id_7,
    input tri0 id_8,
    output wor id_9,
    input supply1 id_10,
    input tri1 id_11
);
  wire id_13, id_14;
  xor (id_6, id_11, id_3, id_1, id_15, id_0, id_13, id_8, id_10);
  wire id_15;
  module_0(
      id_14, id_15, id_15, id_14
  );
  wire id_16, id_17;
endmodule
