{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.597784",
   "Default View_TopLeft":"-172,-109",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port port-id_PL_CLK_100MHz -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port port-id_AD9361_TX_FRAME -pg 1 -lvl 5 -x 1460 -y 370 -defaultsOSRD
preplace port port-id_AD9361_FBCLK -pg 1 -lvl 5 -x 1460 -y 340 -defaultsOSRD
preplace port port-id_AD9361_DATACLK -pg 1 -lvl 0 -x 0 -y 350 -defaultsOSRD
preplace port port-id_AD9361_RX_FRAME -pg 1 -lvl 0 -x 0 -y 320 -defaultsOSRD
preplace portBus AD9361_P1_D -pg 1 -lvl 5 -x 1460 -y 400 -defaultsOSRD
preplace portBus AD9361_P0_D -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace inst RF_Data_Converter -pg 1 -lvl 3 -x 900 -y 320 -defaultsOSRD
preplace inst Rx -pg 1 -lvl 4 -x 1280 -y 150 -defaultsOSRD
preplace inst Clock_Gen -pg 1 -lvl 1 -x 160 -y 180 -defaultsOSRD
preplace inst Tx -pg 1 -lvl 2 -x 470 -y 570 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 3 -x 900 -y 110 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 3 -x 900 -y 590 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 1 -x 160 -y 610 -defaultsOSRD
preplace netloc AD9361_1RT_FDD_0_AD9361_FBCLK 1 3 2 NJ 350 1440
preplace netloc AD9361_1RT_FDD_0_AD9361_P1_D 1 3 2 NJ 330 1430
preplace netloc AD9361_1RT_FDD_0_AD9361_RX_CLK 1 2 2 700 190 1100
preplace netloc AD9361_1RT_FDD_0_AD9361_RX_DAT_I 1 2 2 690 50 1120
preplace netloc AD9361_1RT_FDD_0_AD9361_RX_DAT_Q 1 2 2 680 40 1150
preplace netloc AD9361_1RT_FDD_0_AD9361_TX_FRAME 1 3 2 NJ 370 N
preplace netloc AD9361_DATACLK_1 1 0 3 20J 300 N 300 N
preplace netloc AD9361_P0_D_1 1 0 3 NJ 280 N 280 N
preplace netloc AD9361_RX_FRAME_1 1 0 3 NJ 320 N 320 N
preplace netloc Clock_Gen_clk1M024 1 1 1 310 210n
preplace netloc Clock_Gen_interconnect_aresetn 1 1 1 300 230n
preplace netloc DELAY_CNT_1 1 1 1 N 610
preplace netloc Div_clk32M768_0_clk16M384 1 1 3 320 180 620 180 1140
preplace netloc PL_CLK_100MHz_1 1 0 1 N 180
preplace netloc PSK_Mod_0_out_I 1 2 1 600J 340n
preplace netloc PSK_Mod_0_out_Q 1 2 1 610J 360n
preplace netloc Rx_BPSK 1 2 3 700 760 NJ 760 1420
preplace netloc Rx_I_data 1 2 3 660 30 NJ 30 1400
preplace netloc Rx_NCO_cos 1 2 3 670 200 1110J 250 1400
preplace netloc Rx_QPSK 1 2 3 650 10 NJ 10 1410
preplace netloc Rx_Q_data 1 2 3 640 20 NJ 20 1440
preplace netloc Tx_out_bits 1 2 1 630 560n
preplace netloc Tx_out_vld 1 2 1 620 540n
preplace netloc clk_wiz_128M_clk_200M 1 1 2 N 130 600
preplace netloc proc_sys_reset_16M384_mb_reset 1 1 3 330 170 N 170 N
preplace netloc xlconstant_0_dout 1 3 1 1130 110n
levelinfo -pg 1 0 160 470 900 1280 1460
pagesize -pg 1 -db -bbox -sgen -180 0 1640 770
"
}
0
