// Seed: 61799475
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1;
  wire id_2;
  module_0(
      id_2, id_2, id_2, id_2, id_2, id_2, id_2
  );
endmodule
module module_2;
  timeprecision 1ps;
  wire id_1;
  id_2(
      1
  );
  wire id_3;
endmodule
module module_3;
  final begin
    assign id_1 = 1;
    id_1 <= id_1;
    id_1 = 1;
    assign id_1[1] = id_1;
    $display(id_1, id_1);
    id_1 <= id_1;
  end
  module_2();
  integer id_2;
  wire id_3;
endmodule
