rm -f results.xml
"/Applications/Xcode.app/Contents/Developer/usr/bin/make" -f Makefile results.xml
rm -f results.xml
MODULE=instruction_test TESTCASE= TOPLEVEL=NORZ TOPLEVEL_LANG=verilog \
         /opt/homebrew/bin/vvp -M /Users/Pepper/verilog/norz_verilog/_test/.venv/lib/python3.12/site-packages/cocotb/libs -m libcocotbvpi_icarus   sim_build/sim.vvp  
     -.--ns INFO     gpi                                ..mbed/gpi_embed.cpp:109  in set_program_name_in_venv        Using Python virtual environment interpreter at /Users/Pepper/verilog/norz_verilog/_test/.venv/bin/python
     -.--ns INFO     gpi                                ../gpi/GpiCommon.cpp:101  in gpi_print_registered_impl       VPI registered
     0.00ns INFO     cocotb                             Running on Icarus Verilog version 12.0 (stable)
     0.00ns INFO     cocotb                             Running tests with cocotb v1.9.1 from /Users/Pepper/verilog/norz_verilog/_test/.venv/lib/python3.12/site-packages/cocotb
     0.00ns INFO     cocotb                             Seeding Python random module with 1728649953
     0.00ns INFO     cocotb.regression                  pytest not found, install it to enable better AssertionError messages
     0.00ns INFO     cocotb.regression                  Found test instruction_test.tb_instruction
     0.00ns INFO     cocotb.regression                  running tb_instruction (1/1)


----------------------------------------
BINARY CODES

('00010110', 0, '// LD D,0x6')
('00000110', 'D=00000110', 0)
('00011110', 0, '// LD E,0x8')
('00001000', 'E=00001000', 0)
('00100110', 0, '// LD H,0x11')
('00010001', 'H=00010001', 0)
('00101110', 0, '// LD L,0x26')
('00100110', 'L=00100110', 0)
('11101011', 'D=00010001,E=00100110,H=00000110,L=00001000', '// EX DE,HL')
('ffffffff', 0, 0)
----------------------------------------

// LD D,0x6
00010110
00000110
00000110
✅ Test( D=00000110 ) is passed.
// LD E,0x8
00011110
00001000
00001000
✅ Test( E=00001000 ) is passed.
// LD H,0x11
00100110
00010001
00010001
✅ Test( H=00010001 ) is passed.
// LD L,0x26
00101110
00100110
00100110
✅ Test( L=00100110 ) is passed.
// EX DE,HL
11101011
✅ Test( D=00010001 ) is passed.
✅ Test( E=00100110 ) is passed.
✅ Test( H=00000110 ) is passed.
✅ Test( L=00001000 ) is passed.
ffffffff

END


----------------------------------------
intAd  :    BIN 0000000000001001    DEC:9
intDt  :    BIN zzzzzzzz
intBSK :    BIN 1    DEC:1
intMRQ :    BIN 0    DEC:0
intRD  :    BIN 0    DEC:0
intWR  :    BIN 1    DEC:1
intRFH :    BIN 1    DEC:1
intIOQ :    BIN 1    DEC:1
intM1  :    BIN 0    DEC:0
intHLT :    BIN 1    DEC:1

regA    :    BIN xxxxxxxx
regF    :    BIN xxxxxxxx
regB    :    BIN xxxxxxxx
regC    :    BIN xxxxxxxx
regD    :    BIN 00010001    DEC:17
regE    :    BIN 00100110    DEC:38
regH    :    BIN 00000110    DEC:6
regL    :    BIN 00001000    DEC:8
regPC   :    BIN 0000000000001001    DEC:9
regSP   :    BIN xxxxxxxxxxxxxxxx
regIX   :    BIN xxxxxxxxxxxxxxxx
regIY   :    BIN xxxxxxxxxxxxxxxx
regI    :    BIN 00000000    DEC:0
regR    :    BIN 00000101    DEC:5
regDt   :    BIN xxxxxxxx
regDex  :    BIN xxxxxxxx
regDcs  :    BIN 00100110    DEC:38
regOP   :    BIN 11101011    DEC:235
regOPo  :    BIN 00100110    DEC:38
regXPT  :    BIN 00001    DEC:1
regITB  :    BIN 00000000    DEC:0
ALU     :    BIN 0000000011101011    DEC:235

IFF1    :    BIN 0    DEC:0
IFF2    :    BIN 0    DEC:0
IMFa    :    BIN 0    DEC:0
IMFb    :    BIN 0    DEC:0
TINT    :    BIN 1    DEC:1
TNMI    :    BIN 1    DEC:1
TWAIT   :    BIN 1    DEC:1
TRESET  :    BIN 1    DEC:1
XIX     :    BIN 0    DEC:0
XIX40   :    BIN 0    DEC:0
XIX41   :    BIN 0    DEC:0
XIY     :    BIN 0    DEC:0
XIY40   :    BIN 0    DEC:0
XIY41   :    BIN 0    DEC:0
XOTR    :    BIN 0    DEC:0
XBIT    :    BIN 0    DEC:0
CM1     :    BIN 1    DEC:1
CMR     :    BIN 0    DEC:0
CMA     :    BIN 0    DEC:0
CBSRQ   :    BIN 0    DEC:0
CRST    :    BIN 0    DEC:0
CNMI    :    BIN 0    DEC:0
CINT0   :    BIN 0    DEC:0
CINT0R  :    BIN 0    DEC:0
CINT0C  :    BIN 0    DEC:0
CINT1   :    BIN 0    DEC:0
CINT2   :    BIN 0    DEC:0
----------------------------------------

VMEM
----------------------------------------


110000.00ns INFO     cocotb.regression                  tb_instruction passed
110000.00ns INFO     cocotb.regression                  *****************************************************************************************
                                                        ** TEST                             STATUS  SIM TIME (ns)  REAL TIME (s)  RATIO (ns/s) **
                                                        *****************************************************************************************
                                                        ** instruction_test.tb_instruction   PASS      110000.00           0.02    4448945.50  **
                                                        *****************************************************************************************
                                                        ** TESTS=1 PASS=1 FAIL=0 SKIP=0                110000.00           0.03    3980342.53  **
                                                        *****************************************************************************************
                                                        
