<module name="PER_PRM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="RM_RSTST_PER" acronym="RM_RSTST_PER" offset="0x58" width="32" description="This register logs the different reset sources of the PERIPHERAL domain. Each bit is set upon release of the domain reset signal. Must be cleared by software.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="COREDOMAINWKUP_RST" width="1" begin="3" end="3" resetval="0x0" description="CORE domain wake-up reset" range="" rwaccess="RW">
      <bitenum value="0" token="COREDOMAINWKUP_RST_0_r" description="No power domain wake-up reset."/>
      <bitenum value="0" token="COREDOMAINWKUP_RST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="COREDOMAINWKUP_RST_1_r" description="PER domain has been reset following a CORE power domain wake-up from OFF to ON."/>
      <bitenum value="1" token="COREDOMAINWKUP_RST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="DOMAINWKUP_RST" width="1" begin="2" end="2" resetval="0x0" description="Power domain wake-up reset" range="" rwaccess="RW">
      <bitenum value="0" token="DOMAINWKUP_RST_0_r" description="No power domain wake-up reset."/>
      <bitenum value="0" token="DOMAINWKUP_RST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="DOMAINWKUP_RST_1_r" description="PER domain has been reset following a PERIPHERAL power domain wake-up."/>
      <bitenum value="1" token="DOMAINWKUP_RST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="GLOBALWARM_RST" width="1" begin="1" end="1" resetval="0x0" description="Global warm reset" range="" rwaccess="RW">
      <bitenum value="0" token="GLOBALWARM_RST_0_r" description="No global warm reset."/>
      <bitenum value="0" token="GLOBALWARM_RST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="GLOBALWARM_RST_1_r" description="PER domain has been reset upon a global warm reset"/>
      <bitenum value="1" token="GLOBALWARM_RST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="GLOBALCOLD_RST" width="1" begin="0" end="0" resetval="0x1" description="Global cold reset" range="" rwaccess="RW">
      <bitenum value="0" token="GLOBALCOLD_RST_0_r" description="No global cold reset."/>
      <bitenum value="0" token="GLOBALCOLD_RST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="GLOBALCOLD_RST_1_r" description="PER domain has been reset upon a global cold reset"/>
      <bitenum value="1" token="GLOBALCOLD_RST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
  </register>
  <register id="PM_WKEN_PER" acronym="PM_WKEN_PER" offset="0xA0" width="32" description="This register allows enabling/disabling modules wake-up events.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_UART4" width="1" begin="18" end="18" resetval="0x1" description="UART 4 wake-up control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_UART4_0" description="UART 4 wake-up is disabled"/>
      <bitenum value="1" token="EN_UART4_1" description="UART 4 wake-up event is enabled"/>
    </bitfield>
    <bitfield id="EN_GPIO6" width="1" begin="17" end="17" resetval="0x1" description="GPIO 6 wake-up control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPIO6_0" description="GPIO 6 wake-up is disabled"/>
      <bitenum value="1" token="EN_GPIO6_1" description="GPIO 6 wake-up event is enabled"/>
    </bitfield>
    <bitfield id="EN_GPIO5" width="1" begin="16" end="16" resetval="0x1" description="GPIO 5 wake-up control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPIO5_0" description="GPIO 5 wake-up is disabled"/>
      <bitenum value="1" token="EN_GPIO5_1" description="GPIO 5 wake-up event is enabled"/>
    </bitfield>
    <bitfield id="EN_GPIO4" width="1" begin="15" end="15" resetval="0x1" description="GPIO 4 wake-up control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPIO4_0" description="GPIO 4 wake-up is disabled"/>
      <bitenum value="1" token="EN_GPIO4_1" description="GPIO 4 wake-up event is enabled"/>
    </bitfield>
    <bitfield id="EN_GPIO3" width="1" begin="14" end="14" resetval="0x1" description="GPIO 3 wake-up control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPIO3_0" description="GPIO 3 wake-up is disabled"/>
      <bitenum value="1" token="EN_GPIO3_1" description="GPIO 3 wake-up event is enabled"/>
    </bitfield>
    <bitfield id="EN_GPIO2" width="1" begin="13" end="13" resetval="0x1" description="GPIO 2 wake-up control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPIO2_0" description="GPIO 2 wake-up is disabled"/>
      <bitenum value="1" token="EN_GPIO2_1" description="GPIO 2 wake-up event is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="12" end="12" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_UART3" width="1" begin="11" end="11" resetval="0x1" description="UART 3 wake-up control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_UART3_0" description="UART 3 wake-up is disabled"/>
      <bitenum value="1" token="EN_UART3_1" description="UART 3 wake-up event is enabled"/>
    </bitfield>
    <bitfield id="EN_GPT9" width="1" begin="10" end="10" resetval="0x1" description="GPTIMER 9 wake-up control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPT9_0" description="GPTIMER 9 wake-up is disabled"/>
      <bitenum value="1" token="EN_GPT9_1" description="GPTIMER 9 wake-up event is enabled"/>
    </bitfield>
    <bitfield id="EN_GPT8" width="1" begin="9" end="9" resetval="0x1" description="GPTIMER 8 wake-up control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPT8_0" description="GPTIMER 8 wake-up is disabled"/>
      <bitenum value="1" token="EN_GPT8_1" description="GPTIMER 8 wake-up event is enabled"/>
    </bitfield>
    <bitfield id="EN_GPT7" width="1" begin="8" end="8" resetval="0x1" description="GPTIMER 7 wake-up control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPT7_0" description="GPTIMER 7 wake-up is disabled"/>
      <bitenum value="1" token="EN_GPT7_1" description="GPTIMER 7 wake-up event is enabled"/>
    </bitfield>
    <bitfield id="EN_GPT6" width="1" begin="7" end="7" resetval="0x1" description="GPTIMER 6 wake-up control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPT6_0" description="GPTIMER 6 wake-up is disabled"/>
      <bitenum value="1" token="EN_GPT6_1" description="GPTIMER 6 wake-up event is enabled"/>
    </bitfield>
    <bitfield id="EN_GPT5" width="1" begin="6" end="6" resetval="0x1" description="GPTIMER 5 wake-up control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPT5_0" description="GPTIMER 5 wake-up is disabled"/>
      <bitenum value="1" token="EN_GPT5_1" description="GPTIMER 5 wake-up event is enabled"/>
    </bitfield>
    <bitfield id="EN_GPT4" width="1" begin="5" end="5" resetval="0x1" description="GPTIMER 4 wake-up control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPT4_0" description="GPTIMER 4 wake-up is disabled"/>
      <bitenum value="1" token="EN_GPT4_1" description="GPTIMER 4 wake-up event is enabled"/>
    </bitfield>
    <bitfield id="EN_GPT3" width="1" begin="4" end="4" resetval="0x1" description="GPTIMER 3 wake-up control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPT3_0" description="GPTIMER 3 wake-up is disabled"/>
      <bitenum value="1" token="EN_GPT3_1" description="GPTIMER 3 wake-up event is enabled"/>
    </bitfield>
    <bitfield id="EN_GPT2" width="1" begin="3" end="3" resetval="0x1" description="GPTIMER 2 wake-up control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPT2_0" description="GPTIMER 2 wake-up is disabled"/>
      <bitenum value="1" token="EN_GPT2_1" description="GPTIMER 2 wake-up event is enabled"/>
    </bitfield>
    <bitfield id="EN_MCBSP4" width="1" begin="2" end="2" resetval="0x1" description="McBSP 4 wake-up control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_MCBSP4_0" description="McBSP 4 wake-up is disabled"/>
      <bitenum value="1" token="EN_MCBSP4_1" description="McBSP 4 wake-up event is enabled"/>
    </bitfield>
    <bitfield id="EN_MCBSP3" width="1" begin="1" end="1" resetval="0x1" description="McBSP3 wake-up control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_MCBSP3_0" description="McBSP 3 wake-up is disabled"/>
      <bitenum value="1" token="EN_MCBSP3_1" description="McBSP 3 wake-up event is enabled"/>
    </bitfield>
    <bitfield id="EN_MCBSP2" width="1" begin="0" end="0" resetval="0x1" description="McBSP 2 wake-up control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_MCBSP2_0" description="McBSP 2 wake-up is disabled"/>
      <bitenum value="1" token="EN_MCBSP2_1" description="McBSP 2 wake-up event is enabled"/>
    </bitfield>
  </register>
  <register id="PM_MPUGRPSEL_PER" acronym="PM_MPUGRPSEL_PER" offset="0xA4" width="32" description="This register allows selecting the group of modules that wake-up the MPU.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="GRPSEL_UART4" width="1" begin="18" end="18" resetval="0x1" description="Select the UART 4 in the MPU wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_UART4_0" description="UART 4 is not attached to the MPU wake-up events group."/>
      <bitenum value="1" token="GRPSEL_UART4_1" description="UART 4 is attached to the MPU wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_GPIO6" width="1" begin="17" end="17" resetval="0x1" description="Select the GPIO 6 in the MPU wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_GPIO6_0" description="GPIO 6 is not attached to the MPU wake-up events group."/>
      <bitenum value="1" token="GRPSEL_GPIO6_1" description="GPIO 6 is attached to the MPU wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_GPIO5" width="1" begin="16" end="16" resetval="0x1" description="Select the GPIO 5 in the MPU wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_GPIO5_0" description="GPIO 5 is not attached to the MPU wake-up events group."/>
      <bitenum value="1" token="GRPSEL_GPIO5_1" description="GPIO 5 is attached to the MPU wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_GPIO4" width="1" begin="15" end="15" resetval="0x1" description="Select the GPIO 4 in the MPU wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_GPIO4_0" description="GPIO 4 is not attached to the MPU wake-up events group."/>
      <bitenum value="1" token="GRPSEL_GPIO4_1" description="GPIO 4 is attached to the MPU wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_GPIO3" width="1" begin="14" end="14" resetval="0x1" description="Select the GPIO 3 in the MPU wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_GPIO3_0" description="GPIO 3 is not attached to the MPU wake-up events group."/>
      <bitenum value="1" token="GRPSEL_GPIO3_1" description="GPIO 3 is attached to the MPU wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_GPIO2" width="1" begin="13" end="13" resetval="0x1" description="Select the GPIO 2 in the MPU wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_GPIO2_0" description="GPIO 2 is not attached to the MPU wake-up events group."/>
      <bitenum value="1" token="GRPSEL_GPIO2_1" description="GPIO 2 is attached to the MPU wake-up events group."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="12" end="12" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="GRPSEL_UART3" width="1" begin="11" end="11" resetval="0x1" description="Select the UART 3 in the MPU wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_UART3_0" description="UART 3 is not attached to the MPU wake-up events group."/>
      <bitenum value="1" token="GRPSEL_UART3_1" description="UART 3 is attached to the MPU wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_GPT9" width="1" begin="10" end="10" resetval="0x1" description="Select the GPTIMER 9 in the MPU wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_GPT9_0" description="GPTIMER 9 is not attached to the MPU wake-up events group."/>
      <bitenum value="1" token="GRPSEL_GPT9_1" description="GPTIMER 9 is attached to the MPU wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_GPT8" width="1" begin="9" end="9" resetval="0x1" description="Select the GPTIMER 8 in the MPU wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_GPT8_0" description="GPTIMER 8 is not attached to the MPU wake-up events group."/>
      <bitenum value="1" token="GRPSEL_GPT8_1" description="GPTIMER 8 is attached to the MPU wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_GPT7" width="1" begin="8" end="8" resetval="0x1" description="Select the GPTIMER 7 in the MPU wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_GPT7_0" description="GPTIMER 7 is not attached to the MPU wake-up events group."/>
      <bitenum value="1" token="GRPSEL_GPT7_1" description="GPTIMER 7 is attached to the MPU wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_GPT6" width="1" begin="7" end="7" resetval="0x1" description="Select the GPTIMER 6 in the MPU wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_GPT6_0" description="GPTIMER 6 is not attached to the MPU wake-up events group."/>
      <bitenum value="1" token="GRPSEL_GPT6_1" description="GPTIMER 6 is attached to the MPU wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_GPT5" width="1" begin="6" end="6" resetval="0x1" description="Select the GPTIMER 5 in the MPU wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_GPT5_0" description="GPTIMER 5 is not attached to the MPU wake-up events group."/>
      <bitenum value="1" token="GRPSEL_GPT5_1" description="GPTIMER 5 is attached to the MPU wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_GPT4" width="1" begin="5" end="5" resetval="0x1" description="Select the GPTIMER 4 in the MPU wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_GPT4_0" description="GPTIMER 4 is not attached to the MPU wake-up events group."/>
      <bitenum value="1" token="GRPSEL_GPT4_1" description="GPTIMER 4 is attached to the MPU wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_GPT3" width="1" begin="4" end="4" resetval="0x1" description="Select the GPTIMER 3 in the MPU wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_GPT3_0" description="GPTIMER 3 is not attached to the MPU wake-up events group."/>
      <bitenum value="1" token="GRPSEL_GPT3_1" description="GPTIMER 3 is attached to the MPU wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_GPT2" width="1" begin="3" end="3" resetval="0x1" description="Select the GPTIMER 2 in the MPU wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_GPT2_0" description="GPTIMER 2 is not attached to the MPU wake-up events group."/>
      <bitenum value="1" token="GRPSEL_GPT2_1" description="GPTIMER 2 is attached to the MPU wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_MCBSP4" width="1" begin="2" end="2" resetval="0x1" description="Select the McBSP 4 in the MPU wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_MCBSP4_0" description="McBSP 4 is not attached to the MPU wake-up events group."/>
      <bitenum value="1" token="GRPSEL_MCBSP4_1" description="McBSP 4 is attached to the MPU wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_MCBSP3" width="1" begin="1" end="1" resetval="0x1" description="Select the McBSP 3 in the MPU wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_MCBSP3_0" description="McBSP 3 is not attached to the MPU wake-up events group."/>
      <bitenum value="1" token="GRPSEL_MCBSP3_1" description="McBSP 3 is attached to the MPU wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_MCBSP2" width="1" begin="0" end="0" resetval="0x1" description="Select the McBSP 2 in the MPU wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_MCBSP2_0" description="McBSP 2 is not attached to the MPU wake-up events group."/>
      <bitenum value="1" token="GRPSEL_MCBSP2_1" description="McBSP 2 is attached to the MPU wake-up events group."/>
    </bitfield>
  </register>
  <register id="PM_IVA2GRPSEL_PER" acronym="PM_IVA2GRPSEL_PER" offset="0xA8" width="32" description="This register allows selecting the group of modules that wake-up the IVA2.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="GRPSEL_UART4" width="1" begin="18" end="18" resetval="0x1" description="Select the UART 4 in the IVA2 wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_UART4_0" description="UART 4 is not attached to the IVA2 wake-up events group."/>
      <bitenum value="1" token="GRPSEL_UART4_1" description="UART 4 is attached to the IVA2 wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_GPIO6" width="1" begin="17" end="17" resetval="0x1" description="Select the GPIO 6 in the IVA2 wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_GPIO6_0" description="GPIO 6 is not attached to the IVA2 wake-up events group."/>
      <bitenum value="1" token="GRPSEL_GPIO6_1" description="GPIO 6 is attached to the IVA2 wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_GPIO5" width="1" begin="16" end="16" resetval="0x1" description="Select the GPIO 5 in the IVA2 wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_GPIO5_0" description="GPIO 5 is not attached to the IVA2 wake-up events group."/>
      <bitenum value="1" token="GRPSEL_GPIO5_1" description="GPIO 5 is attached to the IVA2 wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_GPIO4" width="1" begin="15" end="15" resetval="0x1" description="Select the GPIO 4 in the IVA2 wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_GPIO4_0" description="GPIO 4 is not attached to the IVA2 wake-up events group."/>
      <bitenum value="1" token="GRPSEL_GPIO4_1" description="GPIO 4 is attached to the IVA2 wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_GPIO3" width="1" begin="14" end="14" resetval="0x1" description="Select the GPIO 3 in the IVA2 wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_GPIO3_0" description="GPIO 3 is not attached to the IVA2 wake-up events group."/>
      <bitenum value="1" token="GRPSEL_GPIO3_1" description="GPIO 3 is attached to the IVA2 wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_GPIO2" width="1" begin="13" end="13" resetval="0x1" description="Select the GPIO 2 in the IVA2 wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_GPIO2_0" description="GPIO 2 is not attached to the IVA2 wake-up events group."/>
      <bitenum value="1" token="GRPSEL_GPIO2_1" description="GPIO 2 is attached to the IVA2 wake-up events group."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="12" end="12" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="GRPSEL_UART3" width="1" begin="11" end="11" resetval="0x1" description="Select the UART 3 in the IVA2 wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_UART3_0" description="UART 3 is not attached to the IVA2 wake-up events group."/>
      <bitenum value="1" token="GRPSEL_UART3_1" description="UART 3 is attached to the IVA2 wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_GPT9" width="1" begin="10" end="10" resetval="0x1" description="Select the GPTIMER 9 in the IVA2 wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_GPT9_0" description="GPTIMER 9 is not attached to the IVA2 wake-up events group."/>
      <bitenum value="1" token="GRPSEL_GPT9_1" description="GPTIMER 9 is attached to the IVA2 wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_GPT8" width="1" begin="9" end="9" resetval="0x1" description="Select the GPTIMER 8 in the IVA2 wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_GPT8_0" description="GPTIMER 8 is not attached to the IVA2 wake-up events group."/>
      <bitenum value="1" token="GRPSEL_GPT8_1" description="GPTIMER 8 is attached to the IVA2 wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_GPT7" width="1" begin="8" end="8" resetval="0x1" description="Select the GPTIMER 7 in the IVA2 wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_GPT7_0" description="GPTIMER 7 is not attached to the IVA2 wake-up events group."/>
      <bitenum value="1" token="GRPSEL_GPT7_1" description="GPTIMER 7 is attached to the IVA2 wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_GPT6" width="1" begin="7" end="7" resetval="0x1" description="Select the GPTIMER 6 in the IVA2 wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_GPT6_0" description="GPTIMER 6 is not attached to the IVA2 wake-up events group."/>
      <bitenum value="1" token="GRPSEL_GPT6_1" description="GPTIMER 6 is attached to the IVA2 wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_GPT5" width="1" begin="6" end="6" resetval="0x1" description="Select the GPTIMER 5 in the IVA2 wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_GPT5_0" description="GPTIMER 5 is not attached to the IVA2 wake-up events group."/>
      <bitenum value="1" token="GRPSEL_GPT5_1" description="GPTIMER 5 is attached to the IVA2 wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_GPT4" width="1" begin="5" end="5" resetval="0x1" description="Select the GPTIMER 4 in the IVA2 wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_GPT4_0" description="GPTIMER 4 is not attached to the IVA2 wake-up events group."/>
      <bitenum value="1" token="GRPSEL_GPT4_1" description="GPTIMER 4 is attached to the IVA2 wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_GPT3" width="1" begin="4" end="4" resetval="0x1" description="Select the GPTIMER 3 in the IVA2 wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_GPT3_0" description="GPTIMER 3 is not attached to the IVA2 wake-up events group."/>
      <bitenum value="1" token="GRPSEL_GPT3_1" description="GPTIMER 3 is attached to the IVA2 wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_GPT2" width="1" begin="3" end="3" resetval="0x1" description="Select the GPTIMER 2 in the IVA2 wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_GPT2_0" description="GPTIMER 2 is not attached to the IVA2 wake-up events group."/>
      <bitenum value="1" token="GRPSEL_GPT2_1" description="GPTIMER 2 is attached to the IVA2 wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_MCBSP4" width="1" begin="2" end="2" resetval="0x1" description="Select the McBSP 4 in the IVA2 wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_MCBSP4_0" description="McBSP 4 is not attached to the IVA2 wake-up events group."/>
      <bitenum value="1" token="GRPSEL_MCBSP4_1" description="McBSP 4 is attached to the IVA2 wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_MCBSP3" width="1" begin="1" end="1" resetval="0x1" description="Select the McBSP 3 in the IVA2 wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_MCBSP3_0" description="McBSP 3 is not attached to the IVA2 wake-up events group."/>
      <bitenum value="1" token="GRPSEL_MCBSP3_1" description="McBSP 3 is attached to the IVA2 wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_MCBSP2" width="1" begin="0" end="0" resetval="0x1" description="Select the McBSP 2 in the IVA2 wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_MCBSP2_0" description="McBSP 2 is not attached to the IVA2 wake-up events group."/>
      <bitenum value="1" token="GRPSEL_MCBSP2_1" description="McBSP 2 is attached to the IVA2 wake-up events group."/>
    </bitfield>
  </register>
  <register id="PM_WKST_PER" acronym="PM_WKST_PER" offset="0xB0" width="32" description="This register logs module wake-up events. Must be cleared by software. If it is not cleared, it prevents further domain transition.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ST_UART4" width="1" begin="18" end="18" resetval="0x0" description="UART 4 Wake-up status" range="" rwaccess="RW">
      <bitenum value="0" token="ST_UART4_0_r" description="UART 4 wake-up did not occur or was masked."/>
      <bitenum value="0" token="ST_UART4_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="ST_UART4_1_r" description="UART 4 wake-up occurred."/>
      <bitenum value="1" token="ST_UART4_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="ST_GPIO6" width="1" begin="17" end="17" resetval="0x0" description="GPIO 6 Wake-up status" range="" rwaccess="RW">
      <bitenum value="0" token="ST_GPIO6_0_r" description="GPIO 6 wake-up did not occur or was masked."/>
      <bitenum value="0" token="ST_GPIO6_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="ST_GPIO6_1_r" description="GPIO 6 wake-up occurred."/>
      <bitenum value="1" token="ST_GPIO6_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="ST_GPIO5" width="1" begin="16" end="16" resetval="0x0" description="GPIO 5 Wake-up status" range="" rwaccess="RW">
      <bitenum value="0" token="ST_GPIO5_0_r" description="GPIO 5 wake-up did not occur or was masked."/>
      <bitenum value="0" token="ST_GPIO5_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="ST_GPIO5_1_r" description="GPIO 5 wake-up occurred."/>
      <bitenum value="1" token="ST_GPIO5_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="ST_GPIO4" width="1" begin="15" end="15" resetval="0x0" description="GPIO 4 Wake-up status" range="" rwaccess="RW">
      <bitenum value="0" token="ST_GPIO4_0_r" description="GPIO 4 wake-up did not occur or was masked."/>
      <bitenum value="0" token="ST_GPIO4_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="ST_GPIO4_1_r" description="GPIO 4 wake-up occurred."/>
      <bitenum value="1" token="ST_GPIO4_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="ST_GPIO3" width="1" begin="14" end="14" resetval="0x0" description="GPIO 3 Wake-up status" range="" rwaccess="RW">
      <bitenum value="0" token="ST_GPIO3_0_r" description="GPIO 3 wake-up did not occur or was masked."/>
      <bitenum value="0" token="ST_GPIO3_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="ST_GPIO3_1_r" description="GPIO 3 wake-up occurred."/>
      <bitenum value="1" token="ST_GPIO3_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="ST_GPIO2" width="1" begin="13" end="13" resetval="0x0" description="GPIO 2 Wake-up status" range="" rwaccess="RW">
      <bitenum value="0" token="ST_GPIO2_0_r" description="GPIO 2 wake-up did not occur or was masked."/>
      <bitenum value="0" token="ST_GPIO2_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="ST_GPIO2_1_r" description="GPIO 2 wake-up occurred."/>
      <bitenum value="1" token="ST_GPIO2_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="12" end="12" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ST_UART3" width="1" begin="11" end="11" resetval="0x0" description="UART 3 Wake-up status" range="" rwaccess="RW">
      <bitenum value="0" token="ST_UART3_0_r" description="UART 3 wake-up did not occur or was masked."/>
      <bitenum value="0" token="ST_UART3_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="ST_UART3_1_r" description="UART 3 wake-up occurred."/>
      <bitenum value="1" token="ST_UART3_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="ST_GPT9" width="1" begin="10" end="10" resetval="0x0" description="GPTIMER 9 Wake-up status" range="" rwaccess="RW">
      <bitenum value="0" token="ST_GPT9_0_r" description="GPTIMER 9 wake-up did not occur or was masked."/>
      <bitenum value="0" token="ST_GPT9_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="ST_GPT9_1_r" description="GPTIMER 9 wake-up occurred."/>
      <bitenum value="1" token="ST_GPT9_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="ST_GPT8" width="1" begin="9" end="9" resetval="0x0" description="GPTIMER 8 Wake-up status" range="" rwaccess="RW">
      <bitenum value="0" token="ST_GPT8_0_r" description="GPTIMER 8 wake-up did not occur or was masked."/>
      <bitenum value="0" token="ST_GPT8_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="ST_GPT8_1_r" description="GPTIMER 8 wake-up occurred."/>
      <bitenum value="1" token="ST_GPT8_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="ST_GPT7" width="1" begin="8" end="8" resetval="0x0" description="GPTIMER 7 Wake-up status" range="" rwaccess="RW">
      <bitenum value="0" token="ST_GPT7_0_r" description="GPTIMER 7 wake-up did not occur or was masked."/>
      <bitenum value="0" token="ST_GPT7_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="ST_GPT7_1_r" description="GPTIMER 7 wake-up occurred."/>
      <bitenum value="1" token="ST_GPT7_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="ST_GPT6" width="1" begin="7" end="7" resetval="0x0" description="GPTIMER 6 Wake-up status" range="" rwaccess="RW">
      <bitenum value="0" token="ST_GPT6_0_r" description="GPTIMER 6 wake-up did not occur or was masked."/>
      <bitenum value="0" token="ST_GPT6_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="ST_GPT6_1_r" description="GPTIMER 6 wake-up occurred."/>
      <bitenum value="1" token="ST_GPT6_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="ST_GPT5" width="1" begin="6" end="6" resetval="0x0" description="GPTIMER 5 Wake-up status" range="" rwaccess="RW">
      <bitenum value="0" token="ST_GPT5_0_r" description="GPTIMER 5 wake-up did not occur or was masked."/>
      <bitenum value="0" token="ST_GPT5_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="ST_GPT5_1_r" description="GPTIMER 5 wake-up occurred."/>
      <bitenum value="1" token="ST_GPT5_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="ST_GPT4" width="1" begin="5" end="5" resetval="0x0" description="GPTIMER 4 Wake-up status" range="" rwaccess="RW">
      <bitenum value="0" token="ST_GPT4_0_r" description="GPTIMER 4 wake-up did not occur or was masked."/>
      <bitenum value="0" token="ST_GPT4_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="ST_GPT4_1_r" description="GPTIMER 4 wake-up occurred."/>
      <bitenum value="1" token="ST_GPT4_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="ST_GPT3" width="1" begin="4" end="4" resetval="0x0" description="GPTIMER 3 Wake-up status" range="" rwaccess="RW">
      <bitenum value="0" token="ST_GPT3_0_r" description="GPTIMER 3 wake-up did not occur or was masked."/>
      <bitenum value="0" token="ST_GPT3_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="ST_GPT3_1_r" description="GPTIMER 3 wake-up occurred."/>
      <bitenum value="1" token="ST_GPT3_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="ST_GPT2" width="1" begin="3" end="3" resetval="0x0" description="GPTIMER 2 Wake-up status" range="" rwaccess="RW">
      <bitenum value="0" token="ST_GPT2_0_r" description="GPTIMER 2 wake-up did not occur or was masked."/>
      <bitenum value="0" token="ST_GPT2_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="ST_GPT2_1_r" description="GPTIMER 2 wake-up occurred."/>
      <bitenum value="1" token="ST_GPT2_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="EN_MCBSP4" width="1" begin="2" end="2" resetval="0x0" description="McBSP 4 Wake-up status" range="" rwaccess="RW">
      <bitenum value="0" token="EN_MCBSP4_0_r" description="McBSP 4 wake-up did not occur or was masked."/>
      <bitenum value="0" token="EN_MCBSP4_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="EN_MCBSP4_1_r" description="McBSP 4 wake-up occurred."/>
      <bitenum value="1" token="EN_MCBSP4_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="EN_MCBSP3" width="1" begin="1" end="1" resetval="0x0" description="McBSP3 Wake-up status" range="" rwaccess="RW">
      <bitenum value="0" token="EN_MCBSP3_0_r" description="McBSP 3 wake-up did not occur or was masked."/>
      <bitenum value="0" token="EN_MCBSP3_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="EN_MCBSP3_1_r" description="McBSP 3 wake-up occurred."/>
      <bitenum value="1" token="EN_MCBSP3_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="EN_MCBSP2" width="1" begin="0" end="0" resetval="0x0" description="McBSP 2 Wake-up status" range="" rwaccess="RW">
      <bitenum value="0" token="EN_MCBSP2_0_r" description="McBSP 2 wake-up did not occur or was masked."/>
      <bitenum value="0" token="EN_MCBSP2_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="EN_MCBSP2_1_r" description="McBSP 2 wake-up occurred."/>
      <bitenum value="1" token="EN_MCBSP2_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
  </register>
  <register id="PM_WKDEP_PER" acronym="PM_WKDEP_PER" offset="0xC8" width="32" description="This register allows enabling or disabling the wake-up of the PER domain upon another domain wakeup events.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_WKUP" width="1" begin="4" end="4" resetval="0x1" description="WAKEUP domain dependency" range="" rwaccess="RW">
      <bitenum value="0" token="EN_WKUP_0" description="PER domain is independent of WKUP domain wake-up event."/>
      <bitenum value="1" token="EN_WKUP_1" description="PER domain is woken-up upon WKUP domain wake-up event."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_IVA2" width="1" begin="2" end="2" resetval="0x1" description="IVA2 domain dependency" range="" rwaccess="RW">
      <bitenum value="0" token="EN_IVA2_0" description="PER domain is independent of IVA2 domain wake-up event."/>
      <bitenum value="1" token="EN_IVA2_1" description="PER domain is woken-up upon IVA2 domain wake-up event."/>
    </bitfield>
    <bitfield id="EN_MPU" width="1" begin="1" end="1" resetval="0x1" description="MPU domain dependency" range="" rwaccess="RW">
      <bitenum value="0" token="EN_MPU_0" description="PER domain is independent of MPU domain wake-up event."/>
      <bitenum value="1" token="EN_MPU_1" description="PER domain is is woken-up upon MPU domain wake-up event."/>
    </bitfield>
    <bitfield id="EN_CORE" width="1" begin="0" end="0" resetval="0x1" description="CORE domain dependency (CORE-L3 clock domain only, not CORE-L4)" range="" rwaccess="RW">
      <bitenum value="0" token="EN_CORE_0" description="PER domain is independent of CORE domain wake-up event (CORE-L3 clock domain only, not CORE-L4)."/>
      <bitenum value="1" token="EN_CORE_1" description="PER domain is woken-up upon CORE domain wake-up event."/>
    </bitfield>
  </register>
  <register id="PM_PWSTCTRL_PER" acronym="PM_PWSTCTRL_PER" offset="0xE0" width="32" description="This register controls the PER domain power state transition.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="MEMONSTATE" width="2" begin="17" end="16" resetval="0x3" description="Memory state when ON" range="" rwaccess="R">
      <bitenum value="3" token="MEMONSTATE_3" description="Memory is always ON when domain is ON."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="MEMRETSTATE" width="1" begin="8" end="8" resetval="0x1" description="Memory state when RETENTION" range="" rwaccess="R">
      <bitenum value="1" token="MEMRETSTATE_1" description="Memory is always retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x00" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="LOGICRETSTATE" width="1" begin="2" end="2" resetval="0x1" description="Logic state when domain is RETENTION" range="" rwaccess="RW">
      <bitenum value="0" token="LOGICRETSTATE_0" description="Logic build with retention flip-flop (GPIO) is retained and remaining logic is OFF when domain is in RETENTION state."/>
      <bitenum value="1" token="LOGICRETSTATE_1" description="Logic is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="POWERSTATE" width="2" begin="1" end="0" resetval="0x3" description="Power state control" range="" rwaccess="RW">
      <bitenum value="0" token="POWERSTATE_0" description="OFF state"/>
      <bitenum value="1" token="POWERSTATE_1" description="RETENTION state"/>
      <bitenum value="2" token="POWERSTATE_2" description="Reserved"/>
      <bitenum value="3" token="POWERSTATE_3" description="ON state"/>
    </bitfield>
  </register>
  <register id="PM_PWSTST_PER" acronym="PM_PWSTST_PER" offset="0xE4" width="32" description="This register provides a status on the power state transition of the PERIPHERAL domain.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="INTRANSITION" width="1" begin="20" end="20" resetval="0x0" description="Domain transition status" range="" rwaccess="R">
      <bitenum value="0" token="INTRANSITION_0" description="No transition"/>
      <bitenum value="1" token="INTRANSITION_1" description="PERIPHERAL power domain transition is in progress."/>
    </bitfield>
    <bitfield id="RESERVED" width="17" begin="19" end="3" resetval="0x00000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="LOGICSTATEST" width="1" begin="2" end="2" resetval="0x1" description="Logic state status" range="" rwaccess="R">
      <bitenum value="0" token="LOGICSTATEST_0" description="PER domain logic is OFF"/>
      <bitenum value="1" token="LOGICSTATEST_1" description="PER domain logic is ON"/>
    </bitfield>
    <bitfield id="POWERSTATEST" width="2" begin="1" end="0" resetval="0x3" description="Current power state status" range="" rwaccess="R">
      <bitenum value="0" token="POWERSTATEST_0" description="Power domain is OFF"/>
      <bitenum value="1" token="POWERSTATEST_1" description="Power domain is in RETENTION"/>
      <bitenum value="2" token="POWERSTATEST_2" description="Power domain is INACTIVE"/>
      <bitenum value="3" token="POWERSTATEST_3" description="Power domain is ON"/>
    </bitfield>
  </register>
  <register id="PM_PREPWSTST_PER" acronym="PM_PREPWSTST_PER" offset="0xE8" width="32" description="This register provides a status on the PER domain previous power state. It indicates the state entered during the last sleep transition.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="LASTLOGICSTATEENTERED" width="1" begin="2" end="2" resetval="0x0" description="Last logic state entered" range="" rwaccess="RW">
      <bitenum value="0" token="LASTLOGICSTATEENTERED_0" description="PER domain logic was previously OFF"/>
      <bitenum value="1" token="LASTLOGICSTATEENTERED_1" description="PER domain logic was previously ON"/>
    </bitfield>
    <bitfield id="LASTPOWERSTATEENTERED" width="2" begin="1" end="0" resetval="0x0" description="Last power state entered" range="" rwaccess="RW">
      <bitenum value="0" token="LASTPOWERSTATEENTERED_0" description="PER domain was previously OFF"/>
      <bitenum value="1" token="LASTPOWERSTATEENTERED_1" description="PER domain was previously in RETENTION"/>
      <bitenum value="2" token="LASTPOWERSTATEENTERED_2" description="PER domain was previously INACTIVE"/>
      <bitenum value="3" token="LASTPOWERSTATEENTERED_3" description="PER domain was previously ON"/>
    </bitfield>
  </register>
</module>
