// Seed: 3855020639
module module_0;
  initial id_1 <= 1;
  wor id_2 = 1'd0;
endmodule
module module_1 (
    output wire  id_0,
    input  tri0  id_1,
    input  wand  id_2,
    output logic id_3#(.id_13(1)),
    input  tri   id_4,
    output wor   id_5,
    input  uwire id_6,
    input  logic id_7
    , id_14,
    input  wand  id_8,
    input  wand  id_9,
    input  logic id_10,
    input  tri   id_11
);
  always
    if (1) id_3 = id_10;
    else id_3 = #1 id_7;
  module_0();
endmodule
