[p LITE_MODE AUTOSTATIC IEEE_FLT IEEE_DBL LFSROK EMI_WORD ]
[d version 1.1 ]
[d edition pro ]
[d chip 18F2553 ]
[d frameptr 4065 ]
"62 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\float.c
[v ___ftpack __ftpack `(f  1 e 4 0 ]
"86 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\ftadd.c
[v ___ftadd __ftadd `(f  1 e 4 0 ]
"54 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\ftdiv.c
[v ___ftdiv __ftdiv `(f  1 e 4 0 ]
"62 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\ftmul.c
[v ___ftmul __ftmul `(f  1 e 4 0 ]
"20 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\ftsub.c
[v ___ftsub __ftsub `(f  1 e 4 0 ]
"10 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\sprcadd.c
[v ___fladd __fladd `(d  1 e 4 0 ]
"245
[v ___flsub __flsub `(d  1 e 4 0 ]
"11 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\sprcdiv.c
[v ___fldiv __fldiv `(d  1 e 4 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\sprcmul.c
[v ___flmul __flmul `(d  1 e 4 0 ]
"15 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\Umul32.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
"7 C:\Users\DELL_5537\MPLABXProjects\test1.X\sample.c
[v _wait00 wait00 `(i  1 e 2 0 ]
"19
[v _left_down left_down `(i  1 e 2 0 ]
"29
[v _right_down right_down `(i  1 e 2 0 ]
"39
[v _left_down_sharp left_down_sharp `(i  1 e 2 0 ]
"49
[v _right_down_sharp right_down_sharp `(i  1 e 2 0 ]
"59
[v _left_down_small left_down_small `(i  1 e 2 0 ]
"69
[v _right_down_small right_down_small `(i  1 e 2 0 ]
"79
[v _straight straight `(i  1 e 2 0 ]
"87
[v _accelerate accelerate `(i  1 e 2 0 ]
"94
[v _accelerate_small accelerate_small `(i  1 e 2 0 ]
"102
[v _led_sens led_sens `(i  1 e 2 0 ]
"111
[v _main main `(i  1 e 2 0 ]
"2115 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18f2553.h
[v _PORTA PORTA `VEuc  1 e 1 @3968 ]
[s S22 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
]
"2154
[s S30 . 1 `uc 1 AN0 1 0 :1:0 
`uc 1 AN1 1 0 :1:1 
`uc 1 AN2 1 0 :1:2 
`uc 1 AN3 1 0 :1:3 
`uc 1 T0CKI 1 0 :1:4 
`uc 1 AN4 1 0 :1:5 
`uc 1 OSC2 1 0 :1:6 
]
[s S38 . 1 `uc 1 . 1 0 :2:0 
`uc 1 VREFM 1 0 :1:2 
`uc 1 VREFP 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 LVDIN 1 0 :1:5 
]
[s S44 . 1 `uc 1 . 1 0 :5:0 
`uc 1 HLVDIN 1 0 :1:5 
]
[s S47 . 1 `uc 1 ULPWUIN 1 0 :1:0 
]
[u S49 . 1 `S22 1 . 1 0 `S30 1 . 1 0 `S38 1 . 1 0 `S44 1 . 1 0 `S47 1 . 1 0 ]
[v _PORTAbits PORTAbits `VES49  1 e 1 @3968 ]
"2254
[v _PORTB PORTB `VEuc  1 e 1 @3969 ]
[s S83 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
"2284
[s S92 . 1 `uc 1 INT0 1 0 :1:0 
`uc 1 INT1 1 0 :1:1 
`uc 1 INT2 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 PGM 1 0 :1:5 
`uc 1 PGC 1 0 :1:6 
`uc 1 PGD 1 0 :1:7 
]
[s S100 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP2_PA2 1 0 :1:3 
]
[u S103 . 1 `S83 1 . 1 0 `S92 1 . 1 0 `S100 1 . 1 0 ]
[v _PORTBbits PORTBbits `VES103  1 e 1 @3969 ]
"2364
[v _PORTC PORTC `VEuc  1 e 1 @3970 ]
"2835
[v _TRISA TRISA `VEuc  1 e 1 @3986 ]
"3033
[v _TRISB TRISB `VEuc  1 e 1 @3987 ]
"3255
[v _TRISC TRISC `VEuc  1 e 1 @3988 ]
"5398
[v _ADCON1 ADCON1 `VEuc  1 e 1 @4033 ]
"111 C:\Users\DELL_5537\MPLABXProjects\test1.X\sample.c
[v _main main `(i  1 e 2 0 ]
{
"133
[v main@state state `i  1 a 2 9 ]
"247
} 0
"79
[v _straight straight `(i  1 e 2 0 ]
{
"85
} 0
"69
[v _right_down_small right_down_small `(i  1 e 2 0 ]
{
"77
} 0
"49
[v _right_down_sharp right_down_sharp `(i  1 e 2 0 ]
{
"57
} 0
"29
[v _right_down right_down `(i  1 e 2 0 ]
{
"37
} 0
"59
[v _left_down_small left_down_small `(i  1 e 2 0 ]
{
"67
} 0
"39
[v _left_down_sharp left_down_sharp `(i  1 e 2 0 ]
{
"47
} 0
"19
[v _left_down left_down `(i  1 e 2 0 ]
{
"27
} 0
"102
[v _led_sens led_sens `(i  1 e 2 0 ]
{
"109
} 0
"94
[v _accelerate_small accelerate_small `(i  1 e 2 0 ]
{
"100
} 0
"87
[v _accelerate accelerate `(i  1 e 2 0 ]
{
"93
} 0
"7
[v _wait00 wait00 `(i  1 e 2 0 ]
{
"10
[v wait00@i i `s  1 a 2 5 ]
"11
[v wait00@j j `s  1 a 2 3 ]
"7
[v wait00@k k `s  1 p 2 0 ]
"16
} 0
