# Global configuration
[global]
tmr_mode = "FullModuleTMR"
tmr_voter = "Default"
preserv_module_ports = false
insert_voter_before_ff = false
insert_voter_after_ff = true
tmr_mode_full_module_insert_voter_before_modules = false
tmr_mode_full_module_insert_voter_after_modules = true
clock_port_name = "clk_i"
expand_clock = false
reset_port_name = "rst_ni"
expand_reset = true
ff_cells = ["DFF", "FDRE"]
additional_ff_cells = ["FDCE"]
excluded_ff_cells = ["FDSE"]
logic_path_1_suffix = "_a"
logic_path_2_suffix = "_b"
logic_path_3_suffix = "_c"

[module_groups]
mod1 = "groupA"
mod2 = "groupB"


[groupA]
tmr_mode = "LogicTMR"
insert_voter_before_ff = true

[groupB]
tmr_voter = "Default"
expand_clock = false

[module_mod1]
tmr_mode = "None"
ff_cells = ["MY_FF_CELL"]
