{E:/CA project/MIPS_pipeline_processor/stages/decode.vhd} {1 {vcom -work work -2002 -explicit -stats=none {E:/CA project/MIPS_pipeline_processor/stages/decode.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity RegisterFile
-- Compiling architecture RegisterFileArch of RegisterFile

} {} {}}
