INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Sander/Documents/GitHub/ECE3300L/LectureAssignment1/LectureAssignment1.srcs/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Sander/Documents/GitHub/ECE3300L/LectureAssignment1/LectureAssignment1.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Sander/Documents/GitHub/ECE3300L/LectureAssignment1/LectureAssignment1.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
