vhdl work ../../../../../rtl/vhdl/pkg/peripheral_wb_pkg.vhd
vhdl work ../../../../../rtl/vhdl/pkg/peripheral_biu_pkg.vhd
vhdl work ../../../../../rtl/vhdl/pkg/pu_riscv_pkg.vhd
vhdl work ../../../../../rtl/vhdl/pkg/vhdl_pkg.vhd

vhdl work ../../../../../rtl/vhdl/core/cache/riscv_dcache_core.vhd
vhdl work ../../../../../rtl/vhdl/core/cache/riscv_dext.vhd
vhdl work ../../../../../rtl/vhdl/core/cache/riscv_icache_core.vhd
vhdl work ../../../../../rtl/vhdl/core/cache/riscv_noicache_core.vhd
vhdl work ../../../../../rtl/vhdl/core/decode/riscv_id.vhd
vhdl work ../../../../../rtl/vhdl/core/execute/riscv_alu.vhd
vhdl work ../../../../../rtl/vhdl/core/execute/riscv_bu.vhd
vhdl work ../../../../../rtl/vhdl/core/execute/riscv_div.vhd
vhdl work ../../../../../rtl/vhdl/core/execute/riscv_execution.vhd
vhdl work ../../../../../rtl/vhdl/core/execute/riscv_lsu.vhd
vhdl work ../../../../../rtl/vhdl/core/execute/riscv_mul.vhd
vhdl work ../../../../../rtl/vhdl/core/fetch/riscv_if.vhd
vhdl work ../../../../../rtl/vhdl/core/memory/riscv_dmem_ctrl.vhd
vhdl work ../../../../../rtl/vhdl/core/memory/riscv_imem_ctrl.vhd
vhdl work ../../../../../rtl/vhdl/core/memory/riscv_membuf.vhd
vhdl work ../../../../../rtl/vhdl/core/memory/riscv_memmisaligned.vhd
vhdl work ../../../../../rtl/vhdl/core/memory/riscv_mmu.vhd
vhdl work ../../../../../rtl/vhdl/core/memory/riscv_mux.vhd
vhdl work ../../../../../rtl/vhdl/core/memory/riscv_pmachk.vhd
vhdl work ../../../../../rtl/vhdl/core/memory/riscv_pmpchk.vhd
vhdl work ../../../../../rtl/vhdl/core/riscv_bp.vhd
vhdl work ../../../../../rtl/vhdl/core/riscv_core.vhd
vhdl work ../../../../../rtl/vhdl/core/riscv_du.vhd
vhdl work ../../../../../rtl/vhdl/core/riscv_memory.vhd
vhdl work ../../../../../rtl/vhdl/core/riscv_rf.vhd
vhdl work ../../../../../rtl/vhdl/core/riscv_state.vhd
vhdl work ../../../../../rtl/vhdl/core/riscv_wb.vhd

vhdl work ../../../../../rtl/vhdl/memory/riscv_ram_1r1w_generic.vhd
vhdl work ../../../../../rtl/vhdl/memory/riscv_ram_1r1w.vhd
vhdl work ../../../../../rtl/vhdl/memory/riscv_ram_1rw_generic.vhd
vhdl work ../../../../../rtl/vhdl/memory/riscv_ram_1rw.vhd
vhdl work ../../../../../rtl/vhdl/memory/riscv_ram_queue.vhd

vhdl work ../../../../../rtl/vhdl/pu/wb/riscv_biu2wb.vhd
vhdl work ../../../../../rtl/vhdl/pu/wb/riscv_pu_wb.vhd

vhdl work ../../../../../bench/vhdl/tests/wb/riscv_memory_model_wb.vhd
vhdl work ../../../../../bench/vhdl/tests/wb/riscv_mmio_if_wb.vhd
vhdl work ../../../../../bench/vhdl/tests/wb/riscv_testbench_wb.vhd
vhdl work ../../../../../bench/vhdl/tests/riscv_dbg_bfm.vhd
vhdl work ../../../../../bench/vhdl/tests/riscv_htif.vhd
