#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jul 10 10:41:01 2023
# Process ID: 20308
# Current directory: E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/gate/orGate
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10500 E:\RESEARCH\NidhiProject_Work\FPGAcode\vhdlByExample\gate\orGate\orGate.xpr
# Log file: E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/gate/orGate/vivado.log
# Journal file: E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/gate/orGate\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/gate/orGate/orGate.xpr
INFO: [Project 1-313] Project file moved from 'E:/RESEARCH/NidhiProject_Work/FPGAcode/gate/orGate' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinxVivado2021/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 770.688 ; gain = 69.965
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/gate/orGate/orGate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestGates' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/gate/orGate/orGate.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestGates_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/gate/orGate/orGate.srcs/sources_1/new/NANDgate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nandGate
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/gate/orGate/orGate.srcs/sources_1/new/NORgate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NORgate
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/gate/orGate/orGate.srcs/sources_1/new/ORgate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ORgate
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/gate/orGate/orGate.srcs/sources_1/new/XNORgate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity XNORgate
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/gate/orGate/orGate.srcs/sources_1/new/andGate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ANDGATE
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/gate/orGate/orGate.srcs/sources_1/new/inverter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inverter
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/gate/orGate/orGate.srcs/sources_1/new/xorGate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xorGate
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/gate/orGate/orGate.srcs/sim_1/new/TestGates.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TestGates
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 829.734 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/gate/orGate/orGate.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinxVivado2021/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7f38a872b453468b9faf4e47924f151b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestGates_behav xil_defaultlib.TestGates -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.ORgate [orgate_default]
Compiling architecture behavioural of entity xil_defaultlib.ANDGATE [andgate_default]
Compiling architecture behaviour of entity xil_defaultlib.nandGate [nandgate_default]
Compiling architecture behavioural of entity xil_defaultlib.NORgate [norgate_default]
Compiling architecture behavioral of entity xil_defaultlib.xorGate [xorgate_default]
Compiling architecture behavioral of entity xil_defaultlib.XNORgate [xnorgate_default]
Compiling architecture behavioral of entity xil_defaultlib.inverter [inverter_default]
Compiling architecture behavioral of entity xil_defaultlib.testgates
Built simulation snapshot TestGates_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/gate/orGate/orGate.sim/sim_1/behav/xsim/xsim.dir/TestGates_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jul 10 15:23:45 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 829.734 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/gate/orGate/orGate.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestGates_behav -key {Behavioral:sim_1:Functional:TestGates} -tclbatch {TestGates.tcl} -view {E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/gate/TestGates_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/gate/TestGates_behav.wcfg
source TestGates.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestGates_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 829.734 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 829.734 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 10 15:25:16 2023...
