# MIT6.004 Beta Architecture InVerilog
Beta Architecture is a classic 5 stage pipelined processor developed at MIT. Students at MIT make this architecture during their labs in a course named "Computation Structure / MIT 6.004". This code follows the design made in MIT 6.004 - Spring 2016.
