EESchema Schematic File Version 5
EELAYER 33 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 20
Title "ButterStick"
Date "2019-06-14"
Rev "r0.2"
Comp "GsD"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
Comment5 ""
Comment6 ""
Comment7 ""
Comment8 ""
Comment9 ""
$EndDescr
BusAlias ULPI DATA[0..7] STP NXT DIR RESET REFCLK
BusAlias I2C SDA SCL
BusAlias DRAM_DAT0 DQ[15.0] LDQS_P LDQS_N UDQS_P UDQS_N
BusAlias RGMII RESET MDC MDIO TX[0..3] RX[0..3] TX_CTRL TX_CLK RX_CTRL RX_CLK INT CLK125
BusAlias SYZYGY_STD S0_D0P S2_D0N S4_D2P S6_D2N S8_D4P S10_D4N S12_D6P S14_D6N S16 S18 S20 S22 S24 S26 P2C_CLKP P2C_CLKN VIO1 R_GA S1_D1P S3_D1N S5_D3P S7_D3N S9_D5P S11_D5N S13_D7P S15_D7N S17 S19 S21 S23 S25 S27 C2P_CLKP C2P_CLKN
BusAlias SYZYGY_TXR4 RX0P RX0N RX1P RX1N REFCLKP REFCLKN S2 S4 S6 S8 RX3P RX3N RX2P RX2N P2C_CLKP P2C_CLKN VIO1 R_GA TX0P TX0N TX1P TX1N S0 S1 S3 S5 S7 S9 TX3P TX3N TX2P TX2N C2P_CLKP C2P_CLKN
BusAlias DRAM_DAT1 DQ[15..0] LDQS_N LDQS_P UDQS_N UDQS_P
BusAlias DRAM_CTRL A[15..0] BA[2..0] LDM UDM ODT RAS CAS WE RESET CS CK_P CK_N CKE
Wire Wire Line
	2900 -3250 3550 -3250
Wire Wire Line
	2900 -3150 3550 -3150
Wire Wire Line
	2900 -3050 3550 -3050
Wire Wire Line
	2900 -2950 3550 -2950
Wire Wire Line
	2900 -2850 3550 -2850
Wire Wire Line
	2900 -2750 3550 -2750
Wire Wire Line
	2900 -2650 3350 -2650
Wire Wire Line
	2900 -2550 3350 -2550
Wire Wire Line
	2900 -2450 3550 -2450
Wire Wire Line
	2900 -2350 3550 -2350
Wire Wire Line
	2900 -2250 3550 -2250
Wire Wire Line
	2900 -2150 3550 -2150
Wire Wire Line
	2900 -2050 3550 -2050
Wire Wire Line
	2900 -1950 3550 -1950
Wire Wire Line
	2900 -1850 3550 -1850
Wire Wire Line
	2900 -1750 3550 -1750
Wire Wire Line
	2900 -1650 3350 -1650
Wire Wire Line
	2900 -1550 3350 -1550
Wire Wire Line
	2900 -1450 3350 -1450
Wire Wire Line
	2900 -1350 3350 -1350
Wire Wire Line
	2900 -1250 3350 -1250
Wire Wire Line
	2900 -1150 3350 -1150
Wire Wire Line
	2900 -1050 3350 -1050
Wire Wire Line
	2900 -950 3350 -950
Wire Wire Line
	2900 -850 3350 -850
Wire Wire Line
	2900 -750 3350 -750
Wire Wire Line
	2900 -650 3550 -650
Wire Wire Line
	2900 -550 3550 -550
Wire Wire Line
	2900 -450 3850 -450
Wire Wire Line
	2900 -350 3850 -350
Wire Wire Line
	2900 -250 3850 -250
Wire Wire Line
	2900 -150 3850 -150
Wire Wire Line
	5550 -3200 6500 -3200
Wire Wire Line
	5550 -3100 6500 -3100
Wire Wire Line
	5550 -3000 6500 -3000
Wire Wire Line
	5550 -2900 6500 -2900
Wire Wire Line
	5550 -2800 6000 -2800
Wire Wire Line
	5550 -2700 6000 -2700
Wire Wire Line
	5550 -2600 6000 -2600
Wire Wire Line
	5550 -2500 6000 -2500
Wire Wire Line
	5550 -2400 6200 -2400
Wire Wire Line
	5550 -2300 6200 -2300
Wire Wire Line
	5550 -2200 6000 -2200
Wire Wire Line
	5550 -2100 6000 -2100
Wire Wire Line
	5550 -2000 6200 -2000
Wire Wire Line
	5550 -1900 6200 -1900
Wire Wire Line
	5550 -1800 6000 -1800
Wire Wire Line
	5550 -1700 6000 -1700
Wire Wire Line
	5550 -1600 6200 -1600
Wire Wire Line
	5550 -1500 6200 -1500
Wire Wire Line
	5550 -1400 6000 -1400
Wire Wire Line
	5550 -1300 6000 -1300
Wire Wire Line
	5550 -1200 6200 -1200
Wire Wire Line
	5550 -1100 6200 -1100
Wire Wire Line
	5550 -1000 6000 -1000
Wire Wire Line
	5550 -900 6000 -900
Wire Wire Line
	5550 -800 6200 -800
Wire Wire Line
	5550 -700 6200 -700
Wire Wire Line
	5550 -600 6200 -600
Wire Wire Line
	5550 -500 6200 -500
Wire Wire Line
	5550 -400 6200 -400
Wire Wire Line
	5550 -300 6200 -300
Wire Wire Line
	5550 -200 6200 -200
Wire Wire Line
	5550 -100 6200 -100
Wire Wire Line
	7700 4700 7850 4700
Wire Wire Line
	7700 5300 7850 5300
Wire Wire Line
	7700 5900 7850 5900
Wire Wire Line
	8150 4700 8200 4700
Wire Wire Line
	8150 5300 8200 5300
Wire Wire Line
	8150 5900 8200 5900
Wire Wire Line
	9900 -2400 10000 -2400
Wire Wire Line
	9900 -2300 9900 -2400
Wire Wire Line
	11100 -2700 11200 -2700
Wire Wire Line
	11200 -2700 11200 -2800
Wire Wire Line
	15200 1150 15250 1150
Wire Wire Line
	15250 1150 15250 1050
Wire Bus Line
	5850 3050 6400 3050
Wire Bus Line
	5850 3200 6400 3200
Wire Bus Line
	5850 3300 6400 3300
Text Notes 1850 -3450 0    50   ~ 0
BANK2 - 1V8
Text Notes 4400 -3400 0    50   ~ 0
BANK3 - 1V8
Text Notes 9100 4600 2    50   ~ 0
Geographical Address: 0\nI2C Address: 0x30
Text Notes 9100 5200 2    50   ~ 0
Geographical Address: 1\nI2C Address: 0x31\n
Text Notes 9100 5800 2    50   ~ 0
Geographical Address: 2\nI2C Address: 0x32
Text Label 3350 -2650 2    50   ~ 0
S25
Text Label 3350 -2550 2    50   ~ 0
S17
Text Label 3350 -1650 2    50   ~ 0
S20
Text Label 3350 -1550 2    50   ~ 0
S24
Text Label 3350 -1450 2    50   ~ 0
S26
Text Label 3350 -1350 2    50   ~ 0
S27
Text Label 3350 -1250 2    50   ~ 0
S22
Text Label 3350 -1150 2    50   ~ 0
S19
Text Label 3350 -1050 2    50   ~ 0
S23
Text Label 3350 -950 2    50   ~ 0
S18
Text Label 3350 -850 2    50   ~ 0
S21
Text Label 3350 -750 2    50   ~ 0
S16
Text Label 3550 -3250 2    50   ~ 0
D6_P
Text Label 3550 -3150 2    50   ~ 0
D6_N
Text Label 3550 -3050 2    50   ~ 0
D7_P
Text Label 3550 -2950 2    50   ~ 0
D7_N
Text Label 3550 -2850 2    50   ~ 0
D4_P
Text Label 3550 -2750 2    50   ~ 0
D4_N
Text Label 3550 -2450 2    50   ~ 0
D2_P
Text Label 3550 -2350 2    50   ~ 0
D2_N
Text Label 3550 -2250 2    50   ~ 0
D3_P
Text Label 3550 -2150 2    50   ~ 0
D3_N
Text Label 3550 -2050 2    50   ~ 0
D0_P
Text Label 3550 -1950 2    50   ~ 0
D0_N
Text Label 3550 -1850 2    50   ~ 0
D1_P
Text Label 3550 -1750 2    50   ~ 0
D1_N
Text Label 3550 -650 2    50   ~ 0
D5_P
Text Label 3550 -550 2    50   ~ 0
D5_N
Text Label 3850 -450 2    50   ~ 0
C2P_CLK_P
Text Label 3850 -350 2    50   ~ 0
C2P_CLK_N
Text Label 3850 -250 2    50   ~ 0
P2C_CLK_P
Text Label 3850 -150 2    50   ~ 0
P2C_CLK_N
Text Label 6000 -2800 2    50   ~ 0
S17
Text Label 6000 -2700 2    50   ~ 0
S21
Text Label 6000 -2600 2    50   ~ 0
S20
Text Label 6000 -2500 2    50   ~ 0
S23
Text Label 6000 -2200 2    50   ~ 0
S26
Text Label 6000 -2100 2    50   ~ 0
S27
Text Label 6000 -1800 2    50   ~ 0
S19
Text Label 6000 -1700 2    50   ~ 0
S25
Text Label 6000 -1400 2    50   ~ 0
S18
Text Label 6000 -1300 2    50   ~ 0
S16
Text Label 6000 -1000 2    50   ~ 0
S24
Text Label 6000 -900 2    50   ~ 0
S22
Text Label 6200 -2400 2    50   ~ 0
D0_P
Text Label 6200 -2300 2    50   ~ 0
D0_N
Text Label 6200 -2000 2    50   ~ 0
D2_P
Text Label 6200 -1900 2    50   ~ 0
D2_N
Text Label 6200 -1600 2    50   ~ 0
D6_P
Text Label 6200 -1500 2    50   ~ 0
D6_N
Text Label 6200 -1200 2    50   ~ 0
D4_P
Text Label 6200 -1100 2    50   ~ 0
D4_N
Text Label 6200 -800 2    50   ~ 0
D7_P
Text Label 6200 -700 2    50   ~ 0
D7_N
Text Label 6200 -600 2    50   ~ 0
D5_P
Text Label 6200 -500 2    50   ~ 0
D5_N
Text Label 6200 -400 2    50   ~ 0
D3_P
Text Label 6200 -300 2    50   ~ 0
D3_N
Text Label 6200 -200 2    50   ~ 0
D1_P
Text Label 6200 -100 2    50   ~ 0
D1_N
Text Label 6500 -3200 2    50   ~ 0
C2P_CLK_P
Text Label 6500 -3100 2    50   ~ 0
C2P_CLK_N
Text Label 6500 -3000 2    50   ~ 0
P2C_CLK_P
Text Label 6500 -2900 2    50   ~ 0
P2C_CLK_N
Text GLabel 10000 -2700 0    60   Input ~ 0
SPI_CONFIG_SS
Text GLabel 10000 -2600 0    60   Input ~ 0
SPI_CONFIG_MISO
Text GLabel 10000 -2500 0    60   Input ~ 0
QSPI_D2
Text GLabel 11100 -2600 2    60   Input ~ 0
QSPI_D3
Text GLabel 11100 -2500 2    60   Input ~ 0
SPI_CONFIG_SCK
Text GLabel 11100 -2400 2    60   Input ~ 0
SPI_CONFIG_MOSI
$Comp
L gkl_power:GND #PWR0126
U 1 1 5E9EFE08
P 8200 4700
F 0 "#PWR0126" H 8200 4450 50  0001 C CNN
F 1 "GND" V 8203 4619 50  0000 R CNN
F 2 "" H 8100 4350 50  0001 C CNN
F 3 "" H 8200 4700 50  0001 C CNN
	1    8200 4700
	0    -1   -1   0   
$EndComp
$Comp
L gkl_power:GND #PWR0127
U 1 1 5E9F0410
P 8200 5300
F 0 "#PWR0127" H 8200 5050 50  0001 C CNN
F 1 "GND" V 8203 5219 50  0000 R CNN
F 2 "" H 8100 4950 50  0001 C CNN
F 3 "" H 8200 5300 50  0001 C CNN
	1    8200 5300
	0    -1   -1   0   
$EndComp
$Comp
L gkl_power:GND #PWR0196
U 1 1 5E9F10F5
P 8200 5900
F 0 "#PWR0196" H 8200 5650 50  0001 C CNN
F 1 "GND" V 8203 5819 50  0000 R CNN
F 2 "" H 8100 5550 50  0001 C CNN
F 3 "" H 8200 5900 50  0001 C CNN
	1    8200 5900
	0    -1   -1   0   
$EndComp
$Comp
L gkl_power:GND #PWR04
U 1 1 5ABD9FB0
P 9900 -2300
F 0 "#PWR04" H 9900 -2550 50  0001 C CNN
F 1 "GND" H 9903 -2426 50  0000 C CNN
F 2 "" H 9800 -2650 50  0001 C CNN
F 3 "" H 9900 -2300 50  0001 C CNN
	1    9900 -2300
	1    0    0    -1  
$EndComp
$Comp
L gkl_power:+3V3 #PWR05
U 1 1 5ABD9FB6
P 11200 -2800
F 0 "#PWR05" H 11200 -2950 50  0001 C CNN
F 1 "+3V3" V 11204 -2694 50  0000 L CNN
F 2 "" H 11200 -2800 50  0001 C CNN
F 3 "" H 11200 -2800 50  0001 C CNN
	1    11200 -2800
	1    0    0    -1  
$EndComp
$Comp
L Device:R R?
U 1 1 5C99D18A
P 8000 4700
AR Path="/5C80F1A0/5C99D18A" Ref="R?"  Part="1" 
AR Path="/5C80F19A/5C99D18A" Ref="R25"  Part="1" 
AR Path="/5C99D18A" Ref="R25"  Part="1" 
F 0 "R25" V 8206 4700 50  0000 C CNN
F 1 "210k" V 8115 4700 50  0000 C CNN
F 2 "Resistor_SMD:R_0402_1005Metric" V 7930 4700 50  0001 C CNN
F 3 "~" H 8000 4700 50  0001 C CNN
F 4 "Stackpole Electronics Inc" H -900 850 50  0001 C CNN "Mfg"
F 5 "RMCF0402FT210K" H -900 850 50  0001 C CNN "PN"
F 6 "1%" H -900 850 50  0001 C CNN "Tol"
	1    8000 4700
	0    -1   -1   0   
$EndComp
$Comp
L Device:R R?
U 1 1 5C996E36
P 8000 5300
AR Path="/5C80F1A0/5C996E36" Ref="R?"  Part="1" 
AR Path="/5C80F19D/5C996E36" Ref="R26"  Part="1" 
AR Path="/5C996E36" Ref="R26"  Part="1" 
F 0 "R26" V 8206 5300 50  0000 C CNN
F 1 "84k5" V 8115 5300 50  0000 C CNN
F 2 "Resistor_SMD:R_0402_1005Metric" V 7930 5300 50  0001 C CNN
F 3 "~" H 8000 5300 50  0001 C CNN
F 4 "Stackpole Electronics Inc" H -400 1650 50  0001 C CNN "Mfg"
F 5 "RMCF0402FT84K5" H -400 1650 50  0001 C CNN "PN"
F 6 "1%" H -400 1650 50  0001 C CNN "Tol"
	1    8000 5300
	0    -1   -1   0   
$EndComp
$Comp
L Device:R R28
U 1 1 5C986FFC
P 8000 5900
F 0 "R28" V 8206 5900 50  0000 C CNN
F 1 "49k9" V 8115 5900 50  0000 C CNN
F 2 "Resistor_SMD:R_0402_1005Metric" V 7930 5900 50  0001 C CNN
F 3 "~" H 8000 5900 50  0001 C CNN
F 4 "Stackpole Electronics Inc" H -950 2200 50  0001 C CNN "Mfg"
F 5 "RMCF0402FT49K9" H -950 2200 50  0001 C CNN "PN"
F 6 "1%" H -950 2200 50  0001 C CNN "Tol"
	1    8000 5900
	0    -1   -1   0   
$EndComp
$Comp
L gkl_mem:AT25SF081 U6
U 1 1 5ABD9FA9
P 10550 -2550
F 0 "U6" H 10550 -2109 60  0000 C CNN
F 1 "S25FL127S" H 10550 -2215 60  0000 C CNN
F 2 "Package_SO:SOIJ-8_5.3x5.3mm_P1.27mm" H 10550 -2100 60  0001 C CNN
F 3 "" H 10550 -2100 60  0001 C CNN
F 4 "1092-1178-1-ND" H 6400 -6500 50  0001 C CNN "SN-DK"
F 5 "S25FL127SABMFI101" H 6400 -6500 50  0001 C CNN "PN"
F 6 "Cypress Semiconductor Corp" H 6550 -8900 50  0001 C CNN "Mfg"
	1    10550 -2550
	1    0    0    -1  
$EndComp
$Comp
L gkl_lattice:ECP5U25-BG381 U?
U 3 1 5C80F1CC
P 2900 -3250
AR Path="/5AB8ACB7/5C80F1CC" Ref="U?"  Part="3" 
AR Path="/5C80F19A/5C80F1CC" Ref="U3"  Part="3" 
AR Path="/5C80F1CC" Ref="U3"  Part="3" 
F 0 "U3" H 4000 -3050 60  0000 L CNN
F 1 "ECP5U25" H 3100 -3050 60  0000 L CNN
F 2 "gkl_housings_bga:caBGA_381_17x17" H 2900 -3250 50  0001 C CNN
F 3 "" H 2900 -3250 50  0001 C CNN
F 4 " 220-2052-ND " H -3350 -4100 50  0001 C CNN "SN-DK"
F 5 "LFE5U-45F-8BG381C" H -3350 -4100 50  0001 C CNN "PN"
F 6 "Lattice" H -3350 -4100 50  0001 C CNN "Mfg"
	3    2900 -3250
	-1   0    0    -1  
$EndComp
$Comp
L gkl_lattice:ECP5U25-BG381 U?
U 4 1 5C810715
P 5550 -3200
AR Path="/5AB8ACB7/5C810715" Ref="U?"  Part="4" 
AR Path="/5C80F19D/5C810715" Ref="U3"  Part="4" 
AR Path="/5C80F19A/5C810715" Ref="U3"  Part="4" 
AR Path="/5C810715" Ref="U3"  Part="4" 
F 0 "U3" H 6500 -3050 60  0000 L CNN
F 1 "ECP5U25" H 5750 -3050 60  0000 L CNN
F 2 "gkl_housings_bga:caBGA_381_17x17" H 5550 -3200 50  0001 C CNN
F 3 "" H 5550 -3200 50  0001 C CNN
F 4 " 220-2052-ND " H 1700 -7600 50  0001 C CNN "SN-DK"
F 5 "LFE5U-45F-8BG381C" H 1700 -7600 50  0001 C CNN "PN"
F 6 "Lattice" H 1700 -7600 50  0001 C CNN "Mfg"
	4    5550 -3200
	-1   0    0    -1  
$EndComp
$Sheet
S 4300 2900 1550 1000
U 5E602F01
F0 "FPGA-DDR3L" 50
F1 "FPGA-DDR3L.sch" 50
F2 "DRAM1{DRAM_DAT0}" U R 5850 3300 50 
F3 "DRAM0{DRAM_DAT0}" U R 5850 3200 50 
F4 "DRAM{DRAM_CTRL}" I R 5850 3050 50 
$EndSheet
$Sheet
S 2850 4900 950  500 
U 5BA0BA35
F0 "GIGABIT-0" 50
F1 "fileEthernet.sch" 50
$EndSheet
$Sheet
S 6400 2800 1300 600 
U 5ABD38F2
F0 "Memory-DDR3L" 60
F1 "memory-DDR3L.sch" 60
F2 "DRAM{DRAM_CTRL}" I L 6400 3050 50 
F3 "DRAM0{DRAM_DAT0}" I L 6400 3200 50 
F4 "DRAM1{DRAM_DAT0}" I L 6400 3300 50 
$EndSheet
$Sheet
S 6400 4300 1300 500 
U 5E9854C5
F0 "SYZYGY-0-STD" 60
F1 "SyzygyStandard.sch" 50
F2 "VCCIO_PDM" I L 6400 4400 50 
F3 "{I2C}" I L 6400 4500 50 
F4 "{SYZYGY_STD}" I L 6400 4700 50 
F5 "R_GA" I R 7700 4700 50 
$EndSheet
$Sheet
S 6400 4900 1300 500 
U 5E9AF49C
F0 "SYZYGY-1-STD" 60
F1 "SyzygyStandard.sch" 50
F2 "VCCIO_PDM" I L 6400 5000 50 
F3 "{I2C}" I L 6400 5100 50 
F4 "{SYZYGY_STD}" I L 6400 5300 50 
F5 "R_GA" I R 7700 5300 50 
$EndSheet
$Sheet
S 6400 5500 1300 500 
U 5E9B345A
F0 "SYZYGY-2-TXR4" 60
F1 "Syzygy-TXR4.sch" 50
F2 "VCCIO_PDM" I L 6400 5600 50 
F3 "{I2C}" I L 6400 5700 50 
F4 "{SYZYGY_TXR4}" I L 6400 5900 50 
F5 "R_GA" I R 7700 5900 50 
$EndSheet
$Sheet
S 14100 1050 1100 450 
U 5C80F19A
F0 "SyzygyPort0" 50
F1 "SYZYGY_PORT0.sch" 50
F2 "VCCIO" I L 14100 1150 50 
F3 "pmicSCL" I R 15200 1250 50 
F4 "pmicSDA" I R 15200 1350 50 
F5 "EN" I R 15200 1150 50 
$EndSheet
$Sheet
S 14100 2300 1100 450 
U 5C80F19D
F0 "SyzygyPort1" 50
F1 "SYZYGY_PORT1.sch" 50
F2 "VCCIO" I L 14100 2400 50 
F3 "pmicSCL" I R 15200 2500 50 
F4 "pmicSDA" I R 15200 2600 50 
F5 "EN" I R 15200 2400 50 
$EndSheet
$Sheet
S 14100 3450 1100 450 
U 5C80F1A0
F0 "SyzygyPort2" 50
F1 "SYZYGY_PORT2.sch" 50
F2 "VCCIO" I L 14100 3550 50 
F3 "pmicSCL" I R 15200 3650 50 
F4 "pmicSDA" I R 15200 3750 50 
F5 "EN" I R 15200 3550 50 
$EndSheet
$Sheet
S 12400 6100 1850 950 
U 5D127B63
F0 "TestPoints" 50
F1 "TestPonts.sch" 50
$EndSheet
$Sheet
S 2850 4300 950  500 
U 5EA08A40
F0 "USB-PHY" 50
F1 "usb-phy.sch" 50
F2 "{ULPI}" I R 3800 4400 50 
$EndSheet
$Sheet
S 950  6050 1800 900 
U 5AB8ACB7
F0 "sheetFPGA" 60
F1 "fileFPGA.sch" 60
F2 "PORT0_VCCIO" I R 2750 6150 50 
F3 "PORT1_VCCIO" I R 2750 6250 50 
F4 "PORT2_VCCIO" I R 2750 6350 50 
$EndSheet
$Sheet
S 14650 7400 1900 900 
U 5ABC9A87
F0 "sheetIO" 60
F1 "fileIO.sch" 60
$EndSheet
$Sheet
S 14650 6000 1900 1000
U 5BBD18EA
F0 "sheetPower" 50
F1 "filePower.sch" 50
$EndSheet
$EndSCHEMATC
