Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Sep 24 00:04:40 2024
| Host         : pop-os running 64-bit Pop!_OS 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     55          
TIMING-20  Warning           Non-clocked latch               9           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (91)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (75)
5. checking no_input_delay (12)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (91)
-------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: BTN[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: BTN[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: BTN[2] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: BTN[3] (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (75)
-------------------------------------------------
 There are 75 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   95          inf        0.000                      0                   95           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            95 Endpoints
Min Delay            95 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            Icalc/result_po_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.844ns  (logic 2.674ns (34.088%)  route 5.170ns (65.912%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SW_IBUF[2]_inst/O
                         net (fo=13, routed)          2.705     4.157    Icalc/SW_IBUF[2]
    SLICE_X62Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.281 r  Icalc/i___1_carry__0_i_7/O
                         net (fo=2, routed)           0.502     4.783    Icalc/i___1_carry__0_i_7_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.907 r  Icalc/i___1_carry__0_i_3/O
                         net (fo=2, routed)           0.583     5.490    Icalc/i___1_carry__0_i_3_n_0
    SLICE_X63Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.614 r  Icalc/i___1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.614    Icalc/i___1_carry__0_i_6_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.161 r  Icalc/result_po0_inferred__1/i___1_carry__0/O[2]
                         net (fo=1, routed)           0.812     6.973    Icalc/data3[6]
    SLICE_X63Y56         LUT6 (Prop_lut6_I3_O)        0.302     7.275 r  Icalc/result_po_reg[6]_i_1/O
                         net (fo=1, routed)           0.569     7.844    Icalc/result_po_reg[6]_i_1_n_0
    SLICE_X63Y56         LDCE                                         r  Icalc/result_po_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IsevenSegDisplay/FSM_onehot_an_po_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.752ns  (logic 4.537ns (58.529%)  route 3.215ns (41.471%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE                         0.000     0.000 r  IsevenSegDisplay/FSM_onehot_an_po_reg[2]/C
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  IsevenSegDisplay/FSM_onehot_an_po_reg[2]/Q
                         net (fo=13, routed)          1.208     1.686    IsevenSegDisplay/Q[1]
    SLICE_X65Y62         LUT4 (Prop_lut4_I2_O)        0.323     2.009 r  IsevenSegDisplay/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.007     4.016    AN_OBUF[2]
    F3                   OBUF (Prop_obuf_I_O)         3.736     7.752 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.752    AN[2]
    F3                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IsevenSegDisplay/FSM_onehot_an_po_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.562ns  (logic 4.336ns (57.333%)  route 3.227ns (42.667%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE                         0.000     0.000 r  IsevenSegDisplay/FSM_onehot_an_po_reg[1]/C
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  IsevenSegDisplay/FSM_onehot_an_po_reg[1]/Q
                         net (fo=12, routed)          1.170     1.626    IsevenSegDisplay/Q[0]
    SLICE_X65Y62         LUT4 (Prop_lut4_I3_O)        0.154     1.780 r  IsevenSegDisplay/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.056     3.837    AN_OBUF[3]
    E4                   OBUF (Prop_obuf_I_O)         3.726     7.562 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.562    AN[3]
    E4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Icalc/result_po_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.360ns  (logic 4.345ns (59.026%)  route 3.016ns (40.974%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         LDCE                         0.000     0.000 r  Icalc/result_po_reg[7]/G
    SLICE_X64Y56         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  Icalc/result_po_reg[7]/Q
                         net (fo=8, routed)           3.016     3.845    LED_OBUF[7]
    E5                   OBUF (Prop_obuf_I_O)         3.516     7.360 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.360    LED[7]
    E5                                                                r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            Icalc/result_po_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.340ns  (logic 2.481ns (33.799%)  route 4.859ns (66.201%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SW_IBUF[2]_inst/O
                         net (fo=13, routed)          2.705     4.157    Icalc/SW_IBUF[2]
    SLICE_X62Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.281 r  Icalc/i___1_carry__0_i_7/O
                         net (fo=2, routed)           0.502     4.783    Icalc/i___1_carry__0_i_7_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.907 r  Icalc/i___1_carry__0_i_3/O
                         net (fo=2, routed)           0.583     5.490    Icalc/i___1_carry__0_i_3_n_0
    SLICE_X63Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.614 r  Icalc/i___1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.614    Icalc/i___1_carry__0_i_6_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.146 r  Icalc/result_po0_inferred__1/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.605     6.751    Icalc/data3[7]
    SLICE_X63Y56         LUT6 (Prop_lut6_I3_O)        0.124     6.875 r  Icalc/result_po_reg[7]_i_1/O
                         net (fo=1, routed)           0.465     7.340    Icalc/result_po_reg[7]_i_1_n_0
    SLICE_X64Y56         LDCE                                         r  Icalc/result_po_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IsevenSegDisplay/FSM_onehot_an_po_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.162ns  (logic 4.284ns (59.820%)  route 2.878ns (40.180%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE                         0.000     0.000 r  IsevenSegDisplay/FSM_onehot_an_po_reg[2]/C
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  IsevenSegDisplay/FSM_onehot_an_po_reg[2]/Q
                         net (fo=13, routed)          1.208     1.686    IsevenSegDisplay/Q[1]
    SLICE_X65Y62         LUT4 (Prop_lut4_I2_O)        0.295     1.981 r  IsevenSegDisplay/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.670     3.651    AN_OBUF[0]
    H3                   OBUF (Prop_obuf_I_O)         3.511     7.162 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.162    AN[0]
    H3                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            Icalc/result_po_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.993ns  (logic 2.623ns (37.504%)  route 4.370ns (62.496%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[2]_inst/O
                         net (fo=13, routed)          2.520     3.973    Icalc/SW_IBUF[2]
    SLICE_X64Y54         LUT2 (Prop_lut2_I0_O)        0.124     4.097 r  Icalc/i___1_carry_i_9/O
                         net (fo=4, routed)           1.035     5.131    Icalc/i___1_carry_i_9_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.124     5.255 r  Icalc/i___1_carry_i_4/O
                         net (fo=1, routed)           0.000     5.255    Icalc/i___1_carry_i_4_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.656 r  Icalc/result_po0_inferred__1/i___1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.656    Icalc/result_po0_inferred__1/i___1_carry_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.878 r  Icalc/result_po0_inferred__1/i___1_carry__0/O[0]
                         net (fo=1, routed)           0.816     6.694    Icalc/data3[4]
    SLICE_X64Y55         LUT6 (Prop_lut6_I3_O)        0.299     6.993 r  Icalc/result_po_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     6.993    Icalc/result_po_reg[4]_i_1_n_0
    SLICE_X64Y55         LDCE                                         r  Icalc/result_po_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            Icalc/result_po_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.927ns  (logic 2.552ns (36.836%)  route 4.376ns (63.164%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SW_IBUF[2]_inst/O
                         net (fo=13, routed)          2.705     4.157    Icalc/SW_IBUF[2]
    SLICE_X62Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.281 r  Icalc/i___1_carry__0_i_7/O
                         net (fo=2, routed)           0.502     4.783    Icalc/i___1_carry__0_i_7_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.907 r  Icalc/i___1_carry__0_i_3/O
                         net (fo=2, routed)           0.583     5.490    Icalc/i___1_carry__0_i_3_n_0
    SLICE_X63Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.614 r  Icalc/i___1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.614    Icalc/i___1_carry__0_i_6_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.038 r  Icalc/result_po0_inferred__1/i___1_carry__0/O[1]
                         net (fo=1, routed)           0.586     6.624    Icalc/data3[5]
    SLICE_X64Y55         LUT6 (Prop_lut6_I3_O)        0.303     6.927 r  Icalc/result_po_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     6.927    Icalc/result_po_reg[5]_i_1_n_0
    SLICE_X64Y55         LDCE                                         r  Icalc/result_po_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IsevenSegDisplay/FSM_onehot_an_po_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.902ns  (logic 4.071ns (58.988%)  route 2.831ns (41.012%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE                         0.000     0.000 r  IsevenSegDisplay/FSM_onehot_an_po_reg[1]/C
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  IsevenSegDisplay/FSM_onehot_an_po_reg[1]/Q
                         net (fo=12, routed)          1.170     1.626    IsevenSegDisplay/Q[0]
    SLICE_X65Y62         LUT4 (Prop_lut4_I3_O)        0.124     1.750 r  IsevenSegDisplay/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.661     3.411    AN_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         3.491     6.902 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.902    AN[1]
    J4                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            Icalc/result_po_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.811ns  (logic 2.255ns (33.105%)  route 4.556ns (66.895%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[2]_inst/O
                         net (fo=13, routed)          2.520     3.973    Icalc/SW_IBUF[2]
    SLICE_X64Y54         LUT2 (Prop_lut2_I0_O)        0.124     4.097 r  Icalc/i___1_carry_i_9/O
                         net (fo=4, routed)           1.035     5.131    Icalc/i___1_carry_i_9_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.124     5.255 r  Icalc/i___1_carry_i_4/O
                         net (fo=1, routed)           0.000     5.255    Icalc/i___1_carry_i_4_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     5.503 r  Icalc/result_po0_inferred__1/i___1_carry/O[3]
                         net (fo=1, routed)           0.411     5.914    Icalc/data3[3]
    SLICE_X63Y56         LUT6 (Prop_lut6_I3_O)        0.306     6.220 r  Icalc/result_po_reg[3]_i_1/O
                         net (fo=1, routed)           0.591     6.811    Icalc/result_po_reg[3]_i_1_n_0
    SLICE_X63Y56         LDCE                                         r  Icalc/result_po_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Iincrement/count_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Icalc/result_po_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.556%)  route 0.111ns (37.444%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE                         0.000     0.000 r  Iincrement/count_reg[30]/C
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Iincrement/count_reg[30]/Q
                         net (fo=2, routed)           0.111     0.252    Icalc/counter_pi[4]
    SLICE_X64Y55         LUT6 (Prop_lut6_I4_O)        0.045     0.297 r  Icalc/result_po_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.297    Icalc/result_po_reg[5]_i_1_n_0
    SLICE_X64Y55         LDCE                                         r  Icalc/result_po_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IsevenSegDisplay/FSM_onehot_an_po_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IsevenSegDisplay/FSM_onehot_an_po_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.209ns (66.466%)  route 0.105ns (33.534%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE                         0.000     0.000 r  IsevenSegDisplay/FSM_onehot_an_po_reg[3]/C
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  IsevenSegDisplay/FSM_onehot_an_po_reg[3]/Q
                         net (fo=13, routed)          0.105     0.269    IsevenSegDisplay/Q[2]
    SLICE_X65Y63         LUT3 (Prop_lut3_I0_O)        0.045     0.314 r  IsevenSegDisplay/FSM_onehot_an_po[1]_i_1/O
                         net (fo=1, routed)           0.000     0.314    IsevenSegDisplay/FSM_onehot_an_po[1]_i_1_n_0
    SLICE_X65Y63         FDRE                                         r  IsevenSegDisplay/FSM_onehot_an_po_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IsevenSegDisplay/FSM_onehot_an_po_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IsevenSegDisplay/FSM_onehot_an_po_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.164ns (47.209%)  route 0.183ns (52.791%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE                         0.000     0.000 r  IsevenSegDisplay/FSM_onehot_an_po_reg[3]/C
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  IsevenSegDisplay/FSM_onehot_an_po_reg[3]/Q
                         net (fo=13, routed)          0.183     0.347    IsevenSegDisplay/Q[2]
    SLICE_X65Y62         FDRE                                         r  IsevenSegDisplay/FSM_onehot_an_po_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Iclkdiv/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Iclkdiv/counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.209ns (58.470%)  route 0.148ns (41.530%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE                         0.000     0.000 r  Iclkdiv/counter_reg[2]/C
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Iclkdiv/counter_reg[2]/Q
                         net (fo=6, routed)           0.148     0.312    Iclkdiv/counter_reg[2]
    SLICE_X64Y77         LUT6 (Prop_lut6_I1_O)        0.045     0.357 r  Iclkdiv/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.357    Iclkdiv/p_0_in[5]
    SLICE_X64Y77         FDRE                                         r  Iclkdiv/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Iincrement/count_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Iincrement/count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE                         0.000     0.000 r  Iincrement/count_reg[10]/C
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Iincrement/count_reg[10]/Q
                         net (fo=1, routed)           0.121     0.262    Iincrement/count_reg_n_0_[10]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  Iincrement/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    Iincrement/count_reg[8]_i_1_n_5
    SLICE_X62Y49         FDRE                                         r  Iincrement/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Iincrement/count_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Iincrement/count_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE                         0.000     0.000 r  Iincrement/count_reg[14]/C
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Iincrement/count_reg[14]/Q
                         net (fo=1, routed)           0.121     0.262    Iincrement/count_reg_n_0_[14]
    SLICE_X62Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  Iincrement/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    Iincrement/count_reg[12]_i_1_n_5
    SLICE_X62Y50         FDRE                                         r  Iincrement/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Iincrement/count_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Iincrement/count_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE                         0.000     0.000 r  Iincrement/count_reg[18]/C
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Iincrement/count_reg[18]/Q
                         net (fo=1, routed)           0.121     0.262    Iincrement/count_reg_n_0_[18]
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  Iincrement/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    Iincrement/count_reg[16]_i_1_n_5
    SLICE_X62Y51         FDRE                                         r  Iincrement/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Iincrement/count_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Iincrement/count_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE                         0.000     0.000 r  Iincrement/count_reg[22]/C
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Iincrement/count_reg[22]/Q
                         net (fo=1, routed)           0.121     0.262    Iincrement/count_reg_n_0_[22]
    SLICE_X62Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  Iincrement/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    Iincrement/count_reg[20]_i_1_n_5
    SLICE_X62Y52         FDRE                                         r  Iincrement/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Iincrement/count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Iincrement/count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y48         FDRE                         0.000     0.000 r  Iincrement/count_reg[6]/C
    SLICE_X62Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Iincrement/count_reg[6]/Q
                         net (fo=1, routed)           0.121     0.262    Iincrement/count_reg_n_0_[6]
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  Iincrement/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    Iincrement/count_reg[4]_i_1_n_5
    SLICE_X62Y48         FDRE                                         r  Iincrement/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Iclkdiv/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Iclkdiv/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.207ns (54.330%)  route 0.174ns (45.670%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE                         0.000     0.000 r  Iclkdiv/counter_reg[2]/C
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Iclkdiv/counter_reg[2]/Q
                         net (fo=6, routed)           0.174     0.338    Iclkdiv/counter_reg[2]
    SLICE_X64Y77         LUT5 (Prop_lut5_I3_O)        0.043     0.381 r  Iclkdiv/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.381    Iclkdiv/p_0_in[4]
    SLICE_X64Y77         FDRE                                         r  Iclkdiv/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------





