@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
@W [SIM-369] AXI_master port 'a' has a depth of '50'. Insufficient depth may result in simulation mismatch or freeze.
   Build using "C:/Xilinx/Vivado_HLS/2014.4/msys/bin/g++.exe"
   Compiling apatb_example.cpp
   Compiling example.cpp_pre.cpp.tb.cpp
   Compiling example_test.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-323] Starting verilog simulation. 
@I [SIM-15] Starting XSIM ...
@I [SIM-316] Starting C post checking ...
HLS AXI-Stream no side-channel data example
Success HW and SW results match

C:\Projects\2014-03-04_TLS-Aspect\FPGA\HLS\Tests\axi_master\proj_axi_master\solution2\sim\verilog>call xelab xil_defaultlib.apatb_example_top -prj example.prj --lib "ieee_proposed=./ieee_proposed" -s example  
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: c:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_example_top -prj example.prj --lib ieee_proposed=./ieee_proposed -s example 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/2014-03-04_TLS-Aspect/FPGA/HLS/Tests/axi_master/proj_axi_master/solution2/sim/verilog/AESL_axi_master_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_a
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/2014-03-04_TLS-Aspect/FPGA/HLS/Tests/axi_master/proj_axi_master/solution2/sim/verilog/example.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_example_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/2014-03-04_TLS-Aspect/FPGA/HLS/Tests/axi_master/proj_axi_master/solution2/sim/verilog/example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/2014-03-04_TLS-Aspect/FPGA/HLS/Tests/axi_master/proj_axi_master/solution2/sim/verilog/example_a_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_a_m_axi
INFO: [VRFC 10-311] analyzing module example_a_m_axi_fifo
INFO: [VRFC 10-311] analyzing module example_a_m_axi_decoder
INFO: [VRFC 10-311] analyzing module example_a_m_axi_read
INFO: [VRFC 10-311] analyzing module example_a_m_axi_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/2014-03-04_TLS-Aspect/FPGA/HLS/Tests/axi_master/proj_axi_master/solution2/sim/verilog/example_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_buff_ram
INFO: [VRFC 10-311] analyzing module example_buff
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.example_a_m_axi_fifo(DATA_BITS=6...
Compiling module xil_defaultlib.example_a_m_axi_fifo(DATA_BITS=3...
Compiling module xil_defaultlib.example_a_m_axi_fifo(DEPTH=5,DEP...
Compiling module xil_defaultlib.example_a_m_axi_fifo(DATA_BITS=2...
Compiling module xil_defaultlib.example_a_m_axi_fifo(DATA_BITS=2...
Compiling module xil_defaultlib.example_a_m_axi_write(C_ID_WIDTH...
Compiling module xil_defaultlib.example_a_m_axi_fifo(DATA_BITS=3...
Compiling module xil_defaultlib.example_a_m_axi_read(C_ID_WIDTH=...
Compiling module xil_defaultlib.example_a_m_axi(C_ID_WIDTH=1,C_A...
Compiling module xil_defaultlib.example_buff_ram
Compiling module xil_defaultlib.example_buff(DataWidth=32,Addres...
Compiling module xil_defaultlib.example_default
Compiling module xil_defaultlib.AESL_axi_master_a
Compiling module xil_defaultlib.apatb_example_top
Built simulation snapshot example

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Projects/2014-03-04_TLS-Aspect/FPGA/HLS/Tests/axi_master/proj_axi_master/solution2/sim/verilog/xsim.dir/example/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 61.684 ; gain = 0.023

    while executing
"webtalk_transmit -clientid 2335446517 -regid "210864967_1777498576_210576067_202" -xml C:/Projects/2014-03-04_TLS-Aspect/FPGA/HLS/Tests/axi_master/pro..."
    (file "C:/Projects/2014-03-04_TLS-Aspect/FPGA/HLS/Tests/axi_master/proj_axi_master/solution2/sim/verilog/xsim.dir/example/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 03 22:49:52 2015...

****** xsim v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source xsim.dir/example/xsim_script.tcl
# xsim {example} -maxdeltaid 10000 -tclbatch {example.tcl}
Vivado Simulator 2014.4
Time resolution is 1 ps
source example.tcl
## run all
$finish called at time : 931650 ps : File "C:/Projects/2014-03-04_TLS-Aspect/FPGA/HLS/Tests/axi_master/proj_axi_master/solution2/sim/verilog/example.autotb.v" Line 308
## quit
INFO: [Common 17-206] Exiting xsim at Tue Feb 03 22:50:11 2015...
HLS AXI-Stream no side-channel data example
Success HW and SW results match
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
