
---------- Begin Simulation Statistics ----------
final_tick                                31692518000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 230736                       # Simulator instruction rate (inst/s)
host_mem_usage                                4445672                       # Number of bytes of host memory used
host_op_rate                                   363031                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    66.80                       # Real time elapsed on the host
host_tick_rate                              474470039                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15412157                       # Number of instructions simulated
sim_ops                                      24248885                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.031693                       # Number of seconds simulated
sim_ticks                                 31692518000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               81                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     81                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.338504                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5149731                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1469159                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2722                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     672209                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           87                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       30689622                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.157766                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    4764229                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          263                       # TLB misses on write requests
system.cpu0.numCycles                        63385036                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16363461                       # Class of committed instruction
system.cpu0.tickCycles                       32695414                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   37                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               84                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     84                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    5412157                       # Number of instructions committed
system.cpu1.committedOps                      7885424                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             11.711574                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1058795                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1022626                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       195872                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    3895694                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        15193                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       52500707                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.085386                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1262091                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          253                       # TLB misses on write requests
system.cpu1.numCycles                        63384877                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.03%      0.03% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                2773588     35.17%     35.20% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     35.20% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.02%     35.22% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               581367      7.37%     42.59% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     42.59% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     42.59% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     42.59% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     42.59% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     42.59% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     42.59% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     42.59% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.01%     42.61% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     42.61% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.02%     42.62% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     42.62% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.02%     42.65% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.02%     42.66% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     42.66% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     42.66% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.01%     42.67% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     42.67% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     42.67% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     42.67% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     42.67% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     42.67% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     42.67% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     42.67% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     42.67% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     42.67% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     42.67% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     42.67% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     42.67% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     42.67% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     42.67% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     42.67% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     42.67% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     42.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     42.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     42.67% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     42.67% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     42.67% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     42.67% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     42.67% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     42.67% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     42.67% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     42.67% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      0.54%     43.21% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               212986      2.70%     45.91% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           583449      7.40%     53.31% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         3681933     46.69%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 7885424                       # Class of committed instruction
system.cpu1.tickCycles                       10884170                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       654571                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1310193                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       858004                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5070                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1716074                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5070                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             164975                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       551387                       # Transaction distribution
system.membus.trans_dist::CleanEvict           103184                       # Transaction distribution
system.membus.trans_dist::ReadExReq            490647                       # Transaction distribution
system.membus.trans_dist::ReadExResp           490645                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        164975                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1965813                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1965813                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1965813                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     77248448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     77248448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                77248448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            655622                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  655622    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              655622                       # Request fanout histogram
system.membus.reqLayer4.occupancy          3757945500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              11.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3439314750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  31692518000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4692950                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4692950                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4692950                       # number of overall hits
system.cpu0.icache.overall_hits::total        4692950                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        71215                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         71215                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        71215                       # number of overall misses
system.cpu0.icache.overall_misses::total        71215                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1650836000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1650836000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1650836000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1650836000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4764165                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4764165                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4764165                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4764165                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.014948                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014948                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.014948                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014948                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23181.015236                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23181.015236                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23181.015236                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23181.015236                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        71199                       # number of writebacks
system.cpu0.icache.writebacks::total            71199                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        71215                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        71215                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        71215                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        71215                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1579621000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1579621000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1579621000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1579621000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.014948                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014948                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.014948                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014948                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22181.015236                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22181.015236                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22181.015236                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22181.015236                       # average overall mshr miss latency
system.cpu0.icache.replacements                 71199                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4692950                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4692950                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        71215                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        71215                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1650836000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1650836000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4764165                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4764165                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.014948                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014948                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23181.015236                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23181.015236                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        71215                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        71215                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1579621000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1579621000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.014948                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014948                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22181.015236                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22181.015236                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  31692518000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999569                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4764165                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            71215                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            66.898336                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999569                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999973                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38184535                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38184535                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31692518000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  31692518000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  31692518000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31692518000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  31692518000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31692518000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1810433                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1810433                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1810490                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1810490                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       290396                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        290396                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       290453                       # number of overall misses
system.cpu0.dcache.overall_misses::total       290453                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  16154576000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  16154576000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  16154576000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  16154576000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      2100829                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2100829                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      2100943                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2100943                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.138229                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.138229                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.138249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.138249                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 55629.471480                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 55629.471480                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 55618.554465                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 55618.554465                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       184540                       # number of writebacks
system.cpu0.dcache.writebacks::total           184540                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        10084                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10084                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        10084                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10084                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       280312                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       280312                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       280369                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       280369                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  15364407500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  15364407500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  15365395500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  15365395500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.133429                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.133429                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.133449                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.133449                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 54811.807914                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 54811.807914                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 54804.188409                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 54804.188409                       # average overall mshr miss latency
system.cpu0.dcache.replacements                280353                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1192727                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1192727                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       269890                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       269890                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  15124932000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  15124932000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1462617                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1462617                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.184525                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.184525                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 56041.098225                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56041.098225                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         1464                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1464                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       268426                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       268426                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  14791914500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  14791914500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.183524                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.183524                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 55106.116770                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 55106.116770                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       617706                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        617706                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        20506                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        20506                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1029644000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1029644000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032130                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032130                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 50211.840437                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50211.840437                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8620                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8620                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        11886                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11886                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    572493000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    572493000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018624                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018624                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 48165.320545                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 48165.320545                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data       988000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       988000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 17333.333333                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 17333.333333                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  31692518000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999596                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2090859                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           280369                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.457526                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999596                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999975                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         17087913                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        17087913                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31692518000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  31692518000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  31692518000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1250933                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1250933                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1250933                       # number of overall hits
system.cpu1.icache.overall_hits::total        1250933                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11091                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11091                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11091                       # number of overall misses
system.cpu1.icache.overall_misses::total        11091                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    305594000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    305594000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    305594000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    305594000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1262024                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1262024                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1262024                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1262024                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.008788                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008788                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.008788                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008788                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 27553.331530                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27553.331530                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 27553.331530                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27553.331530                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11075                       # number of writebacks
system.cpu1.icache.writebacks::total            11075                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11091                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11091                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11091                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11091                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    294503000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    294503000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    294503000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    294503000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.008788                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.008788                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.008788                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.008788                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 26553.331530                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 26553.331530                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 26553.331530                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 26553.331530                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11075                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1250933                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1250933                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11091                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11091                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    305594000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    305594000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1262024                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1262024                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.008788                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008788                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 27553.331530                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27553.331530                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11091                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11091                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    294503000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    294503000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.008788                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.008788                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 26553.331530                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 26553.331530                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  31692518000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999549                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1262024                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11091                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           113.788116                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999549                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999972                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10107283                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10107283                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31692518000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  31692518000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  31692518000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31692518000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  31692518000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31692518000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3926427                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3926427                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3926427                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3926427                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       787226                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        787226                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       787226                       # number of overall misses
system.cpu1.dcache.overall_misses::total       787226                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  54148579000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  54148579000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  54148579000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  54148579000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      4713653                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4713653                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      4713653                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4713653                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.167010                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.167010                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.167010                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.167010                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68784.032794                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68784.032794                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68784.032794                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68784.032794                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       487964                       # number of writebacks
system.cpu1.dcache.writebacks::total           487964                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       291831                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       291831                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       291831                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       291831                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       495395                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       495395                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       495395                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       495395                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  42849953500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  42849953500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  42849953500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  42849953500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.105098                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.105098                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.105098                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.105098                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86496.540135                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86496.540135                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86496.540135                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86496.540135                       # average overall mshr miss latency
system.cpu1.dcache.replacements                495377                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       816939                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         816939                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9375                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9375                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    355437500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    355437500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       826314                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       826314                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.011346                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.011346                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 37913.333333                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 37913.333333                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9041                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9041                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    331626500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    331626500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.010941                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010941                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 36680.289791                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 36680.289791                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3109488                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3109488                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       777851                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       777851                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  53793141500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  53793141500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3887339                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3887339                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200099                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200099                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 69156.099947                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69156.099947                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       291497                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       291497                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       486354                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       486354                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  42518327000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  42518327000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125112                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125112                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 87422.591363                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87422.591363                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  31692518000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999577                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4421820                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           495393                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.925883                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999577                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999974                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         38204617                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        38204617                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31692518000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  31692518000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  31692518000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               62557                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              123702                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8863                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                7326                       # number of demand (read+write) hits
system.l2.demand_hits::total                   202448                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              62557                       # number of overall hits
system.l2.overall_hits::.cpu0.data             123702                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8863                       # number of overall hits
system.l2.overall_hits::.cpu1.data               7326                       # number of overall hits
system.l2.overall_hits::total                  202448                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              8658                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            156667                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2228                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            488069                       # number of demand (read+write) misses
system.l2.demand_misses::total                 655622                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             8658                       # number of overall misses
system.l2.overall_misses::.cpu0.data           156667                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2228                       # number of overall misses
system.l2.overall_misses::.cpu1.data           488069                       # number of overall misses
system.l2.overall_misses::total                655622                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    763161500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  13632824500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    179442000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  42024266500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      56599694500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    763161500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  13632824500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    179442000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  42024266500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     56599694500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           71215                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          280369                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11091                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          495395                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               858070                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          71215                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         280369                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11091                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         495395                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              858070                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.121576                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.558789                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.200884                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.985212                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.764066                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.121576                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.558789                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.200884                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.985212                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.764066                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88145.241395                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87017.843579                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80539.497307                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 86103.125788                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86329.767000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88145.241395                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87017.843579                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80539.497307                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 86103.125788                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86329.767000                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              551387                       # number of writebacks
system.l2.writebacks::total                    551387                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         8658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       156667                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2228                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       488069                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            655622                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         8658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       156667                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2228                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       488069                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           655622                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    676581500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  12066154500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    157162000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  37143596500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  50043494500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    676581500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  12066154500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    157162000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  37143596500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  50043494500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.121576                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.558789                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.200884                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.985212                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.764066                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.121576                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.558789                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.200884                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.985212                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.764066                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78145.241395                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 77017.843579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70539.497307                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 76103.166765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76329.797505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78145.241395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 77017.843579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70539.497307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 76103.166765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76329.797505                       # average overall mshr miss latency
system.l2.replacements                         659613                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       672504                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           672504                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       672504                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       672504                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        82274                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            82274                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        82274                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        82274                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           28                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            28                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             6215                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1378                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7593                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           5671                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         484976                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              490647                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    487349000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  41770286000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   42257635000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        11886                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       486354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            498240                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.477116                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.997167                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.984760                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85937.048140                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 86128.563063                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86126.349494                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         5671                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       484976                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         490647                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    430639000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  36920546000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  37351185000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.477116                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.997167                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.984760                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 75937.048140                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 76128.604302                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76126.390256                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         62557                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8863                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              71420                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         8658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2228                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            10886                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    763161500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    179442000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    942603500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        71215                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11091                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          82306                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.121576                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.200884                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.132263                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88145.241395                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80539.497307                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86588.600037                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         8658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2228                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        10886                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    676581500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    157162000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    833743500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.121576                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.200884                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.132263                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78145.241395                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70539.497307                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76588.600037                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       117487                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         5948                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            123435                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       150996                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         3093                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          154089                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  13145475500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    253980500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13399456000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       268483                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        277524                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.562404                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.342108                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.555228                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87058.435323                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 82114.613644                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86959.198905                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       150996                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         3093                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       154089                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  11635515500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    223050500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11858566000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.562404                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.342108                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.555228                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 77058.435323                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 72114.613644                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76959.198905                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  31692518000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.258917                       # Cycle average of tags in use
system.l2.tags.total_refs                     1716044                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    660637                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.597560                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.995029                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       93.160996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      536.332757                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.971063                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      380.799071                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.009761                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.090978                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.523762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002901                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.371874                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999276                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          225                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          419                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          379                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14389229                       # Number of tag accesses
system.l2.tags.data_accesses                 14389229                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31692518000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        554112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      10026688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        142592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31236288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           41959680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       554112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       142592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        696704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     35288768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        35288768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           8658                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         156667                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         488067                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              655620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       551387                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             551387                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         17484000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        316373978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          4499232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        985604489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1323961700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     17484000                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      4499232                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21983233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1113473155                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1113473155                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1113473155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        17484000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       316373978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         4499232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       985604489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2437434854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    551385.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      8658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    156591.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2228.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    488014.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000278196500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34297                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34297                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1764060                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             518120                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      655622                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     551387                       # Number of write requests accepted
system.mem_ctrls.readBursts                    655622                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   551387                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    131                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             35578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             33142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             77563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             31239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             31452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             82161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             31125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             31414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             30886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             31673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            31106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            31309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            57229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            56558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            32027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             30713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             30772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             50223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             30242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             51623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             30466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             30873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             31023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            30485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            30589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            41744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            40756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            30499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30321                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.82                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10697170250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3277455000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             22987626500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16319.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35069.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   581573                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  509433                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                655622                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               551387                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  363101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  245897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   46213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  32236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  34988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  35369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  35022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  35079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  35243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  37362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  38410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  35358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  36915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  37338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  34642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  34523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       115837                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    666.780804                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   444.150749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   413.488460                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        19741     17.04%     17.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13744     11.86%     28.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5009      4.32%     33.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4498      3.88%     37.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3641      3.14%     40.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3640      3.14%     43.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2943      2.54%     45.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2952      2.55%     48.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        59669     51.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       115837                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34297                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.111642                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.586159                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     11.526293                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          34240     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           31      0.09%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           13      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            7      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34297                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34297                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.075838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.069533                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.480484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            33251     96.95%     96.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              299      0.87%     97.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              263      0.77%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              224      0.65%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              202      0.59%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               52      0.15%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34297                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               41951424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35286592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                41959808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             35288768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1323.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1113.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1323.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1113.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   31692503000                       # Total gap between requests
system.mem_ctrls.avgGap                      26257.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       554112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     10021824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       142592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31232896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35286592                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 17484000.482385147363                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 316220503.527046978474                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 4499232.279366378672                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 985497460.315396785736                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1113404495.029394626617                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         8658                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       156667                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2228                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       488069                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       551387                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    319832750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   5583287000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     65784750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  17018722000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 793613296500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36940.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     35637.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29526.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     34869.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1439303.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            365482320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            194258460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2154973380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1387564740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2501584800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11846348190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2194055040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        20644266930                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        651.392449                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5499167750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1058200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  25135150250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            461601000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            245342955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2525232360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1490497920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2501584800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13172983860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1076888160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        21474131055                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        677.577309                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2584158500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1058200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28050159500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  31692518000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            359830                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1223891                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        82274                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          211452                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           498240                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          498238                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         82306                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       277524                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       213629                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       841091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1486165                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2574142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9114496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     29754176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1418624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     62934848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              103222144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          659613                       # Total snoops (count)
system.tol2bus.snoopTraffic                  35288768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1517683                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003341                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.057701                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1512613     99.67%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5070      0.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1517683                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1612815000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         743800075                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16650472                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         420573959                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         106841961                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  31692518000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
