D:\ispLEVER_Classic2_1\synpbase\bin64\c_ver.exe  -osyn  D:\myducuments\_junior_1\electricsystemdesign\isp_lab13\synwork\LCD_comp.srs  -top  LCD  -prodtype  synplify_pro  -nostructver -I d:\myducuments\_junior_1\electricsystemdesign\isp_lab13\  -I D:\ispLEVER_Classic2_1\synpbase\lib  -v2001  -encrypt  -pro  -dmgen  D:\myducuments\_junior_1\electricsystemdesign\isp_lab13\dm  -compiler_compatible -ui -fid2 -ram -sharing on -ll 2000 -autosm -lib work D:\ispLEVER_Classic2_1\ispcpld\..\cae_library\synthesis\verilog\mach.v -lib work D:\myducuments\_junior_1\electricsystemdesign\isp_lab13\isp_lab13.h -lib work D:\myducuments\_junior_1\electricsystemdesign\isp_lab13\temp.v -loga  D:\myducuments\_junior_1\electricsystemdesign\isp_lab13\LCD.srr 
rc:1 success:1
D:\myducuments\_junior_1\electricsystemdesign\isp_lab13\synwork\LCD_comp.srs|o|1685329586|4499
D:\ispLEVER_Classic2_1\ispcpld\..\cae_library\synthesis\verilog\mach.v|i|1336476608|12168
D:\myducuments\_junior_1\electricsystemdesign\isp_lab13\isp_lab13.h|i|1685329097|0
D:\myducuments\_junior_1\electricsystemdesign\isp_lab13\temp.v|i|1685329561|5989
D:\myducuments\_junior_1\electricsystemdesign\isp_lab13\LCD.srr|o|1685329586|8144
D:\ispLEVER_Classic2_1\synpbase\bin\c_ver.exe|i|1401198650|2292224
D:\ispLEVER_Classic2_1\synpbase\bin64\c_ver.exe|i|1401198850|5829632
