// Seed: 3390424001
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  logic id_3;
  logic id_4;
  logic id_5;
  assign id_1[1] = 1;
  logic id_6;
  logic id_7;
  assign id_6 = 1'h0 - id_4;
  assign id_5 = 1;
  type_12(
      1, 1 - id_4
  );
endmodule
